<!--                                                                      -->
<!--                                                                      -->
<!-- Generated by Semifore, Inc. csrCompile                               -->
<!--    HTML output                                                       -->
<html>
 <head>
  <title>Addressmap Information for 'DWC_mshc_crypto'</title>
  <meta http-equiv="Cache-Control" content="no-store, no-cache, must-revalidate">
  <meta http-equiv="Expires" content="0">
  <meta http-equiv="Pragma" content="no-cache">
  <meta http-equiv="content-type" content="text/html; charset=utf-8">
  <style type="text/css">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2015. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrStyles.css
    *
    * $Revision: 1.20 $
    * $Date: 2015/09/06 01:23:08 $
    *
    * @(#)$Id: csrStyles.css,v 1.20 2015/09/06 01:23:08 weber Exp $
    *
    * These are the CSS Styles attributes for the HTML pages
    *
   */
   
   body {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   	margin: 0px;
           text-align: left;
           padding: 0px;
   	color: #4f6b72;
   	background-color: #e7e7e7;
   }
   
   a {
   	color: #c75f3e;
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   
   
   
   }
   
   div {
   	font: normal 10pt auto  Arial, Helvetica, sans-serif;
   }
   
   table {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   
   
   	border-collapse: collapse;
   	margin-top: 2px;
   	margin-bottom: 2px;
   }
   
   
   th {
   	font: bold 7pt  Arial, Helvetica, sans-serif;
   	color: #4f6b72;
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   
   	letter-spacing: 1px;
   	text-align: left;
   	padding: 6px 6px 6px 12px;
   	background-color: #CAE8EA;
   }
   
   th.component {
           background-color: #FFCCFF;
   }
   
   th.addressmap {
           background-color: #CAE8EA;
   }
   
   th.register {
   	background-color: #CCFFCC;
   }
   
   th.group {
   	background-color: #FFFFCC;
   }
   
   th.union {
   	background-color: #CCCC00;
   }
   
   th.wideregister {
   	background-color: #FFCCCC;
   }
   
   th.memory {
   	background-color: #CCCCFF;
   }
   
   th.widememory {
   	background-color: #FF88FF;
   }
   
   th.submemory {
   	background-color: #CCCCFF;
   }
   
   th.field {
   	background-color: #CCFFFF;
   }
   
   
   td {
   	border-right: 1px solid #C1DAD7;
   	border-left: 1px solid #C1DAD7;
   	border-bottom: 1px solid #C1DAD7;
   	border-top: 1px solid #C1DAD7;
   	background-color: #fff;
   	padding: 6px 6px 6px 12px;
   	color: #4f6b72;
   	text-align: left;
   }
   
   td.noborder {
   	border-right: 0px none #C1DAD7;
   	border-left: 0px none #C1DAD7;
   	border-bottom: 0px none #C1DAD7;
   	border-top: 0px none #C1DAD7;
   	background-color: #FFF;
   	text-align: left;
   }
   
   .addrMapClass
   {
   }
   
   
   .addrMapContent
   {
   }
   
   .frdiv {
   	float: right;
   }
   
   .fldiv {
   	float: left;
   	margin-right: 10px;
   }
   
   .window 
   {
     background-color: white; 
     border-color:  #7BA7E1;
     border-style: solid; 
     border-width: 1px;
     margin: 0px;
     padding: 0px;
     position: absolute;
     visibility: hidden;
   }
   
   .windowTitleBar 
   {
     background-color: #7BA7E1;
     border-style: none;
     color: white;
     font: bold 11pt auto  Arial, Helvetica, sans-serif;	
     margin-left: 6px;
     margin-right: 6px;
   }
   
   .windowList 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     margin: 0px;
     padding: 2px;
     position: absolute;
     left: 10px;
     top: 100px;
     width: 100px;
     height: 200px;
     visibility: hidden;
   }
   
   .windowListArea 
   {
     background-color: white;
     border-style: none; 
     border-width: 0px;
     text-align: center;
     margin: 0px 0px 0px 0px;
     overflow: auto;
     
   }
  </style>
  <script type="text/javascript">
   /*
    * Copyright (c) SEMIFORE, INC. 2006-2018. All rights reserved.
    *
    * This software and documentation constitute an unpublished work and
    * contain valuable trade secrets and proprietary information belonging
    * to Semifore, Inc.  None of the foregoing material may be copied,
    * duplicated or disclosed without the express written permission of
    * Semifore, Inc.
    * SEMIFORE, INC. EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES CONCERNING
    * THIS SOFTWARE AND DOCUMENTATION, INCLUDING ANY WARRANTIES OF
    * MERCHANTABILITY AND/OR FITNESS FOR ANY PARTICULAR PURPOSE,
    * AND WARRANTIES OF PERFORMANCE, AND ANY WARRANTY THAT
    * MIGHT OTHERWISE ARISE FROM COURSE OF DEALING OR USAGE OF
    * TRADE. NO WARRANTY IS EITHER EXPRESS OR IMPLIED WITH RESPECT
    * TO THE USE OF THE SOFTWARE OR DOCUMENTATION.
    * Under no circumstances shall Semifore, Inc. be liable for incidental,
    * special, indirect, direct or consequential damages or loss of profits,
    * interruption of business, or related expenses which may arise from use
    * of this software or documentation, including but not limited to those
    * resulting from defects in software and/or documentation, or loss or
    * inaccuracy of data of any kind.
   */
   
   /*
    * csrJava.js
    *
    * $Revision: 1.75 $
    * $Date: 2018/02/22 02:35:02 $
    *
    * @(#)$Id: csrJava.js,v 1.75 2018/02/22 02:35:02 weber Exp $
    *
    * These are the Java Script functions for the HTML pages.
    *
   */
   
   var xmlDoc                   = 0;
   var debug                    = 0;
   var def_lookup_table         = new Array();
   var object_array             = new Array();
   var topDefinition_array      = new Array();
   var topObjectRefNames_array  = new Array();
   var definitions_array        = new Array();
   var csrNode_array            = new Array();
   var globalShowFileInfo       = false;
   var globalShowHeaderFileInfo = false;
   var globalShowEnumInfo       = false;
   var fileInfoDiv              = null;
   
   function csrNode() {
     this.referenceType = 0;
     this.referenceName = 0;
     this.definitionPtr = 0;
     this.objectIndex   = 0;
     this.divParent     = 0;
     this.divChild      = 0;
     this.visibility    = 0;
     this.addressMapWindow = 0;
     
     this.click = function() {
       if ( this.visibility == 0 )
       {
         //      alert('open ' + this.referenceName);
         printDefinition(this);
         this.visibility = 1;
         
         // window.location.hash = this.referenceName + 'Link';
         // if (mouseposy > 700 ) scrollBy(0,100);
       } else
       {
         //      alert('close' +  this.referenceName);
         this.divParent.removeChild(this.divChild);
         this.visibility = 0;
   
         //window.location.hash = this.referenceName + 'Link';
         
       }
     }
   
     this.expand = function() {
       if ( this.visibility == 0 )
       this.click();
     }
   
     this.collapse = function() {
       if (this.visibility == 1 )
       this.click();
     }
   
     this.showFileInfo = function () {
        return globalShowFileInfo;
     }
   
     this.showHeaderFileInfo = function () {
        return globalShowHeaderFileInfo;
     }
   
     this.showEnumInfo = function () {
        return globalShowEnumInfo;
     }
   }
   
   //debug alrets
   function alertd( msg ) 
   {
     if (debug) 
       alert(msg);
   }
   
   var mouseposx = 0;
   var mouseposy = 0;
   
   function getMousePos(e) {
     
   	if (!e) var e = window.event;
   	
   	if (e.pageX || e.pageY) 	{
   		mouseposx = e.pageX;
   		mouseposy = e.pageY;
   	}
   	else if (e.clientX || e.clientY) 	{
   		mouseposx = e.clientX + document.body.scrollLeft
   			+ document.documentElement.scrollLeft;
   		mouseposy = e.clientY + document.body.scrollTop
   			+ document.documentElement.scrollTop;
   	}
   }
   
   function redrawAll ()
   {
      var topObject;
   
      for (var i=0; i < topObjectRefNames_array.length; i++) {
         topObject = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (topObject != null) {
            topObject.click();
            topObject.click();
         }
      }
   }
   
   function globalFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowFileInfo = checkbox.checked;
   
         if (globalShowFileInfo) {
            printFileInfo();
         }
         else {
            var docinfo = document.getElementById('docinfo');
            if ((docinfo != null) && (fileInfoDiv != null)) {
               docinfo.removeChild(fileInfoDiv);
            }
         }
         redrawAll();
      }
   }
   
   function globalHeaderFileInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
   
      if (checkbox != null) {
         globalShowHeaderFileInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   function globalEnumInfoCheckBox_click ()
   {
      var checkbox = document.getElementById('globalEnumInfoCheckBox');
   
      if (checkbox != null) {
         globalShowEnumInfo = checkbox.checked;
         redrawAll();
      }
   }
   
   //import XML
   function importXML(xmlId)
   {
      xmlDoc = document.getElementById(xmlId);
      if (xmlDoc) {
         init();
      }
   }
   
   
   //parser helpers
   function getNodes_tag(node, tag)
   {
      return node.getElementsByTagName('csr:' + tag);
   }
   
   function getNodeValue_tag(node, tag)
   {
      var nodelist;
   
      nodelist = node.getElementsByTagName('csr:' + tag);
      if (nodelist.length > 0) {
         if (nodelist[0].firstChild) {
            return nodelist[0].firstChild.nodeValue;
         }
         else {
            return '';
         }
      }
      else {
         return '';
      }
   }
   
   function getNodeValue(node)
   {
     for (var i=0; node[0].childNodes.length; i++ )
       {
         
         if (node[0].childNodes[i].nodeType != 1) continue;
         return node[0].childNodes[i].firstChild.nodeValue
   
       }
   }
   
   function getNodeValue_description(node) 
   {
     var description = getNodes_tag(node,'description');
   
     if (description.length < 1)
       return '';
   
     var ptags = getNodes_tag(description[0],'p');
     var ret_string = '';
     
     for (var i=0; i < ptags.length; i++) {
        if (ptags[i].firstChild) {
           ret_string += '<p>' + ptags[i].firstChild.nodeValue + '</p>';
        }
        else {
           ret_string += '<p></p>';
        }
     }
     
     return ret_string;
   }
   
   function getNodeValue_attributes(node)
   {
      var attributesTag = getNodes_tag(node,'attributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function getNodeValue_fieldAttributes(node)
   {
      var attributesTag = getNodes_tag(node,'fieldAttributes');
   
      if (attributesTag.length < 1)
         return '';
      var attributeTags = getNodes_tag(attributesTag[0],'attribute');
      var result = '';
      var i;
   
      for (i=0; i < attributeTags.length; i++) {
         if (attributeTags[i].firstChild) {
            result += attributeTags[i].firstChild.nodeValue + '<br>';
         }
      }
   
      return result;
   }
   
   function init() 
   {
     setGlobals();
   
     if (globalShowFileInfo) {
        printFileInfo();
     }
     
     printTopObjects();
     
   }
   
   function printHeader() 
   {
     header = document.getElementById('docheader');
     //header.innerHTML = "Header Text Goes Here";
   }
   
   
   function printFooter() 
   {
     footer = document.getElementById('docfooter');
     //footer.innerHTML = "Footer Text Goes Here";
   }
   
   
   function setGlobals() 
   {
     var checkbox;
   
     alertd(xmlDoc);
   
     checkbox = document.getElementById('globalFileInfoCheckBox');
     if (checkbox != null) {
        globalShowFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalHeaderFileInfoCheckBox');
     if (checkbox != null) {
        globalShowHeaderFileInfo = checkbox.checked;
     }
     checkbox = document.getElementById('globalEnumInfoCheckBox');
     if (checkbox != null) {
        globalShowEnumInfo = checkbox.checked;
     }
   
     // get the object elements
     object_array = getNodes_tag(xmlDoc,'csrObject');
     alertd('number of object_array elements=' + object_array.length);
   
     // create 2D lookup table array
     for (var i=0; i < object_array.length; i++)
       {
         def_lookup_table[i] = new Object();
         csrNode_array[i] = new Object();
       }
   
     // get the top definition elements
     for (var i=0; i < object_array.length; i++ )
       {
         topDefinition_array[i] = getNodes_tag(object_array[i],'topDefinition'); 
       }
     alertd('number of topDefinition_array elements=' + topDefinition_array.length);
   
     // get the referenece names of the top level modules
     for (var i=0; i < topDefinition_array.length; i++)
       {
         topObjectRefNames_array[i] = getNodeValue(topDefinition_array[i]);
         alertd('topObjectRefNames_array[' + i + ']=' + topObjectRefNames_array[i]);
       }
     
      
     // get definition elements
     for (var i=0; i < object_array.length; i++) 
       {
         definitions_array[i] = getNodes_tag(object_array[i],'definition');
       }
     alertd('number of definitions_array element=' + definitions_array.length);
     //alertd('definitions_array[0] =' + definitions_array[0].length + ' elements');
   
     // populate the definitions lookup table
     for ( var i=0; i < object_array.length; i++) 
       {
         for (var j=0; j < definitions_array[i].length; j++)
   	{
   	  referenceName = getNodeValue_tag(definitions_array[i][j], "referenceName");
   	  referenceType = getNodeValue_tag(definitions_array[i][j], "referenceType");
   	  def_lookup_table[i][referenceName] = definitions_array[i][j];
   	  
   	  var csrNode_obj = new csrNode();
   
   	  csrNode_obj.referenceName = referenceName;
   	  csrNode_obj.referenceType = referenceType;
   	  csrNode_obj.definitionPtr = definitions_array[i][j];
   	  csrNode_obj.objectIndex   = i;
   	  
   	  csrNode_array[i][referenceName] = csrNode_obj;
   	}
       
       }
   }
   
   
   function printFileInfo()
   {
      var docinfo = document.getElementById('docinfo');
   
      if (docinfo != null) {
         var inputFilesNodes = getNodes_tag(xmlDoc,'inputFiles');
         var includedFilesNodes = getNodes_tag(xmlDoc,'includedFiles');
         var configurationFilesNodes = getNodes_tag(xmlDoc,'configurationFiles');
         var fileNodes;
         var filename;
         var fileversionNodes;
         var table;
         var body;
         var row;
         var cell;
   
         fileInfoDiv = document.createElement('DIV');
   
         if (inputFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Input Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(inputFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (includedFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Included Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(includedFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         if (configurationFilesNodes.length > 0) {
            table = document.createElement('TABLE');
            body = document.createElement('TBODY');
            row = document.createElement('TR');
            cell = document.createElement('TD');
            cell.innerHTML = 'Configuration Filename';
            row.appendChild(cell);
            cell = document.createElement('TD');
            cell.innerHTML = 'Version';
            row.appendChild(cell);
            body.appendChild(row);
            fileNodes = getNodes_tag(configurationFilesNodes[0],'file');
            for (var i = 0; i < fileNodes.length; i++) {
               filename = getNodeValue_tag(fileNodes[i],'filename');
               if (filename != '') {
                  row = document.createElement('TR');
                  cell = document.createElement('TD');
                  cell.innerHTML = filename;
                  row.appendChild(cell);
                  fileversion = getNodeValue_tag(fileNodes[i],'fileversion');
                  if (fileversion != '') {
                     cell = document.createElement('TD');
                     cell.innerHTML = fileversion;
                     row.appendChild(cell);
                  }
                  body.appendChild(row);
               }
            }
            table.appendChild(body);
            fileInfoDiv.appendChild(table);
         }
   
         docinfo.appendChild(fileInfoDiv);
      }
   }
   
   function printTopObjects()
   {
     var csrNode;
     //print top level modules
     for ( var i=0; i < topObjectRefNames_array.length; i++)
       {
         csrNode = csrNodeLookup(i,topObjectRefNames_array[i]);
         if (csrNode.referenceType == 'component') {
            printTopComponentTable(csrNode);
         }
         else {
            printTopAddressmapTable(csrNode);
         }
         csrNode.expand();
       }
   }
   
   function csrNodeLookup(objectIndex, referenceName)
   {
      return csrNode_array[objectIndex][referenceName];
   }
   
   function printDefinition(csrNode)
   {
     
     referenceType = csrNode.referenceType;
   
     //case  
     switch (referenceType) 
       {
       case "component":
         printComponentDefinition(csrNode);
         break;
       case "addressmap":
         printAddressmapDefinition(csrNode);
         break;
       case "group":
         printGroupDefinition(csrNode);
         break;
       case "union":
         printUnionDefinition(csrNode);
         break;
       case "register":
         printRegisterDefinition(csrNode);
         break;
       case "wideregister":
         printWideRegisterDefinition(csrNode);
         break;
       case "memory":
         printMemoryDefinition(csrNode);
         break;
       case "widememory":
         printWideMemoryDefinition(csrNode);
         break;
       default:
         alertd('No default referenceType!');
       }
   }
   
   function printLeafDefinition(csrNode) 
   {
     referenceName_array = csrNode.referenceName.split(".");
   
     //print the def top down
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         csrNode.expand();
         parent_ref = refName + '.';
       }
   
     //jump the window the the leaf link
     window.location.hash = '#' + csrNode.referenceName + 'Link';
   
     //move the address map so it remains onscreen
     var parent_ref = '';
     for( var i = 0; i < referenceName_array.length; i++ )
       {
         var refName    = parent_ref + referenceName_array[i];
         var csrNode = csrNodeLookup(csrNode.objectIndex, refName);
         //if ( csrNodeObj.visibility == 0 )
         if (csrNode.addressMapWindow) {
            csrNode.addressMapWindow.window.style.top =
               document.body.scrollTop + 25; 
         }
         parent_ref = refName + '.';
       }
   
   
     //highlight the div
     //highLightDiv(csrNode.referenceName);
     unhighLightDiv(csrNode.referenceName);
   
   }
   
   
   function printTopComponentTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printTopAddressmapTable(csrNode)
   {
   
     var xmlNode = csrNode.definitionPtr;
     //div to enclose module
     var moduleDiv     = document.createElement('DIV');
     var referenceName = csrNode.referenceName;
     var referenceType = csrNode.referenceType;
     var identifier    = getNodeValue_tag(xmlNode,"identifier");
   
     //set the div ID to the referenceName
     moduleDiv.id      = referenceName;
   
     csrNode.divParent = moduleDiv;
   
   
     var tableEl = document.createElement('TABLE');
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
     var row = document.createElement('TR');
   
     var container     = document.createElement('TH');
     var theData       = document.createElement("div");
     theData.innerHTML = referenceType; 
     container.appendChild(theData);
     container.className = csrNode.referenceType;
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'Link';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'AddrMapLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
     
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'ExpandAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'ExpandAllLink" onclick="expandAllNodes(' + csrNode.objectIndex + ');">' + 'expand all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   	
     var container     = document.createElement('TD');
     var theLink       = document.createElement("div");
     theLink.id        = referenceName + 'CollapseAllLink';
     theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'CollapseAllLink" onclick="collapseAllNodes(' + csrNode.objectIndex + ');">' + 'collapse all' + '</a>';
     container.appendChild(theLink) 
     row.appendChild(container);
   
     tmp.appendChild(row);
   
     //add elements to DOM
     moduleDiv.appendChild(tableEl);
     document.getElementById('docroot').appendChild(moduleDiv);
   }
   
   
   function printComponentDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var componentDefContentDiv = document.createElement('DIV');
     componentDefContentDiv.style.marginLeft = "25px";
     componentDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = componentDefContentDiv;
   
     var identifier          = getNodeValue_tag(xmlNode,"identifier");
     var title               = getNodeValue_tag(xmlNode,"title");
     var description         = getNodeValue_description(xmlNode);
     var filename            = getNodeValue_tag(xmlNode,"filename");
     var linenumber          = getNodeValue_tag(xmlNode,"linenumber");
     var attributes          = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     printRefInfoTable( tableData_array, componentDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( componentDefContentDiv );
   
     printComponentReference_links( csrNode );
   
   }
   
   function printAddressmapDefinition(csrNode) 
   {
     var xmlNode = csrNode.definitionPtr;
     var moduleDefContentDiv = document.createElement('DIV');
     moduleDefContentDiv.style.marginLeft = "25px";
     //moduleDefContentDiv.id = domParentNode.id + 'DefContentDiv';
     moduleDefContentDiv.id = csrNode.divParent.id+ 'DefContentDiv';
   
     csrNode.divChild = moduleDefContentDiv;
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var addressmapReference =
                           getNodeValue_tag(xmlNode,"addressmapReference");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (addressmapReference != '') {
        tableData_array['Reference']  = addressmapReference;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        if (filename != '') {
           tableData_array['Filename'] = filename;
        }
        if (linenumber != '') {
           tableData_array['Linenumber'] = linenumber;
        }
     }
     if (csrNode.showHeaderFileInfo()) {
        if (addressMacro != '') {
           tableData_array['Address Macro'] = addressMacro;
        }
        if (offsetMacro != '') {
           tableData_array['Offset Macro'] = offsetMacro;
        }
        if (typeName != '') {
           tableData_array['Type Name'] = typeName;
        }
     }
   
     printRefInfoTable( tableData_array, moduleDefContentDiv, csrNode);
     
     csrNode.divParent.appendChild( moduleDefContentDiv );
   
     printReference_links( csrNode );
   
   }
   
   
   function printReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         tableData_array[referenceType] = '<a id="' + referenceName + 'Link" name="'+ referenceName + 'Link" ' + 'href="javascript:void(0);" onclick="csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         printRefInfoTable( tableData_array, referenceDiv, referencedCsrNode);
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   
   function printComponentReference_links(csrNode) {
   
    
     var objectIndex = csrNode.objectIndex;
     xmlNode         = csrNode.definitionPtr;
     var table;
     var body;
     var row;
     var cell;
     var theData;
     var theLink;
   
     var references = getNodes_tag(xmlNode,'reference');
   
     for (var i=0; i < references.length; i++ )
       {
         
         var referenceType = getNodeValue_tag(references[i],"referenceType");
         var referenceName = getNodeValue_tag(references[i],"referenceName");
   
         referencedCsrNode = csrNodeLookup(objectIndex, referenceName);
         var identifier    =
             getNodeValue_tag(referencedCsrNode.definitionPtr,"identifier");
   
         var referenceDiv  = document.createElement('DIV');
         referenceDiv.id = referenceName;
         var tableData_array = new Array();
   
         table = document.createElement('TABLE');
         body = document.createElement('TBODY');
         row = document.createElement('TR');
   
         cell              = document.createElement('TH');
         theData           = document.createElement("div");
         theData.innerHTML = referenceType; 
         cell.appendChild(theData);
         cell.className = referenceType;
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'Link';
         theLink.innerHTML = '<a id="' + referenceName + 'Link" href="javascript:void(0);" name="' + referenceName + 'Link" onclick="csrNodeLookup(' + csrNode.objectIndex + ',\'' + referenceName + '\').click();">' + identifier + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         cell              = document.createElement('TD');
         theLink           = document.createElement("div");
         theLink.id        = referenceName + 'AddrMapLink';
         theLink.innerHTML = '<a href="javascript:void(0);" name="' + referenceName + 'AddrMapLink" onclick="printAddressMap(' + csrNode.objectIndex + ',\'' + referenceName + '\');">' + 'address map' + '</a>';
         cell.appendChild(theLink) 
         row.appendChild(cell);
   
         body.appendChild(row);
         table.appendChild(body);
         referenceDiv.appendChild(table);
   
         //set parent of referenced node
         referencedCsrNode.divParent = referenceDiv;
   
         csrNode.divChild.appendChild(referenceDiv);
     
         if ( referencedCsrNode.visibility == 1 )
   	printDefinition(referencedCsrNode);
       }
   }
   
   function printGroupDefinition(csrNode)
   {
   
     var groupReferenceName        = csrNode.referenceName;
     var groupParentDiv            = document.getElementById(groupReferenceName);
     
     csrNode.divParent = groupParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var groupDiv                  = document.createElement('DIV');
     groupDiv.id               = groupParentDiv.id + "child";
     groupDiv.style.marginLeft = "25px";
     
     csrNode.divChild = groupDiv;
   
     groupParentDiv.appendChild(groupDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, groupDiv, csrNode);
   
   
     printReference_links(csrNode);
   
   }
   
   function printUnionDefinition(csrNode)
   {
   
     var unionReferenceName        = csrNode.referenceName;
     var unionParentDiv            = document.getElementById(unionReferenceName);
     
     csrNode.divParent = unionParentDiv;
     var xmlNode = csrNode.definitionPtr;
   
     var unionDiv                  = document.createElement('DIV');
     unionDiv.id               = unionParentDiv.id + "child";
     unionDiv.style.marginLeft = "25px";
     
     csrNode.divChild = unionDiv;
   
     unionParentDiv.appendChild(unionDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayMax        = getNodeValue_tag(xmlNode,"arrayMax");
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
       tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']   = filename;
        tableData_array['Linenumber'] = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, unionDiv, csrNode);
   
     printReference_links(csrNode);
   
   }
   
   function printRegisterDefinition(csrNode) 
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var aliasOf         = getNodeValue_tag(xmlNode,"aliasOf");
     var aliases         = getNodes_tag(xmlNode,'aliases');
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var size            = getNodeValue_tag(xmlNode,"size");
     var byteSize        = getNodeValue_tag(xmlNode,"byteSize");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"registerResetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"registerResetMask");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (size != '') {
        tableData_array['Size'] = size;
     }
     if (byteSize != '') {
        tableData_array['Byte Size'] = byteSize;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (aliasOf != '') {
        tableData_array['Alias Of'] = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasOf + '\'));">' + aliasOf + '</a>';
     }
     if (aliases.length > 0) {
        var aliasList = getNodes_tag(aliases[0],'alias');
        var aliasesString = '';
        var aliasValue;
        if (aliasList[0].firstChild) {
              aliasValue = aliasList[0].firstChild.nodeValue;
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
        }
        for ( var i=1; i < aliasList.length; i++ ) {
           if (aliasList[i].firstChild) {
              aliasValue = aliasList[i].firstChild.nodeValue;
              aliasesString += '<br>';
              aliasesString += '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + csrNode.objectIndex + ',\'' + aliasValue + '\'));">' + aliasValue + '</a>';
           }
        }
        tableData_array['Aliases'] = aliasesString;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? '1': '0');
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
   }
   
   function printCsrBitFields( csrNode )
   {
     var xmlNode = csrNode.definitionPtr;
    
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var fieldsHaveClockDomains =
        (getNodeValue_tag(xmlNode, "clockDomains") == 'true');
     var fieldsHaveSynchronizer =
        (getNodeValue_tag(xmlNode, "synchronizers") == 'true');
     var fieldsHaveAttributes =
        (getNodeValue_tag(xmlNode, "fieldsHaveAttributes") == 'true');
     var headers;
   
   //Header Row
     headers = ['Identifier', 'Title', 'Bit', 'Access', 'Reset'];
     if (fieldsHaveClockDomains) {
        headers.push('Clock Domain');
     }
     if (fieldsHaveSynchronizer) {
        headers.push('Synchronizer');
     }
     if (fieldsHaveAttributes) {
        headers.push('Attributes');
     }
     headers.push('Description');
   
     var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
        
         var container     = document.createElement('TH');
         var theData       = document.createElement('DIV');
         theData.innerHTML = headers[i];
         container.className = csrNode.referenceType;
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
     var bitfields = getNodes_tag(xmlNode,'bitfield');
   
     
   
     for ( var i=0; i < bitfields.length; i++ )
       {
         var identifier  = getNodeValue_tag(bitfields[i],"identifier");
         var title       = getNodeValue_tag(bitfields[i],"title");
         var msb         = getNodeValue_tag(bitfields[i],"msb");
         var lsb         = getNodeValue_tag(bitfields[i],"lsb");
   
         if (msb == lsb) 
   	var bit         = '[' + msb + ']';
         else 
   	var bit         = '[' + msb + ':' + lsb +']';
         
   
         var access      = getNodeValue_tag(bitfields[i],"access");
         var reset       = getNodeValue_tag(bitfields[i],"resetValue");
         var description = getNodeValue_description(bitfields[i]);
         var attributes  = getNodeValue_fieldAttributes(bitfields[i]);
   
         var clockDomain    = getNodeValue_tag(bitfields[i],"clockDomain");
         var synchronizer   = getNodeValue_tag(bitfields[i],"synchronizer");
   
         var widthMacro     = getNodeValue_tag(bitfields[i],"widthMacro");
         var msbMacro       = getNodeValue_tag(bitfields[i],"msbMacro");
         var lsbMacro       = getNodeValue_tag(bitfields[i],"lsbMacro");
         var rangeMacro     = getNodeValue_tag(bitfields[i],"rangeMacro");
         var resetMacro     = getNodeValue_tag(bitfields[i],"resetMacro");
         var getMacro       = getNodeValue_tag(bitfields[i],"getMacro");
         var setMacro       = getNodeValue_tag(bitfields[i],"setMacro");
   
         var filename       = getNodeValue_tag(bitfields[i],"filename");
         var linenumber     = getNodeValue_tag(bitfields[i],"linenumber");
         var enums          = getNodes_tag(bitfields[i], "enumeration");
   
         var row_data;
   
         row_data = [identifier, title, bit, access.toUpperCase(), reset];
         if (fieldsHaveClockDomains) {
            row_data.push(clockDomain);
         }
         if (fieldsHaveSynchronizer) {
            row_data.push(synchronizer);
         }
         if (fieldsHaveAttributes) {
            row_data.push(attributes);
         }
         row_data.push(description);
         row         = document.createElement('TR');
         
         for ( var j=0; j<row_data.length; j++ ) {
            var container     = document.createElement('TD');
            var theData       = document.createElement('DIV');
            theData.innerHTML = row_data[j];
            container.appendChild(theData);
            row.appendChild(container);
         }
         tmp.appendChild(row);
   
         //FIX ME SNPS title check not cool (there for reserved fields)
         if (
            (
               csrNode.showFileInfo() ||
               csrNode.showHeaderFileInfo() ||
               (csrNode.showEnumInfo() && enums && (enums.length > 0))
               ) &&
            (title != "-") &&
            (csrNode.referenceType != 'wideregister')
            ) {
            row         = document.createElement('TR');
            var container     = document.createElement('TD');
            container.colSpan = row_data.length;
            container.style.backgroundColor = "#e7e7e7";
           
            if (csrNode.showFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Filename']   = filename;
              tableData_array['Linenumber'] = linenumber;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showHeaderFileInfo()) {
              var tableData_array = new Array();
              var theData       = document.createElement('DIV');
              theData.className = "fldiv";
              tableData_array['Width Macro']   = widthMacro;
              tableData_array['Range Macro']   = rangeMacro;
              tableData_array['Msb Macro']     = msbMacro;
              tableData_array['Lsb Macro']     = lsbMacro;
              tableData_array['Reset Macro']   = resetMacro;
              tableData_array['Set Macro']     = setMacro;
              tableData_array['Get Macro']     = getMacro;
              printRefInfoTable(tableData_array, theData, csrNode);
              container.appendChild(theData);
            }
   
            if (csrNode.showEnumInfo() && enums && (enums.length > 0)) {
              var enumDiv = printFieldEnumTable(csrNode, enums);
              container.appendChild(enumDiv);
            }
   
            row.appendChild(container);
   
            tmp.appendChild(row);
         }
         
   
         
       }
     
     csrNode.divChild.appendChild(tableEl);
     
   }
   
   function printFieldEnumTable( csrNode, enums )
   {
     var enumDiv       = document.createElement('DIV');
     enumDiv.className = "fldiv";
     var table = document.createElement('TABLE');
     var body = document.createElement('TBODY');
   
     var titles = (getNodeValue_tag(enums[0], "titles") == 'true');
     var descriptions = (getNodeValue_tag(enums[0], "descriptions") == 'true');
     var hasPartialAccess =
        (getNodeValue_tag(enums[0], "enumeratorsHavePartialAccess") == 'true');
   
     var headerCells = [];
     if (titles) {
        headerCells.push('Title');
     }
     headerCells.push('Identifier');
     headerCells.push('Value');
     if (hasPartialAccess) {
        headerCells.push('Access')
     }
     if (descriptions) {
        headerCells.push('Description')
     }
   
     var headerRow = document.createElement('TR');
     for ( var i=0; i < headerCells.length; i++ ) {
       var container     = document.createElement('TH');
       var theData       = document.createElement('DIV');
       theData.innerHTML = headerCells[i];
       container.appendChild(theData);
       container.className = csrNode.referenceType;
       container.className = 'field';
       headerRow.appendChild(container);
     }
     body.appendChild(headerRow);
   
     var enumerators = getNodes_tag(enums[0], "enumerator");
     for (var e=0; e < enumerators.length; e++) {
       var row = document.createElement('TR');
       var identifier = getNodeValue_tag(enumerators[e], "identifier");
       var value = getNodeValue_tag(enumerators[e], "value");
       var title;
       var description;
       var access;
       var cells = [];
       if (titles) {
         title = getNodeValue_tag(enumerators[e], "title");
         cells.push(title);
       }
       cells.push(identifier);
       cells.push(value);
       if (hasPartialAccess) {
         access = getNodeValue_tag(enumerators[e], "enumeratorAccess");
         cells.push(access);
       }
       if (descriptions) {
         description = getNodeValue_tag(enumerators[e], "description");
         cells.push(description);
       }
         
       for ( var i=0; i < cells.length; i++ ) {
         var container     = document.createElement('TD');
         var theData       = document.createElement('DIV');
         theData.innerHTML = cells[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
       body.appendChild(row);
     }
   
     table.appendChild(body);
     enumDiv.appendChild(table);
     return enumDiv;
   }
   
   function printWideRegisterDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var isVolatile      = getNodeValue_tag(xmlNode,"volatile");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (isVolatile != '') {
        tableData_array['Volatile'] = ((isVolatile == 'true') ? "1": "0");
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printCsrBitFields( csrNode );
   
     printReference_links( csrNode );
     
   
   }
   
   function printMemoryDefinition(csrNode) 
   {
     var memoryReferenceName = csrNode.referenceName;
     var memoryParentDiv     = document.getElementById(memoryReferenceName);
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = memoryParentDiv;
   
     var memoryDiv              = document.createElement('DIV');
   
     memoryDiv.id               = memoryParentDiv.id + "child";
     memoryDiv.style.marginLeft = "25px";
     csrNode.divChild = memoryDiv;
     memoryParentDiv.appendChild(memoryDiv);
   
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var resetValue      = getNodeValue_tag(xmlNode,"resetValue");
     var resetMask       = getNodeValue_tag(xmlNode,"resetMask");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier']  = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions'] = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (resetValue != '') {
        tableData_array['Reset Value'] = resetValue;
     }
     if ((resetValue != '') && (resetMask != '')) {
        tableData_array['Reset Mask'] = resetMask;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, memoryDiv, csrNode);
   
     printReference_links(csrNode);
   }
   
   function printWideMemoryDefinition( csrNode )
   {
     var csrReferenceName        = csrNode.referenceName;
     var csrParentDiv            = document.getElementById(csrReferenceName);
     
     var xmlNode             = csrNode.definitionPtr;
     csrNode.divParent       = csrParentDiv;
   
     var csrDiv                  = document.createElement('DIV');
     csrDiv.id               = csrParentDiv.id + "child";
     csrDiv.style.marginLeft = "25px";
   
     csrNode.divChild = csrDiv;
     
     csrParentDiv.appendChild(csrDiv);
   
     
     var identifier      = getNodeValue_tag(xmlNode,"identifier");
     var hierarchicalIdentifier =
                           getNodeValue_tag(xmlNode,"hierarchicalIdentifier");
     var title           = getNodeValue_tag(xmlNode,"title");
     var description     = getNodeValue_description(xmlNode);
     var arrayDimensions = getNodeValue_tag(xmlNode,"arrayDimensions");
     var access          = getNodeValue_tag(xmlNode,"addressedAccess");
     var offset          = getNodeValue_tag(xmlNode,"offset");
     var byteOffset      = getNodeValue_tag(xmlNode,"byteOffset");
     var address         = getNodeValue_tag(xmlNode,"address");
     var byteAddress     = getNodeValue_tag(xmlNode,"byteAddress");
     var atomicAccess    = getNodeValue_tag(xmlNode,"atomicAccess");
     var filename        = getNodeValue_tag(xmlNode,"filename");
     var linenumber      = getNodeValue_tag(xmlNode,"linenumber");
     var typeName        = getNodeValue_tag(xmlNode,"typeName");
     var addressMacro    = getNodeValue_tag(xmlNode,"addressMacro");
     var offsetMacro     = getNodeValue_tag(xmlNode,"offsetMacro");
     var memoryWidth     = getNodeValue_tag(xmlNode,"memoryWidth");
     var memoryWordCount = getNodeValue_tag(xmlNode,"memoryWordCount");
     var attributes      = getNodeValue_attributes(xmlNode);
   
     var tableData_array = new Array();
   
     if (identifier != '') {
        tableData_array['Identifier'] = identifier;
     }
     if (hierarchicalIdentifier != '') {
        tableData_array['Hierarchical Identifier']  = hierarchicalIdentifier;
     }
     if (title != '') {
        tableData_array['Title'] = title;
     }
     if (description != '') {
        tableData_array['Description'] = description;
     }
     if (arrayDimensions != '') {
        tableData_array['Array Dimensions']     = arrayDimensions;
     }
     if (offset != '') {
        tableData_array['Offset'] = offset;
     }
     if (byteOffset != '') {
        tableData_array['Byte Offset'] = byteOffset;
     }
     if (address != '') {
        tableData_array['Address'] = address;
     }
     if (byteAddress != '') {
        tableData_array['Byte Address'] = byteAddress;
     }
     if (memoryWidth != '') {
        tableData_array['Width'] = memoryWidth;
     }
     if (memoryWordCount != '') {
        tableData_array['Word Count'] = memoryWordCount;
     }
     if (access != '') {
        tableData_array['Access'] = access;
     }
     if (atomicAccess != '') {
        tableData_array['Atomic Access'] = atomicAccess;
     }
     if (attributes != '') {
        tableData_array['Attributes'] = attributes;
     }
     if (csrNode.showFileInfo()) {
        tableData_array['Filename']        = filename;
        tableData_array['Linenumber']      = linenumber;
     }
     if (csrNode.showHeaderFileInfo()) {
        tableData_array['Address Macro'] = addressMacro;
        tableData_array['Offset Macro']  = offsetMacro;
        tableData_array['Type Name'] = typeName;
     }
   
     printRefInfoTable( tableData_array, csrDiv, csrNode);
     
     printReference_links( csrNode );
   
   }
   
   
   function printRefInfoTable( refArray, domParentNode, csrNode ) 
   {
     var tableEl = document.createElement('TABLE');
     //  tableEl.setAttribute('cellPadding',5);
     //  tableEl.setAttribute('border',1);
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
   
     for ( var type in refArray )
       {
         var row = document.createElement('TR');
         
         //headings
         var container = document.createElement('TH');
         //     var theData   = document.createTextNode(node);
         var theData = document.createElement('DIV');
         theData.innerHTML = type;
   
         container.className = csrNode.referenceType;
   
         container.appendChild(theData);
         row.appendChild(container);
         
         //values
         container     = document.createElement('TD');
         container.className = "noborder";
         //      theData       = document.createTextNode(refArray[type]);
         var theData = document.createElement('DIV');
         theData.innerHTML = refArray[type];
   
         container.appendChild(theData);
         row.appendChild(container);
         
         tmp.appendChild(row);
       }
     
     domParentNode.appendChild(tableEl);
   }
   
   function printAddressMap(objectIndex, referenceName)
   {
     var csrNode;
    
     csrNode = csrNodeLookup(objectIndex, referenceName);
   
     //if window is already open, close it
     if (csrNode.addressMapWindow) {
       if (csrNode.addressMapWindow.opened)
         return;
       else csrNode.addressMapWindow.open()
     }
   
     csrNode.addressMapWindow = new Window( document.body.clientWidth - 625, 25, 600, 400, 'AddrMap' + objectIndex );
   
     var addrMapDiv       = document.createElement('DIV');
     addrMapDiv.id        = 'AddrMap' + objectIndex;
     addrMapDiv.style.marginLeft = "10px";
     addrMapDiv.style.marginRight = "10px";
     addrMapDiv.style.marginTop = "10px";
     addrMapDiv.style.marginBottom = "10px";
   
     
     csrNode.addressMapWindow.changeTitle( 'Address Map for ' + referenceName );
   
     addressMapEntries = getNodes_tag(csrNode.definitionPtr,'addressMapEntry');
   
     alertd('addressMapEntries=' + addressMapEntries.length);
   
     var tableEl = document.createElement('TABLE');
     tableEl.width = "550px";
     var tmp = document.createElement('TBODY');
     tableEl.appendChild(tmp);
   
     var headers = ['Address', 'Instance Name'];
   
      var row           = document.createElement('TR');
     for ( var i=0; i<headers.length; i++ ) 
       {
         var container        = document.createElement('TH');
         var theData          = document.createElement('DIV');
         theData.innerHTML    = headers[i];
         container.appendChild(theData);
         row.appendChild(container);
       }
     tmp.appendChild(row);
   
   
     for ( var i=0; i < addressMapEntries.length; i++)
       {
         var print = false;
         var referenceName = getNodeValue_tag(addressMapEntries[i],"referenceName");
         var instanceName  = getNodeValue_tag(addressMapEntries[i],"instanceName");
         var referencedObj = csrNodeLookup(objectIndex, referenceName);
   
   
         var addressLow    = getNodeValue_tag(addressMapEntries[i],"addressLow");
         var addressHigh   = getNodeValue_tag(addressMapEntries[i],"addressHigh");
         
         if (addressLow == addressHigh) 
   	var addressRange = addressHigh;
         else
   	var addressRange = addressLow + ' - ' + addressHigh;
         
         if ( referencedObj ) 
   	{
   	  if (
                (referencedObj.referenceType == "register") ||
                (referencedObj.referenceType == "wideregister") ||
                (referencedObj.referenceType == "memory") ||
                (referencedObj.referenceType == "widememory")
             )
   	    {
   	      print = true;
   	      referenceName = '<a href="javascript:void(0)" onclick="printLeafDefinition(csrNodeLookup(' + objectIndex + ',\'' + referenceName + '\'));">' + instanceName + '</a>';
   	    }
   	}
         else if ( referenceName == '' )
   	{
   	print = true;
   	referenceName = 'reserved';
   	}
   
         if ( print ) 
   	{
   	  var row_data = [ addressRange, referenceName];
   	  row          = document.createElement('TR');
   	  
   	  for ( var j=0; j<row_data.length; j++ ) 
   	    {
   	      var container     = document.createElement('TD');
   	      var theData       = document.createElement('DIV');
   	      theData.innerHTML = row_data[j];
   	      container.appendChild(theData);
   	      row.appendChild(container);
   	    }
   	  tmp.appendChild(row);
   	}
       }
   
     addrMapDiv.appendChild(tableEl);
   
     csrNode.addressMapWindow.appendDomEl(addrMapDiv);
     csrNode.addressMapWindow.open();
   }
   
   
   //expand nodes
   function expandAllNodes( objectIndex )
   {
     for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.expand();
       }
   }
   
   function collapseAllNodes( objectIndex )
   {
      for ( var obj in csrNode_array[objectIndex] )
       {  
         var csrNodeObj = csrNodeLookup(objectIndex,obj);
         csrNodeObj.collapse();
       }
   }
   
   // Graphics Functions
   
   function highLightDiv( id )
   {
     fade(0xe7, 0xe7, 0xe7, 0xff, 0xff, 0x33, 100, id);  
   }
   
   function unhighLightDiv( id )
   {
     fade(0xff, 0xff, 0x33, 0xe7, 0xe7, 0xe7, 100, id);
   }
   
   function makearray(n)
   {
     this.length = n;
     for(var i = 1; i <= n; i++)
       this[i] = 0;
     return this;
   }
   
   hexa = new makearray(16);
   
   for(var i = 0; i < 10; i++) 
        hexa[i] = i;
   hexa[10]="a"; hexa[11]="b"; hexa[12]="c";
   hexa[13]="d"; hexa[14]="e"; hexa[15]="f";
   
   function hex(i)
   {
     if (i < 0) return "00";
     else if (i >255) return "ff";
     else return "" + hexa[Math.floor(i/16)] + hexa[i%16];
   }
   
   var fade_timer = 100;
   function setbgColor(r, g, b, id)
   {
     var hr = hex(r); var hg = hex(g); var hb = hex(b);
     document.getElementById(id).style.backgroundColor = "#"+hr+hg+hb;
     var timeOutString = 'document.getElementById("' + id + '").style.backgroundColor=' +  '"#'+hr+hg+hb +'"';
     fade_timer = fade_timer + 25;
     setTimeout(timeOutString, fade_timer);
   
   }
   
   function fade(sr, sg, sb, er, eg, eb, step, id)
   {
     fade_timer = 100;
     for(var i = 0; i <= step; i++){
       setbgColor(Math.floor(sr * ((step-i)/step) + er * (i/step)),Math.floor(sg * ((step-i)/step) + eg * (i/step)),Math.floor(sb * ((step-i)/step) + eb * (i/step)),id);
     }
   }
   
   // Browser Detect
   
   // Determine browser and version.
   
   function Browser() 
   {
   
     var ua, s, i;
   
     this.isIE    = false;
     this.isNS    = false;
     this.version = null;
   
     ua = navigator.userAgent;
   
     s = "MSIE";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isIE = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     s = "Netscape6/";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = parseFloat(ua.substr(i + s.length));
       return;
     }
   
     // Treat any other "Gecko" browser as NS 6.1.
   
     s = "Gecko";
     if ((i = ua.indexOf(s)) >= 0) {
       this.isNS = true;
       this.version = 6.1;
       return;
     }
   }
   
   var browser = new Browser();
   
   //DHTML Windows Below
   
   var myWindow = new Object();
   var globalWindowZIndex = 500;
   
   // Window Class
   function Window(x,y,w,h,dom_id) 
   {
     
     // CLASS TAG ELEMENT VARAIBLES
     this.window             = 0;
     this.title              = 0;
     this.titleBar           = 0;
     this.titleBarText       = 0;
     this.titleBarButtons    = 0;
     this.clientArea         = 0;
     this.titleBarMap        = 0;
     this.left               = x;
     this.top                = y;
     this.width              = w;
     this.height             = h;
     this.opened             = false; 
     this.dom_id             = dom_id;
   
     if (browser.isNS) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
       }
     if (browser.isIE) 
       {
         this.ca_width       = this.width - 2;
         this.ca_height      = this.height - 40;
     }
     this.inMoveDrag   = false;
   
     // CLASS METHOD FUNCTIONS
     this.create        = windowCreate;
     this.init          = windowInit;
     this.open          = windowOpen;
     this.makeActive    = windowMakeActive;
     this.insertHTML    = windowInsertHTML; 
     this.appendHTML    = windowAppendHTML;
     this.appendDomEl   = windowAppendDomEl;
     this.close         = windowClose;
     this.windowColor   = windowChangeColor;
   
     this.changeTitle = function(title) {
       this.title.innerHTML = title;
     }
   
     this.wallpaper = function(img) {
        this.windowArea.style.backgroundImage    = img;
        this.windowArea.style.backgroundPosition = "center";
        this.windowArea.style.backgroundRepeat   = "no-repeat";
     }
   
     this.create();
     this.init();
   }
   
   //
   // Create WINDOW DOM object Tree
   //
   // body
   //  |
   //  | -- div ( window )
   //        |
   //        | -- div ( titlebar )
   //              |
   //              | -- span ( title )
   //              |
   //        | -- div ( text window area )
   //
   
   function windowCreate() 
   {
     // Find the main Body Tag.  Only one should exist in page 
     var bodyEl = document.getElementsByTagName("body");
   
     //WINDOW DIV
     var windowEl          = document.createElement("div");
     windowEl.className    = "window";
     windowEl.style.left   = this.left + "px";
     windowEl.style.top    = this.top + "px";
     windowEl.style.width  = this.width + "px"; 
     windowEl.style.height = this.height + "px";
     windowEl.id           = "window" + this.dom_id;
     windowEl.parent       = this;
   
   
     //TOP TITLE DIV
   
     var titleBarEl         = document.createElement("div");
     //  titleBarEl.className   = "windowTitleBar";
     titleBarEl.id          = "titleBar"; 
     titleBarEl.onmousedown = windowMove;
     titleBarEl.parent      = this;
   
     // Put the title into a table
   
     var tableTitleEl       = document.createElement("table");
     tableTitleEl.width     = "100%";
     var tbodyTitleEl       = document.createElement("tbody");
     var trTitleEl          = document.createElement("tr");
     var tdTitlePinIconEl   = document.createElement("td");
     tdTitlePinIconEl.width = "10%";
     tdTitlePinIconEl.algin = "right";
     tdTitlePinIconEl.className = "windowTitleBar";
     var tdTitleTitleEl     = document.createElement("td");
     tdTitleTitleEl.width   = "90%";
     tdTitleTitleEl.algin   = "right";
     tdTitleTitleEl.className = "windowTitleBar";
     tdTitleTitleEl.innerHTML   = 'WINDOW TITLE';
     tdTitleTitleEl.parent      = this;
     tdTitleTitleEl.onmouseover = windowMoveCursorSet;
     tdTitleTitleEl.onmouseout  = windowDefaultCursorSet;
     
     this.title  = tdTitleTitleEl;
     
     // CLOSE DIV
     var closeLink       = document.createElement("a");
     closeLink.setAttribute('href', 'javascript:void(0);');
     closeLink.onclick    = this.close;
     closeLink.parent    = this;
     var linkText = document.createTextNode('close');
     closeLink.appendChild(linkText);
     closeLink.style.color = "white";
   
   
     // Window List Area
     var windowAreaEl = document.createElement("div");
     windowAreaEl.className    = "windowListArea";
     
     windowAreaEl.style.width  = this.ca_width + "px";
     windowAreaEl.style.height = this.ca_height + "px";
     
     // Build DOM
     tdTitlePinIconEl.appendChild(closeLink);
   
     trTitleEl.appendChild(tdTitleTitleEl);
     trTitleEl.appendChild(tdTitlePinIconEl);
     tbodyTitleEl.appendChild(trTitleEl);
     tableTitleEl.appendChild(tbodyTitleEl);
     titleBarEl.appendChild(tableTitleEl);
     
     windowEl.appendChild(titleBarEl);
     
     windowEl.appendChild(windowAreaEl);
     document.body.appendChild(windowEl);
     
     this.window           = windowEl;
     this.windowArea       = windowAreaEl; 
     this.title            = tdTitleTitleEl;
   
   }
   
   function windowInit() 
   {
   
   }
   
   function windowChangeColor(color) 
   {
     this.window.style.backgroundColor = color;
     this.windowArea.style.backgroundColor = color;
   }
   
   function windowInsertHTML(html) 
   {
     this.windowArea.innerHTML = html;
   }
   
   function windowAppendHTML(html) 
   {
     this.windowArea.innerHTML = this.windowArea.innerHTML + html;
   }
   
   function windowAppendDomEl(el)
   {
     this.windowArea.appendChild(el);
   }
   
   function windowOpen() 
   {
     if (this.isOpen)
       return;
   
     this.opened = true;
   
     // Restore the Window and make it visible.
     this.makeActive();
     this.isOpen = true;
     this.window.style.visibility = "visible";
   }
   
   
   function windowMakeActive() 
   {
     if (myWindow == this)
       return;
   
     this.window.style.zIndex = globalWindowZIndex;
     globalWindowZIndex++;
     myWindow = this;
   
   }
   
   //
   // Event handlers.
   //
   
   
   function windowClientAreaClick(event) 
   {
   
     // Make this Window the active one.
   
      myWindow.makeActive();
   }
   
   function windowMove(event) 
   {
     var target;
     var x, y;
   
     if (browser.isIE)
       target = window.event.srcElement.tagName;
     if (browser.isNS)
       target = event.target.tagName;
   
     if (target == "AREA")
       return;
   
     p = this.parent;
     p.makeActive();
     // Get cursor offset from Window window.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
     }
     myWindow.xOffset = myWindow.window.offsetLeft - x;
     myWindow.yOffset = myWindow.window.offsetTop  - y;
   
     // Set document to capture mousemove and mouseup events.
   
     if (browser.isIE) {
       document.onmousemove = windowMoveDragStart;
       document.onmouseup   = windowMoveDragStop;
     }
     if (browser.isNS) {
       document.addEventListener("mousemove", windowMoveDragStart,   true);
       document.addEventListener("mouseup",   windowMoveDragStop, true);
       event.preventDefault();
     }
     myWindow.inMoveDrag = true;
     
   }
   
   
   
   function windowClose() 
   {
     this.parent.opened = false;
     document.body.removeChild(this.parent.window);
   }
   
   
   function windowMoveDragStart(event) 
   {
   
     var x, y;
   
     if (!myWindow.inMoveDrag)
       return;
   
     // Get cursor position.
   
     if (browser.isIE) {
       x = window.event.x;
       y = window.event.y;
       window.event.cancelBubble = true;
       window.event.returnValue = false;
     }
     if (browser.isNS) {
       x = event.pageX;
       y = event.pageY;
       event.preventDefault();
     }
   
     // Move Window window based on offset from cursor.
    
     nx = ( x + myWindow.xOffset );
     ny = ( y + myWindow.yOffset );
   
     if ( (nx<0) || (ny<0) ) {
   
     } else {
       myWindow.window.style.left = (x + myWindow.xOffset) + "px";
       myWindow.window.style.top  = (y + myWindow.yOffset) + "px";
     }
   }
   
   
   function windowMoveDragStop(event) 
   {
     myWindow.inMoveDrag = false;
   
     // Remove mousemove and mouseup event captures on document.
   
     if (browser.isIE) {
       document.onmousemove = null;
       document.onmouseup   = null;
     }
     if (browser.isNS) {
       document.removeEventListener("mousemove", windowMoveDragStart,   true);
       document.removeEventListener("mouseup",   windowMoveDragStop, true);
     }
   }
   
   
   function windowMoveCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   function windowDefaultCursorSet(event) 
   {
      this.style.cursor = "move";
   }
   
   // End of Java Script
  </script>
  <noscript>
   <div class="noscript">
    <h2>JavaScript required</h2>
    <p>csrCompiler HTML pages require JavaScript.</p>
    <p>Your web browser does not support JavaScript or it has been disabled.</p>
   <div>
  </noscript>
 </head>
 <body onload="importXML('xmlData')">
  <xml id="xmlData" style="display:none;">
   <?xml version="1.0" encoding="UTF-8" ?>
   <csr:csrData
    xmlns:csr="http://www.semifore.com/schema/csrXmlHtml"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xsi:schemaLocation="http://www.semifore.com/schema/csrXmlHtml http://www.semifore.com/schema/csrXmlHtml.xsd"
    >
    <csr:fileInfo>
     <csr:inputFiles>
      <csr:file>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
      </csr:file>
     </csr:inputFiles>
     <csr:configurationFiles>
       <csr:file>
       <csr:filename>/project/jenkins/workspace/Esperanto_DV/soc_hal/esperanto-soc/dv/common/scripts/semifore_css/etsoc_esr.css</csr:filename>
      </csr:file>
     </csr:configurationFiles>
    </csr:fileInfo>
    <csr:csrObject>
     <csr:topDefinition>
      <csr:referenceName>emmc</csr:referenceName>
     </csr:topDefinition>
     <csr:definitions>
      <csr:definition>
       <csr:referenceType>addressmap</csr:referenceType>
       <csr:referenceName>emmc</csr:referenceName>
       <csr:identifier>emmc</csr:identifier>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21909</csr:linenumber>
       <csr:title></csr:title>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Emmc</csr:typeName>
        <csr:description>
         <csr:p>DWC MSHC Memory Map</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>emmc.crypto</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>emmc.crypto_embedded_control</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>group</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2</csr:referenceName>
        </csr:reference>
       </csr:references>
       <csr:addressMap>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x1FFF</csr:addressHigh>
         <csr:instanceName>emmc</csr:instanceName>
         <csr:referenceName>emmc</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0xFF</csr:addressHigh>
         <csr:instanceName>emmc.crypto</csr:instanceName>
         <csr:referenceName>emmc.crypto</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x0</csr:addressLow>
         <csr:addressHigh>0x0</csr:addressHigh>
         <csr:instanceName>emmc.crypto.SDMASA_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.SDMASA_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4</csr:addressLow>
         <csr:addressHigh>0x4</csr:addressHigh>
         <csr:instanceName>emmc.crypto.BLOCKSIZE_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.BLOCKSIZE_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6</csr:addressLow>
         <csr:addressHigh>0x6</csr:addressHigh>
         <csr:instanceName>emmc.crypto.BLOCKCOUNT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.BLOCKCOUNT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x8</csr:addressLow>
         <csr:addressHigh>0x8</csr:addressHigh>
         <csr:instanceName>emmc.crypto.ARGUMENT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.ARGUMENT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xC</csr:addressLow>
         <csr:addressHigh>0xC</csr:addressHigh>
         <csr:instanceName>emmc.crypto.XFER_MODE_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.XFER_MODE_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE</csr:addressLow>
         <csr:addressHigh>0xE</csr:addressHigh>
         <csr:instanceName>emmc.crypto.CMD_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.CMD_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x10</csr:addressLow>
         <csr:addressHigh>0x10</csr:addressHigh>
         <csr:instanceName>emmc.crypto.RESP01_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.RESP01_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x14</csr:addressLow>
         <csr:addressHigh>0x14</csr:addressHigh>
         <csr:instanceName>emmc.crypto.RESP23_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.RESP23_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18</csr:addressLow>
         <csr:addressHigh>0x18</csr:addressHigh>
         <csr:instanceName>emmc.crypto.RESP45_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.RESP45_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C</csr:addressLow>
         <csr:addressHigh>0x1C</csr:addressHigh>
         <csr:instanceName>emmc.crypto.RESP67_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.RESP67_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x20</csr:addressLow>
         <csr:addressHigh>0x20</csr:addressHigh>
         <csr:instanceName>emmc.crypto.BUF_DATA_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.BUF_DATA_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x24</csr:addressLow>
         <csr:addressHigh>0x24</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PSTATE_REG</csr:instanceName>
         <csr:referenceName>emmc.crypto.PSTATE_REG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x28</csr:addressLow>
         <csr:addressHigh>0x28</csr:addressHigh>
         <csr:instanceName>emmc.crypto.HOST_CTRL1_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.HOST_CTRL1_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x29</csr:addressLow>
         <csr:addressHigh>0x29</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PWR_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PWR_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2A</csr:addressLow>
         <csr:addressHigh>0x2A</csr:addressHigh>
         <csr:instanceName>emmc.crypto.BGAP_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.BGAP_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2B</csr:addressLow>
         <csr:addressHigh>0x2B</csr:addressHigh>
         <csr:instanceName>emmc.crypto.WUP_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.WUP_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2C</csr:addressLow>
         <csr:addressHigh>0x2C</csr:addressHigh>
         <csr:instanceName>emmc.crypto.CLK_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.CLK_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2E</csr:addressLow>
         <csr:addressHigh>0x2E</csr:addressHigh>
         <csr:instanceName>emmc.crypto.TOUT_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.TOUT_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x2F</csr:addressLow>
         <csr:addressHigh>0x2F</csr:addressHigh>
         <csr:instanceName>emmc.crypto.SW_RST_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.SW_RST_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x30</csr:addressLow>
         <csr:addressHigh>0x30</csr:addressHigh>
         <csr:instanceName>emmc.crypto.NORMAL_INT_STAT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.NORMAL_INT_STAT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32</csr:addressLow>
         <csr:addressHigh>0x32</csr:addressHigh>
         <csr:instanceName>emmc.crypto.ERROR_INT_STAT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.ERROR_INT_STAT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x34</csr:addressLow>
         <csr:addressHigh>0x34</csr:addressHigh>
         <csr:instanceName>emmc.crypto.NORMAL_INT_STAT_EN_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.NORMAL_INT_STAT_EN_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x36</csr:addressLow>
         <csr:addressHigh>0x36</csr:addressHigh>
         <csr:instanceName>emmc.crypto.ERROR_INT_STAT_EN_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.ERROR_INT_STAT_EN_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x38</csr:addressLow>
         <csr:addressHigh>0x38</csr:addressHigh>
         <csr:instanceName>emmc.crypto.NORMAL_INT_SIGNAL_EN_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.NORMAL_INT_SIGNAL_EN_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3A</csr:addressLow>
         <csr:addressHigh>0x3A</csr:addressHigh>
         <csr:instanceName>emmc.crypto.ERROR_INT_SIGNAL_EN_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.ERROR_INT_SIGNAL_EN_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3C</csr:addressLow>
         <csr:addressHigh>0x3C</csr:addressHigh>
         <csr:instanceName>emmc.crypto.AUTO_CMD_STAT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.AUTO_CMD_STAT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x3E</csr:addressLow>
         <csr:addressHigh>0x3E</csr:addressHigh>
         <csr:instanceName>emmc.crypto.HOST_CTRL2_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.HOST_CTRL2_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x40</csr:addressLow>
         <csr:addressHigh>0x40</csr:addressHigh>
         <csr:instanceName>emmc.crypto.CAPABILITIES1_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.CAPABILITIES1_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x44</csr:addressLow>
         <csr:addressHigh>0x44</csr:addressHigh>
         <csr:instanceName>emmc.crypto.CAPABILITIES2_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.CAPABILITIES2_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x48</csr:addressLow>
         <csr:addressHigh>0x48</csr:addressHigh>
         <csr:instanceName>emmc.crypto.CURR_CAPABILITIES1_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.CURR_CAPABILITIES1_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x4C</csr:addressLow>
         <csr:addressHigh>0x4C</csr:addressHigh>
         <csr:instanceName>emmc.crypto.CURR_CAPABILITIES2_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.CURR_CAPABILITIES2_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x50</csr:addressLow>
         <csr:addressHigh>0x50</csr:addressHigh>
         <csr:instanceName>emmc.crypto.FORCE_AUTO_CMD_STAT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.FORCE_AUTO_CMD_STAT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x52</csr:addressLow>
         <csr:addressHigh>0x52</csr:addressHigh>
         <csr:instanceName>emmc.crypto.FORCE_ERROR_INT_STAT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.FORCE_ERROR_INT_STAT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x54</csr:addressLow>
         <csr:addressHigh>0x54</csr:addressHigh>
         <csr:instanceName>emmc.crypto.ADMA_ERR_STAT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.ADMA_ERR_STAT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x55</csr:addressLow>
         <csr:addressHigh>0x57</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x58</csr:addressLow>
         <csr:addressHigh>0x58</csr:addressHigh>
         <csr:instanceName>emmc.crypto.ADMA_SA_LOW_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.ADMA_SA_LOW_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x5C</csr:addressLow>
         <csr:addressHigh>0x5C</csr:addressHigh>
         <csr:instanceName>emmc.crypto.ADMA_SA_HIGH_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.ADMA_SA_HIGH_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x60</csr:addressLow>
         <csr:addressHigh>0x60</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_INIT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_INIT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x62</csr:addressLow>
         <csr:addressHigh>0x62</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_DS_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_DS_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x64</csr:addressLow>
         <csr:addressHigh>0x64</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_HS_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_HS_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x66</csr:addressLow>
         <csr:addressHigh>0x66</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_SDR12_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_SDR12_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x68</csr:addressLow>
         <csr:addressHigh>0x68</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_SDR25_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_SDR25_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6A</csr:addressLow>
         <csr:addressHigh>0x6A</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_SDR50_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_SDR50_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6C</csr:addressLow>
         <csr:addressHigh>0x6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_SDR104_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_SDR104_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x6E</csr:addressLow>
         <csr:addressHigh>0x6E</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_DDR50_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_DDR50_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x70</csr:addressLow>
         <csr:addressHigh>0x73</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x74</csr:addressLow>
         <csr:addressHigh>0x74</csr:addressHigh>
         <csr:instanceName>emmc.crypto.PRESET_UHS2_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.PRESET_UHS2_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x76</csr:addressLow>
         <csr:addressHigh>0xE5</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE6</csr:addressLow>
         <csr:addressHigh>0xE6</csr:addressHigh>
         <csr:instanceName>emmc.crypto.P_EMBEDDED_CNTRL</csr:instanceName>
         <csr:referenceName>emmc.crypto.P_EMBEDDED_CNTRL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xE8</csr:addressLow>
         <csr:addressHigh>0xE8</csr:addressHigh>
         <csr:instanceName>emmc.crypto.P_VENDOR_SPECIFIC_AREA</csr:instanceName>
         <csr:referenceName>emmc.crypto.P_VENDOR_SPECIFIC_AREA</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xEA</csr:addressLow>
         <csr:addressHigh>0xEA</csr:addressHigh>
         <csr:instanceName>emmc.crypto.P_VENDOR2_SPECIFIC_AREA</csr:instanceName>
         <csr:referenceName>emmc.crypto.P_VENDOR2_SPECIFIC_AREA</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xEC</csr:addressLow>
         <csr:addressHigh>0xFB</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xFC</csr:addressLow>
         <csr:addressHigh>0xFC</csr:addressHigh>
         <csr:instanceName>emmc.crypto.SLOT_INTR_STATUS_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.SLOT_INTR_STATUS_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xFE</csr:addressLow>
         <csr:addressHigh>0xFE</csr:addressHigh>
         <csr:instanceName>emmc.crypto.HOST_CNTRL_VERS_R</csr:instanceName>
         <csr:referenceName>emmc.crypto.HOST_CNTRL_VERS_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x100</csr:addressLow>
         <csr:addressHigh>0x2FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x300</csr:addressLow>
         <csr:addressHigh>0x33F</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x300</csr:addressLow>
         <csr:addressHigh>0x300</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.PHY_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.PHY_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x304</csr:addressLow>
         <csr:addressHigh>0x304</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.CMDPAD_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.CMDPAD_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x306</csr:addressLow>
         <csr:addressHigh>0x306</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DATPAD_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DATPAD_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x308</csr:addressLow>
         <csr:addressHigh>0x308</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.CLKPAD_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.CLKPAD_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x30A</csr:addressLow>
         <csr:addressHigh>0x30A</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.STBPAD_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.STBPAD_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x30C</csr:addressLow>
         <csr:addressHigh>0x30C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.RSTNPAD_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.RSTNPAD_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x30E</csr:addressLow>
         <csr:addressHigh>0x30E</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.PADTEST_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.PADTEST_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x310</csr:addressLow>
         <csr:addressHigh>0x310</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.PADTEST_OUT</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.PADTEST_OUT</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x312</csr:addressLow>
         <csr:addressHigh>0x312</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.PADTEST_IN</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.PADTEST_IN</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x314</csr:addressLow>
         <csr:addressHigh>0x317</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x318</csr:addressLow>
         <csr:addressHigh>0x318</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.PRBS_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.PRBS_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x31A</csr:addressLow>
         <csr:addressHigh>0x31A</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.PHYLPBK_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.PHYLPBK_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x31B</csr:addressLow>
         <csr:addressHigh>0x31B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x31C</csr:addressLow>
         <csr:addressHigh>0x31C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.COMMDL_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.COMMDL_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x31D</csr:addressLow>
         <csr:addressHigh>0x31D</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.SDCLKDL_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.SDCLKDL_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x31E</csr:addressLow>
         <csr:addressHigh>0x31E</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.SDCLKDL_DC</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.SDCLKDL_DC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x31F</csr:addressLow>
         <csr:addressHigh>0x31F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x320</csr:addressLow>
         <csr:addressHigh>0x320</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.SMPLDL_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.SMPLDL_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x321</csr:addressLow>
         <csr:addressHigh>0x321</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.ATDL_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.ATDL_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x322</csr:addressLow>
         <csr:addressHigh>0x323</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x324</csr:addressLow>
         <csr:addressHigh>0x324</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLL_CTRL</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLL_CTRL</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x325</csr:addressLow>
         <csr:addressHigh>0x325</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLL_CNFG1</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLL_CNFG1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x326</csr:addressLow>
         <csr:addressHigh>0x326</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLL_CNFG2</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLL_CNFG2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x327</csr:addressLow>
         <csr:addressHigh>0x327</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x328</csr:addressLow>
         <csr:addressHigh>0x328</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLLDL_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLLDL_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x329</csr:addressLow>
         <csr:addressHigh>0x329</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLL_OFFST</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLL_OFFST</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32A</csr:addressLow>
         <csr:addressHigh>0x32A</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLLMST_TSTDC</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLLMST_TSTDC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32B</csr:addressLow>
         <csr:addressHigh>0x32B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32C</csr:addressLow>
         <csr:addressHigh>0x32C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLLLBT_CNFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLLLBT_CNFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32E</csr:addressLow>
         <csr:addressHigh>0x32E</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLL_STATUS</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLL_STATUS</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x32F</csr:addressLow>
         <csr:addressHigh>0x32F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x330</csr:addressLow>
         <csr:addressHigh>0x330</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLLDBG_MLKDC</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLLDBG_MLKDC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x331</csr:addressLow>
         <csr:addressHigh>0x331</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x332</csr:addressLow>
         <csr:addressHigh>0x332</csr:addressHigh>
         <csr:instanceName>emmc.crypto_phy.DLLDBG_SLKDC</csr:instanceName>
         <csr:referenceName>emmc.crypto_phy.DLLDBG_SLKDC</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x333</csr:addressLow>
         <csr:addressHigh>0x33F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x340</csr:addressLow>
         <csr:addressHigh>0x4FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x500</csr:addressLow>
         <csr:addressHigh>0x54F</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x500</csr:addressLow>
         <csr:addressHigh>0x500</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.MSHC_VER_ID_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.MSHC_VER_ID_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x504</csr:addressLow>
         <csr:addressHigh>0x504</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.MSHC_VER_TYPE_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.MSHC_VER_TYPE_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x508</csr:addressLow>
         <csr:addressHigh>0x508</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.MSHC_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.MSHC_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x509</csr:addressLow>
         <csr:addressHigh>0x50F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x510</csr:addressLow>
         <csr:addressHigh>0x510</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.MBIU_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.MBIU_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x511</csr:addressLow>
         <csr:addressHigh>0x52B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x52C</csr:addressLow>
         <csr:addressHigh>0x52C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.EMMC_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.EMMC_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x52E</csr:addressLow>
         <csr:addressHigh>0x52E</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.BOOT_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.BOOT_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x530</csr:addressLow>
         <csr:addressHigh>0x530</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.GP_IN_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.GP_IN_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x534</csr:addressLow>
         <csr:addressHigh>0x534</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.GP_OUT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.GP_OUT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x538</csr:addressLow>
         <csr:addressHigh>0x53F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x540</csr:addressLow>
         <csr:addressHigh>0x540</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.AT_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.AT_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x544</csr:addressLow>
         <csr:addressHigh>0x544</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor1.AT_STAT_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor1.AT_STAT_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x548</csr:addressLow>
         <csr:addressHigh>0x54F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x550</csr:addressLow>
         <csr:addressHigh>0xF6B</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF6C</csr:addressLow>
         <csr:addressHigh>0xF6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_embedded_control</csr:instanceName>
         <csr:referenceName>emmc.crypto_embedded_control</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF6C</csr:addressLow>
         <csr:addressHigh>0xF6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_embedded_control.EMBEDDED_CTRL_R</csr:instanceName>
         <csr:referenceName>emmc.crypto_embedded_control.EMBEDDED_CTRL_R</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0xF70</csr:addressLow>
         <csr:addressHigh>0xFFF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1000</csr:addressLow>
         <csr:addressHigh>0x1FFF</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1000</csr:addressLow>
         <csr:addressHigh>0x1003</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1004</csr:addressLow>
         <csr:addressHigh>0x1004</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CQCAP</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CQCAP</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1008</csr:addressLow>
         <csr:addressHigh>0x1008</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CQCFG</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CQCFG</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x100C</csr:addressLow>
         <csr:addressHigh>0x106F</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1070</csr:addressLow>
         <csr:addressHigh>0x1070</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRNQP</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRNQP</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1074</csr:addressLow>
         <csr:addressHigh>0x1074</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRNQDUN</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRNQDUN</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1078</csr:addressLow>
         <csr:addressHigh>0x1078</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRNQIS</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRNQIS</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x107C</csr:addressLow>
         <csr:addressHigh>0x107C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRNQIE</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRNQIE</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1080</csr:addressLow>
         <csr:addressHigh>0x10FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1100</csr:addressLow>
         <csr:addressHigh>0x1100</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRCAP</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRCAP</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1104</csr:addressLow>
         <csr:addressHigh>0x1104</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCAP_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1108</csr:addressLow>
         <csr:addressHigh>0x1108</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCAP_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x110C</csr:addressLow>
         <csr:addressHigh>0x110C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCAP_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1110</csr:addressLow>
         <csr:addressHigh>0x1110</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCAP_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1114</csr:addressLow>
         <csr:addressHigh>0x17FF</csr:addressHigh>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1800</csr:addressLow>
         <csr:addressHigh>0x1800</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1804</csr:addressLow>
         <csr:addressHigh>0x1804</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1808</csr:addressLow>
         <csr:addressHigh>0x1808</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x180C</csr:addressLow>
         <csr:addressHigh>0x180C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1810</csr:addressLow>
         <csr:addressHigh>0x1810</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1814</csr:addressLow>
         <csr:addressHigh>0x1814</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1818</csr:addressLow>
         <csr:addressHigh>0x1818</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x181C</csr:addressLow>
         <csr:addressHigh>0x181C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1820</csr:addressLow>
         <csr:addressHigh>0x1820</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1824</csr:addressLow>
         <csr:addressHigh>0x1824</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1828</csr:addressLow>
         <csr:addressHigh>0x1828</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x182C</csr:addressLow>
         <csr:addressHigh>0x182C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1830</csr:addressLow>
         <csr:addressHigh>0x1830</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1834</csr:addressLow>
         <csr:addressHigh>0x1834</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1838</csr:addressLow>
         <csr:addressHigh>0x1838</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x183C</csr:addressLow>
         <csr:addressHigh>0x183C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1840</csr:addressLow>
         <csr:addressHigh>0x1840</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1844</csr:addressLow>
         <csr:addressHigh>0x1844</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1848</csr:addressLow>
         <csr:addressHigh>0x1848</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x184C</csr:addressLow>
         <csr:addressHigh>0x184C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1850</csr:addressLow>
         <csr:addressHigh>0x1850</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1854</csr:addressLow>
         <csr:addressHigh>0x1854</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1858</csr:addressLow>
         <csr:addressHigh>0x1858</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x185C</csr:addressLow>
         <csr:addressHigh>0x185C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1860</csr:addressLow>
         <csr:addressHigh>0x1860</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1864</csr:addressLow>
         <csr:addressHigh>0x1864</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1868</csr:addressLow>
         <csr:addressHigh>0x1868</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x186C</csr:addressLow>
         <csr:addressHigh>0x186C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1870</csr:addressLow>
         <csr:addressHigh>0x1870</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1874</csr:addressLow>
         <csr:addressHigh>0x1874</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1878</csr:addressLow>
         <csr:addressHigh>0x1878</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x187C</csr:addressLow>
         <csr:addressHigh>0x187C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_0_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1880</csr:addressLow>
         <csr:addressHigh>0x1880</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1884</csr:addressLow>
         <csr:addressHigh>0x1884</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1888</csr:addressLow>
         <csr:addressHigh>0x1888</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x188C</csr:addressLow>
         <csr:addressHigh>0x188C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1890</csr:addressLow>
         <csr:addressHigh>0x1890</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1894</csr:addressLow>
         <csr:addressHigh>0x1894</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1898</csr:addressLow>
         <csr:addressHigh>0x1898</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x189C</csr:addressLow>
         <csr:addressHigh>0x189C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18A0</csr:addressLow>
         <csr:addressHigh>0x18A0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18A4</csr:addressLow>
         <csr:addressHigh>0x18A4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18A8</csr:addressLow>
         <csr:addressHigh>0x18A8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18AC</csr:addressLow>
         <csr:addressHigh>0x18AC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18B0</csr:addressLow>
         <csr:addressHigh>0x18B0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18B4</csr:addressLow>
         <csr:addressHigh>0x18B4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18B8</csr:addressLow>
         <csr:addressHigh>0x18B8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18BC</csr:addressLow>
         <csr:addressHigh>0x18BC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18C0</csr:addressLow>
         <csr:addressHigh>0x18C0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18C4</csr:addressLow>
         <csr:addressHigh>0x18C4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18C8</csr:addressLow>
         <csr:addressHigh>0x18C8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18CC</csr:addressLow>
         <csr:addressHigh>0x18CC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18D0</csr:addressLow>
         <csr:addressHigh>0x18D0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18D4</csr:addressLow>
         <csr:addressHigh>0x18D4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18D8</csr:addressLow>
         <csr:addressHigh>0x18D8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18DC</csr:addressLow>
         <csr:addressHigh>0x18DC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18E0</csr:addressLow>
         <csr:addressHigh>0x18E0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18E4</csr:addressLow>
         <csr:addressHigh>0x18E4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18E8</csr:addressLow>
         <csr:addressHigh>0x18E8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18EC</csr:addressLow>
         <csr:addressHigh>0x18EC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18F0</csr:addressLow>
         <csr:addressHigh>0x18F0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18F4</csr:addressLow>
         <csr:addressHigh>0x18F4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18F8</csr:addressLow>
         <csr:addressHigh>0x18F8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x18FC</csr:addressLow>
         <csr:addressHigh>0x18FC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_1_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1900</csr:addressLow>
         <csr:addressHigh>0x1900</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1904</csr:addressLow>
         <csr:addressHigh>0x1904</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1908</csr:addressLow>
         <csr:addressHigh>0x1908</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x190C</csr:addressLow>
         <csr:addressHigh>0x190C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1910</csr:addressLow>
         <csr:addressHigh>0x1910</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1914</csr:addressLow>
         <csr:addressHigh>0x1914</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1918</csr:addressLow>
         <csr:addressHigh>0x1918</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x191C</csr:addressLow>
         <csr:addressHigh>0x191C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1920</csr:addressLow>
         <csr:addressHigh>0x1920</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1924</csr:addressLow>
         <csr:addressHigh>0x1924</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1928</csr:addressLow>
         <csr:addressHigh>0x1928</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x192C</csr:addressLow>
         <csr:addressHigh>0x192C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1930</csr:addressLow>
         <csr:addressHigh>0x1930</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1934</csr:addressLow>
         <csr:addressHigh>0x1934</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1938</csr:addressLow>
         <csr:addressHigh>0x1938</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x193C</csr:addressLow>
         <csr:addressHigh>0x193C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1940</csr:addressLow>
         <csr:addressHigh>0x1940</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1944</csr:addressLow>
         <csr:addressHigh>0x1944</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1948</csr:addressLow>
         <csr:addressHigh>0x1948</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x194C</csr:addressLow>
         <csr:addressHigh>0x194C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1950</csr:addressLow>
         <csr:addressHigh>0x1950</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1954</csr:addressLow>
         <csr:addressHigh>0x1954</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1958</csr:addressLow>
         <csr:addressHigh>0x1958</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x195C</csr:addressLow>
         <csr:addressHigh>0x195C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1960</csr:addressLow>
         <csr:addressHigh>0x1960</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1964</csr:addressLow>
         <csr:addressHigh>0x1964</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1968</csr:addressLow>
         <csr:addressHigh>0x1968</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x196C</csr:addressLow>
         <csr:addressHigh>0x196C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1970</csr:addressLow>
         <csr:addressHigh>0x1970</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1974</csr:addressLow>
         <csr:addressHigh>0x1974</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1978</csr:addressLow>
         <csr:addressHigh>0x1978</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x197C</csr:addressLow>
         <csr:addressHigh>0x197C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_2_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1980</csr:addressLow>
         <csr:addressHigh>0x1980</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1984</csr:addressLow>
         <csr:addressHigh>0x1984</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1988</csr:addressLow>
         <csr:addressHigh>0x1988</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x198C</csr:addressLow>
         <csr:addressHigh>0x198C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1990</csr:addressLow>
         <csr:addressHigh>0x1990</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1994</csr:addressLow>
         <csr:addressHigh>0x1994</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1998</csr:addressLow>
         <csr:addressHigh>0x1998</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x199C</csr:addressLow>
         <csr:addressHigh>0x199C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19A0</csr:addressLow>
         <csr:addressHigh>0x19A0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19A4</csr:addressLow>
         <csr:addressHigh>0x19A4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19A8</csr:addressLow>
         <csr:addressHigh>0x19A8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19AC</csr:addressLow>
         <csr:addressHigh>0x19AC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19B0</csr:addressLow>
         <csr:addressHigh>0x19B0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19B4</csr:addressLow>
         <csr:addressHigh>0x19B4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19B8</csr:addressLow>
         <csr:addressHigh>0x19B8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19BC</csr:addressLow>
         <csr:addressHigh>0x19BC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19C0</csr:addressLow>
         <csr:addressHigh>0x19C0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19C4</csr:addressLow>
         <csr:addressHigh>0x19C4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19C8</csr:addressLow>
         <csr:addressHigh>0x19C8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19CC</csr:addressLow>
         <csr:addressHigh>0x19CC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19D0</csr:addressLow>
         <csr:addressHigh>0x19D0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19D4</csr:addressLow>
         <csr:addressHigh>0x19D4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19D8</csr:addressLow>
         <csr:addressHigh>0x19D8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19DC</csr:addressLow>
         <csr:addressHigh>0x19DC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19E0</csr:addressLow>
         <csr:addressHigh>0x19E0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19E4</csr:addressLow>
         <csr:addressHigh>0x19E4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19E8</csr:addressLow>
         <csr:addressHigh>0x19E8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19EC</csr:addressLow>
         <csr:addressHigh>0x19EC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19F0</csr:addressLow>
         <csr:addressHigh>0x19F0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19F4</csr:addressLow>
         <csr:addressHigh>0x19F4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19F8</csr:addressLow>
         <csr:addressHigh>0x19F8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x19FC</csr:addressLow>
         <csr:addressHigh>0x19FC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_3_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A00</csr:addressLow>
         <csr:addressHigh>0x1A00</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A04</csr:addressLow>
         <csr:addressHigh>0x1A04</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A08</csr:addressLow>
         <csr:addressHigh>0x1A08</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A0C</csr:addressLow>
         <csr:addressHigh>0x1A0C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A10</csr:addressLow>
         <csr:addressHigh>0x1A10</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A14</csr:addressLow>
         <csr:addressHigh>0x1A14</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A18</csr:addressLow>
         <csr:addressHigh>0x1A18</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A1C</csr:addressLow>
         <csr:addressHigh>0x1A1C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A20</csr:addressLow>
         <csr:addressHigh>0x1A20</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A24</csr:addressLow>
         <csr:addressHigh>0x1A24</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A28</csr:addressLow>
         <csr:addressHigh>0x1A28</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A2C</csr:addressLow>
         <csr:addressHigh>0x1A2C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A30</csr:addressLow>
         <csr:addressHigh>0x1A30</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A34</csr:addressLow>
         <csr:addressHigh>0x1A34</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A38</csr:addressLow>
         <csr:addressHigh>0x1A38</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A3C</csr:addressLow>
         <csr:addressHigh>0x1A3C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A40</csr:addressLow>
         <csr:addressHigh>0x1A40</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A44</csr:addressLow>
         <csr:addressHigh>0x1A44</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A48</csr:addressLow>
         <csr:addressHigh>0x1A48</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A4C</csr:addressLow>
         <csr:addressHigh>0x1A4C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A50</csr:addressLow>
         <csr:addressHigh>0x1A50</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A54</csr:addressLow>
         <csr:addressHigh>0x1A54</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A58</csr:addressLow>
         <csr:addressHigh>0x1A58</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A5C</csr:addressLow>
         <csr:addressHigh>0x1A5C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A60</csr:addressLow>
         <csr:addressHigh>0x1A60</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A64</csr:addressLow>
         <csr:addressHigh>0x1A64</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A68</csr:addressLow>
         <csr:addressHigh>0x1A68</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A6C</csr:addressLow>
         <csr:addressHigh>0x1A6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A70</csr:addressLow>
         <csr:addressHigh>0x1A70</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A74</csr:addressLow>
         <csr:addressHigh>0x1A74</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A78</csr:addressLow>
         <csr:addressHigh>0x1A78</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A7C</csr:addressLow>
         <csr:addressHigh>0x1A7C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_4_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A80</csr:addressLow>
         <csr:addressHigh>0x1A80</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A84</csr:addressLow>
         <csr:addressHigh>0x1A84</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A88</csr:addressLow>
         <csr:addressHigh>0x1A88</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A8C</csr:addressLow>
         <csr:addressHigh>0x1A8C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A90</csr:addressLow>
         <csr:addressHigh>0x1A90</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A94</csr:addressLow>
         <csr:addressHigh>0x1A94</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A98</csr:addressLow>
         <csr:addressHigh>0x1A98</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1A9C</csr:addressLow>
         <csr:addressHigh>0x1A9C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AA0</csr:addressLow>
         <csr:addressHigh>0x1AA0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AA4</csr:addressLow>
         <csr:addressHigh>0x1AA4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AA8</csr:addressLow>
         <csr:addressHigh>0x1AA8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AAC</csr:addressLow>
         <csr:addressHigh>0x1AAC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AB0</csr:addressLow>
         <csr:addressHigh>0x1AB0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AB4</csr:addressLow>
         <csr:addressHigh>0x1AB4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AB8</csr:addressLow>
         <csr:addressHigh>0x1AB8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1ABC</csr:addressLow>
         <csr:addressHigh>0x1ABC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AC0</csr:addressLow>
         <csr:addressHigh>0x1AC0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AC4</csr:addressLow>
         <csr:addressHigh>0x1AC4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AC8</csr:addressLow>
         <csr:addressHigh>0x1AC8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1ACC</csr:addressLow>
         <csr:addressHigh>0x1ACC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AD0</csr:addressLow>
         <csr:addressHigh>0x1AD0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AD4</csr:addressLow>
         <csr:addressHigh>0x1AD4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AD8</csr:addressLow>
         <csr:addressHigh>0x1AD8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1ADC</csr:addressLow>
         <csr:addressHigh>0x1ADC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AE0</csr:addressLow>
         <csr:addressHigh>0x1AE0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AE4</csr:addressLow>
         <csr:addressHigh>0x1AE4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AE8</csr:addressLow>
         <csr:addressHigh>0x1AE8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AEC</csr:addressLow>
         <csr:addressHigh>0x1AEC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AF0</csr:addressLow>
         <csr:addressHigh>0x1AF0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AF4</csr:addressLow>
         <csr:addressHigh>0x1AF4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AF8</csr:addressLow>
         <csr:addressHigh>0x1AF8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1AFC</csr:addressLow>
         <csr:addressHigh>0x1AFC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_5_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B00</csr:addressLow>
         <csr:addressHigh>0x1B00</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B04</csr:addressLow>
         <csr:addressHigh>0x1B04</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B08</csr:addressLow>
         <csr:addressHigh>0x1B08</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B0C</csr:addressLow>
         <csr:addressHigh>0x1B0C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B10</csr:addressLow>
         <csr:addressHigh>0x1B10</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B14</csr:addressLow>
         <csr:addressHigh>0x1B14</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B18</csr:addressLow>
         <csr:addressHigh>0x1B18</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B1C</csr:addressLow>
         <csr:addressHigh>0x1B1C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B20</csr:addressLow>
         <csr:addressHigh>0x1B20</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B24</csr:addressLow>
         <csr:addressHigh>0x1B24</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B28</csr:addressLow>
         <csr:addressHigh>0x1B28</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B2C</csr:addressLow>
         <csr:addressHigh>0x1B2C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B30</csr:addressLow>
         <csr:addressHigh>0x1B30</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B34</csr:addressLow>
         <csr:addressHigh>0x1B34</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B38</csr:addressLow>
         <csr:addressHigh>0x1B38</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B3C</csr:addressLow>
         <csr:addressHigh>0x1B3C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B40</csr:addressLow>
         <csr:addressHigh>0x1B40</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B44</csr:addressLow>
         <csr:addressHigh>0x1B44</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B48</csr:addressLow>
         <csr:addressHigh>0x1B48</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B4C</csr:addressLow>
         <csr:addressHigh>0x1B4C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B50</csr:addressLow>
         <csr:addressHigh>0x1B50</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B54</csr:addressLow>
         <csr:addressHigh>0x1B54</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B58</csr:addressLow>
         <csr:addressHigh>0x1B58</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B5C</csr:addressLow>
         <csr:addressHigh>0x1B5C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B60</csr:addressLow>
         <csr:addressHigh>0x1B60</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B64</csr:addressLow>
         <csr:addressHigh>0x1B64</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B68</csr:addressLow>
         <csr:addressHigh>0x1B68</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B6C</csr:addressLow>
         <csr:addressHigh>0x1B6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B70</csr:addressLow>
         <csr:addressHigh>0x1B70</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B74</csr:addressLow>
         <csr:addressHigh>0x1B74</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B78</csr:addressLow>
         <csr:addressHigh>0x1B78</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B7C</csr:addressLow>
         <csr:addressHigh>0x1B7C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_6_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B80</csr:addressLow>
         <csr:addressHigh>0x1B80</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B84</csr:addressLow>
         <csr:addressHigh>0x1B84</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B88</csr:addressLow>
         <csr:addressHigh>0x1B88</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B8C</csr:addressLow>
         <csr:addressHigh>0x1B8C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B90</csr:addressLow>
         <csr:addressHigh>0x1B90</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B94</csr:addressLow>
         <csr:addressHigh>0x1B94</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B98</csr:addressLow>
         <csr:addressHigh>0x1B98</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1B9C</csr:addressLow>
         <csr:addressHigh>0x1B9C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BA0</csr:addressLow>
         <csr:addressHigh>0x1BA0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BA4</csr:addressLow>
         <csr:addressHigh>0x1BA4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BA8</csr:addressLow>
         <csr:addressHigh>0x1BA8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BAC</csr:addressLow>
         <csr:addressHigh>0x1BAC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BB0</csr:addressLow>
         <csr:addressHigh>0x1BB0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BB4</csr:addressLow>
         <csr:addressHigh>0x1BB4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BB8</csr:addressLow>
         <csr:addressHigh>0x1BB8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BBC</csr:addressLow>
         <csr:addressHigh>0x1BBC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BC0</csr:addressLow>
         <csr:addressHigh>0x1BC0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BC4</csr:addressLow>
         <csr:addressHigh>0x1BC4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BC8</csr:addressLow>
         <csr:addressHigh>0x1BC8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BCC</csr:addressLow>
         <csr:addressHigh>0x1BCC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BD0</csr:addressLow>
         <csr:addressHigh>0x1BD0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BD4</csr:addressLow>
         <csr:addressHigh>0x1BD4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BD8</csr:addressLow>
         <csr:addressHigh>0x1BD8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BDC</csr:addressLow>
         <csr:addressHigh>0x1BDC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BE0</csr:addressLow>
         <csr:addressHigh>0x1BE0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BE4</csr:addressLow>
         <csr:addressHigh>0x1BE4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BE8</csr:addressLow>
         <csr:addressHigh>0x1BE8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BEC</csr:addressLow>
         <csr:addressHigh>0x1BEC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BF0</csr:addressLow>
         <csr:addressHigh>0x1BF0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BF4</csr:addressLow>
         <csr:addressHigh>0x1BF4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BF8</csr:addressLow>
         <csr:addressHigh>0x1BF8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1BFC</csr:addressLow>
         <csr:addressHigh>0x1BFC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_7_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C00</csr:addressLow>
         <csr:addressHigh>0x1C00</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C04</csr:addressLow>
         <csr:addressHigh>0x1C04</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C08</csr:addressLow>
         <csr:addressHigh>0x1C08</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C0C</csr:addressLow>
         <csr:addressHigh>0x1C0C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C10</csr:addressLow>
         <csr:addressHigh>0x1C10</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C14</csr:addressLow>
         <csr:addressHigh>0x1C14</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C18</csr:addressLow>
         <csr:addressHigh>0x1C18</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C1C</csr:addressLow>
         <csr:addressHigh>0x1C1C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C20</csr:addressLow>
         <csr:addressHigh>0x1C20</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C24</csr:addressLow>
         <csr:addressHigh>0x1C24</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C28</csr:addressLow>
         <csr:addressHigh>0x1C28</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C2C</csr:addressLow>
         <csr:addressHigh>0x1C2C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C30</csr:addressLow>
         <csr:addressHigh>0x1C30</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C34</csr:addressLow>
         <csr:addressHigh>0x1C34</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C38</csr:addressLow>
         <csr:addressHigh>0x1C38</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C3C</csr:addressLow>
         <csr:addressHigh>0x1C3C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C40</csr:addressLow>
         <csr:addressHigh>0x1C40</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C44</csr:addressLow>
         <csr:addressHigh>0x1C44</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C48</csr:addressLow>
         <csr:addressHigh>0x1C48</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C4C</csr:addressLow>
         <csr:addressHigh>0x1C4C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C50</csr:addressLow>
         <csr:addressHigh>0x1C50</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C54</csr:addressLow>
         <csr:addressHigh>0x1C54</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C58</csr:addressLow>
         <csr:addressHigh>0x1C58</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C5C</csr:addressLow>
         <csr:addressHigh>0x1C5C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C60</csr:addressLow>
         <csr:addressHigh>0x1C60</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C64</csr:addressLow>
         <csr:addressHigh>0x1C64</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C68</csr:addressLow>
         <csr:addressHigh>0x1C68</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C6C</csr:addressLow>
         <csr:addressHigh>0x1C6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C70</csr:addressLow>
         <csr:addressHigh>0x1C70</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C74</csr:addressLow>
         <csr:addressHigh>0x1C74</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C78</csr:addressLow>
         <csr:addressHigh>0x1C78</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C7C</csr:addressLow>
         <csr:addressHigh>0x1C7C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_8_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C80</csr:addressLow>
         <csr:addressHigh>0x1C80</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C84</csr:addressLow>
         <csr:addressHigh>0x1C84</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C88</csr:addressLow>
         <csr:addressHigh>0x1C88</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C8C</csr:addressLow>
         <csr:addressHigh>0x1C8C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C90</csr:addressLow>
         <csr:addressHigh>0x1C90</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C94</csr:addressLow>
         <csr:addressHigh>0x1C94</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C98</csr:addressLow>
         <csr:addressHigh>0x1C98</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1C9C</csr:addressLow>
         <csr:addressHigh>0x1C9C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CA0</csr:addressLow>
         <csr:addressHigh>0x1CA0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CA4</csr:addressLow>
         <csr:addressHigh>0x1CA4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CA8</csr:addressLow>
         <csr:addressHigh>0x1CA8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CAC</csr:addressLow>
         <csr:addressHigh>0x1CAC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CB0</csr:addressLow>
         <csr:addressHigh>0x1CB0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CB4</csr:addressLow>
         <csr:addressHigh>0x1CB4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CB8</csr:addressLow>
         <csr:addressHigh>0x1CB8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CBC</csr:addressLow>
         <csr:addressHigh>0x1CBC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CC0</csr:addressLow>
         <csr:addressHigh>0x1CC0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CC4</csr:addressLow>
         <csr:addressHigh>0x1CC4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CC8</csr:addressLow>
         <csr:addressHigh>0x1CC8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CCC</csr:addressLow>
         <csr:addressHigh>0x1CCC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CD0</csr:addressLow>
         <csr:addressHigh>0x1CD0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CD4</csr:addressLow>
         <csr:addressHigh>0x1CD4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CD8</csr:addressLow>
         <csr:addressHigh>0x1CD8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CDC</csr:addressLow>
         <csr:addressHigh>0x1CDC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CE0</csr:addressLow>
         <csr:addressHigh>0x1CE0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CE4</csr:addressLow>
         <csr:addressHigh>0x1CE4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CE8</csr:addressLow>
         <csr:addressHigh>0x1CE8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CEC</csr:addressLow>
         <csr:addressHigh>0x1CEC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CF0</csr:addressLow>
         <csr:addressHigh>0x1CF0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CF4</csr:addressLow>
         <csr:addressHigh>0x1CF4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CF8</csr:addressLow>
         <csr:addressHigh>0x1CF8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1CFC</csr:addressLow>
         <csr:addressHigh>0x1CFC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_9_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D00</csr:addressLow>
         <csr:addressHigh>0x1D00</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D04</csr:addressLow>
         <csr:addressHigh>0x1D04</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D08</csr:addressLow>
         <csr:addressHigh>0x1D08</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D0C</csr:addressLow>
         <csr:addressHigh>0x1D0C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D10</csr:addressLow>
         <csr:addressHigh>0x1D10</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D14</csr:addressLow>
         <csr:addressHigh>0x1D14</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D18</csr:addressLow>
         <csr:addressHigh>0x1D18</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D1C</csr:addressLow>
         <csr:addressHigh>0x1D1C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D20</csr:addressLow>
         <csr:addressHigh>0x1D20</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D24</csr:addressLow>
         <csr:addressHigh>0x1D24</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D28</csr:addressLow>
         <csr:addressHigh>0x1D28</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D2C</csr:addressLow>
         <csr:addressHigh>0x1D2C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D30</csr:addressLow>
         <csr:addressHigh>0x1D30</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D34</csr:addressLow>
         <csr:addressHigh>0x1D34</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D38</csr:addressLow>
         <csr:addressHigh>0x1D38</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D3C</csr:addressLow>
         <csr:addressHigh>0x1D3C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D40</csr:addressLow>
         <csr:addressHigh>0x1D40</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D44</csr:addressLow>
         <csr:addressHigh>0x1D44</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D48</csr:addressLow>
         <csr:addressHigh>0x1D48</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D4C</csr:addressLow>
         <csr:addressHigh>0x1D4C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D50</csr:addressLow>
         <csr:addressHigh>0x1D50</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D54</csr:addressLow>
         <csr:addressHigh>0x1D54</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D58</csr:addressLow>
         <csr:addressHigh>0x1D58</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D5C</csr:addressLow>
         <csr:addressHigh>0x1D5C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D60</csr:addressLow>
         <csr:addressHigh>0x1D60</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D64</csr:addressLow>
         <csr:addressHigh>0x1D64</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D68</csr:addressLow>
         <csr:addressHigh>0x1D68</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D6C</csr:addressLow>
         <csr:addressHigh>0x1D6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D70</csr:addressLow>
         <csr:addressHigh>0x1D70</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D74</csr:addressLow>
         <csr:addressHigh>0x1D74</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D78</csr:addressLow>
         <csr:addressHigh>0x1D78</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D7C</csr:addressLow>
         <csr:addressHigh>0x1D7C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_10_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D80</csr:addressLow>
         <csr:addressHigh>0x1D80</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D84</csr:addressLow>
         <csr:addressHigh>0x1D84</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D88</csr:addressLow>
         <csr:addressHigh>0x1D88</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D8C</csr:addressLow>
         <csr:addressHigh>0x1D8C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D90</csr:addressLow>
         <csr:addressHigh>0x1D90</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D94</csr:addressLow>
         <csr:addressHigh>0x1D94</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D98</csr:addressLow>
         <csr:addressHigh>0x1D98</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1D9C</csr:addressLow>
         <csr:addressHigh>0x1D9C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DA0</csr:addressLow>
         <csr:addressHigh>0x1DA0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DA4</csr:addressLow>
         <csr:addressHigh>0x1DA4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DA8</csr:addressLow>
         <csr:addressHigh>0x1DA8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DAC</csr:addressLow>
         <csr:addressHigh>0x1DAC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DB0</csr:addressLow>
         <csr:addressHigh>0x1DB0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DB4</csr:addressLow>
         <csr:addressHigh>0x1DB4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DB8</csr:addressLow>
         <csr:addressHigh>0x1DB8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DBC</csr:addressLow>
         <csr:addressHigh>0x1DBC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DC0</csr:addressLow>
         <csr:addressHigh>0x1DC0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DC4</csr:addressLow>
         <csr:addressHigh>0x1DC4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DC8</csr:addressLow>
         <csr:addressHigh>0x1DC8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DCC</csr:addressLow>
         <csr:addressHigh>0x1DCC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DD0</csr:addressLow>
         <csr:addressHigh>0x1DD0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DD4</csr:addressLow>
         <csr:addressHigh>0x1DD4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DD8</csr:addressLow>
         <csr:addressHigh>0x1DD8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DDC</csr:addressLow>
         <csr:addressHigh>0x1DDC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DE0</csr:addressLow>
         <csr:addressHigh>0x1DE0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DE4</csr:addressLow>
         <csr:addressHigh>0x1DE4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DE8</csr:addressLow>
         <csr:addressHigh>0x1DE8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DEC</csr:addressLow>
         <csr:addressHigh>0x1DEC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DF0</csr:addressLow>
         <csr:addressHigh>0x1DF0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DF4</csr:addressLow>
         <csr:addressHigh>0x1DF4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DF8</csr:addressLow>
         <csr:addressHigh>0x1DF8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1DFC</csr:addressLow>
         <csr:addressHigh>0x1DFC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_11_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E00</csr:addressLow>
         <csr:addressHigh>0x1E00</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E04</csr:addressLow>
         <csr:addressHigh>0x1E04</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E08</csr:addressLow>
         <csr:addressHigh>0x1E08</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E0C</csr:addressLow>
         <csr:addressHigh>0x1E0C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E10</csr:addressLow>
         <csr:addressHigh>0x1E10</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E14</csr:addressLow>
         <csr:addressHigh>0x1E14</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E18</csr:addressLow>
         <csr:addressHigh>0x1E18</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E1C</csr:addressLow>
         <csr:addressHigh>0x1E1C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E20</csr:addressLow>
         <csr:addressHigh>0x1E20</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E24</csr:addressLow>
         <csr:addressHigh>0x1E24</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E28</csr:addressLow>
         <csr:addressHigh>0x1E28</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E2C</csr:addressLow>
         <csr:addressHigh>0x1E2C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E30</csr:addressLow>
         <csr:addressHigh>0x1E30</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E34</csr:addressLow>
         <csr:addressHigh>0x1E34</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E38</csr:addressLow>
         <csr:addressHigh>0x1E38</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E3C</csr:addressLow>
         <csr:addressHigh>0x1E3C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E40</csr:addressLow>
         <csr:addressHigh>0x1E40</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E44</csr:addressLow>
         <csr:addressHigh>0x1E44</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E48</csr:addressLow>
         <csr:addressHigh>0x1E48</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E4C</csr:addressLow>
         <csr:addressHigh>0x1E4C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E50</csr:addressLow>
         <csr:addressHigh>0x1E50</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E54</csr:addressLow>
         <csr:addressHigh>0x1E54</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E58</csr:addressLow>
         <csr:addressHigh>0x1E58</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E5C</csr:addressLow>
         <csr:addressHigh>0x1E5C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E60</csr:addressLow>
         <csr:addressHigh>0x1E60</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E64</csr:addressLow>
         <csr:addressHigh>0x1E64</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E68</csr:addressLow>
         <csr:addressHigh>0x1E68</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E6C</csr:addressLow>
         <csr:addressHigh>0x1E6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E70</csr:addressLow>
         <csr:addressHigh>0x1E70</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E74</csr:addressLow>
         <csr:addressHigh>0x1E74</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E78</csr:addressLow>
         <csr:addressHigh>0x1E78</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E7C</csr:addressLow>
         <csr:addressHigh>0x1E7C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_12_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E80</csr:addressLow>
         <csr:addressHigh>0x1E80</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E84</csr:addressLow>
         <csr:addressHigh>0x1E84</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E88</csr:addressLow>
         <csr:addressHigh>0x1E88</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E8C</csr:addressLow>
         <csr:addressHigh>0x1E8C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E90</csr:addressLow>
         <csr:addressHigh>0x1E90</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E94</csr:addressLow>
         <csr:addressHigh>0x1E94</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E98</csr:addressLow>
         <csr:addressHigh>0x1E98</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1E9C</csr:addressLow>
         <csr:addressHigh>0x1E9C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EA0</csr:addressLow>
         <csr:addressHigh>0x1EA0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EA4</csr:addressLow>
         <csr:addressHigh>0x1EA4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EA8</csr:addressLow>
         <csr:addressHigh>0x1EA8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EAC</csr:addressLow>
         <csr:addressHigh>0x1EAC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EB0</csr:addressLow>
         <csr:addressHigh>0x1EB0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EB4</csr:addressLow>
         <csr:addressHigh>0x1EB4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EB8</csr:addressLow>
         <csr:addressHigh>0x1EB8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EBC</csr:addressLow>
         <csr:addressHigh>0x1EBC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EC0</csr:addressLow>
         <csr:addressHigh>0x1EC0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EC4</csr:addressLow>
         <csr:addressHigh>0x1EC4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EC8</csr:addressLow>
         <csr:addressHigh>0x1EC8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1ECC</csr:addressLow>
         <csr:addressHigh>0x1ECC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1ED0</csr:addressLow>
         <csr:addressHigh>0x1ED0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1ED4</csr:addressLow>
         <csr:addressHigh>0x1ED4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1ED8</csr:addressLow>
         <csr:addressHigh>0x1ED8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EDC</csr:addressLow>
         <csr:addressHigh>0x1EDC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EE0</csr:addressLow>
         <csr:addressHigh>0x1EE0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EE4</csr:addressLow>
         <csr:addressHigh>0x1EE4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EE8</csr:addressLow>
         <csr:addressHigh>0x1EE8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EEC</csr:addressLow>
         <csr:addressHigh>0x1EEC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EF0</csr:addressLow>
         <csr:addressHigh>0x1EF0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EF4</csr:addressLow>
         <csr:addressHigh>0x1EF4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EF8</csr:addressLow>
         <csr:addressHigh>0x1EF8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1EFC</csr:addressLow>
         <csr:addressHigh>0x1EFC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_13_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F00</csr:addressLow>
         <csr:addressHigh>0x1F00</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F04</csr:addressLow>
         <csr:addressHigh>0x1F04</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F08</csr:addressLow>
         <csr:addressHigh>0x1F08</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F0C</csr:addressLow>
         <csr:addressHigh>0x1F0C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F10</csr:addressLow>
         <csr:addressHigh>0x1F10</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F14</csr:addressLow>
         <csr:addressHigh>0x1F14</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F18</csr:addressLow>
         <csr:addressHigh>0x1F18</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F1C</csr:addressLow>
         <csr:addressHigh>0x1F1C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F20</csr:addressLow>
         <csr:addressHigh>0x1F20</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F24</csr:addressLow>
         <csr:addressHigh>0x1F24</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F28</csr:addressLow>
         <csr:addressHigh>0x1F28</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F2C</csr:addressLow>
         <csr:addressHigh>0x1F2C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F30</csr:addressLow>
         <csr:addressHigh>0x1F30</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F34</csr:addressLow>
         <csr:addressHigh>0x1F34</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F38</csr:addressLow>
         <csr:addressHigh>0x1F38</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F3C</csr:addressLow>
         <csr:addressHigh>0x1F3C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F40</csr:addressLow>
         <csr:addressHigh>0x1F40</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F44</csr:addressLow>
         <csr:addressHigh>0x1F44</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F48</csr:addressLow>
         <csr:addressHigh>0x1F48</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F4C</csr:addressLow>
         <csr:addressHigh>0x1F4C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F50</csr:addressLow>
         <csr:addressHigh>0x1F50</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F54</csr:addressLow>
         <csr:addressHigh>0x1F54</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F58</csr:addressLow>
         <csr:addressHigh>0x1F58</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F5C</csr:addressLow>
         <csr:addressHigh>0x1F5C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F60</csr:addressLow>
         <csr:addressHigh>0x1F60</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F64</csr:addressLow>
         <csr:addressHigh>0x1F64</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F68</csr:addressLow>
         <csr:addressHigh>0x1F68</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F6C</csr:addressLow>
         <csr:addressHigh>0x1F6C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F70</csr:addressLow>
         <csr:addressHigh>0x1F70</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F74</csr:addressLow>
         <csr:addressHigh>0x1F74</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F78</csr:addressLow>
         <csr:addressHigh>0x1F78</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F7C</csr:addressLow>
         <csr:addressHigh>0x1F7C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_14_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_31</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F80</csr:addressLow>
         <csr:addressHigh>0x1F80</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_0</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_0</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F84</csr:addressLow>
         <csr:addressHigh>0x1F84</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_1</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_1</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F88</csr:addressLow>
         <csr:addressHigh>0x1F88</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_2</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_2</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F8C</csr:addressLow>
         <csr:addressHigh>0x1F8C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_3</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_3</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F90</csr:addressLow>
         <csr:addressHigh>0x1F90</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_4</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_4</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F94</csr:addressLow>
         <csr:addressHigh>0x1F94</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_5</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_5</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F98</csr:addressLow>
         <csr:addressHigh>0x1F98</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_6</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_6</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1F9C</csr:addressLow>
         <csr:addressHigh>0x1F9C</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_7</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_7</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FA0</csr:addressLow>
         <csr:addressHigh>0x1FA0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_8</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_8</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FA4</csr:addressLow>
         <csr:addressHigh>0x1FA4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_9</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_9</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FA8</csr:addressLow>
         <csr:addressHigh>0x1FA8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_10</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_10</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FAC</csr:addressLow>
         <csr:addressHigh>0x1FAC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_11</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_11</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FB0</csr:addressLow>
         <csr:addressHigh>0x1FB0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_12</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_12</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FB4</csr:addressLow>
         <csr:addressHigh>0x1FB4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_13</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_13</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FB8</csr:addressLow>
         <csr:addressHigh>0x1FB8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_14</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_14</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FBC</csr:addressLow>
         <csr:addressHigh>0x1FBC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_15</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_15</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FC0</csr:addressLow>
         <csr:addressHigh>0x1FC0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_16</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_16</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FC4</csr:addressLow>
         <csr:addressHigh>0x1FC4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_17</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_17</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FC8</csr:addressLow>
         <csr:addressHigh>0x1FC8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_18</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_18</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FCC</csr:addressLow>
         <csr:addressHigh>0x1FCC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_19</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_19</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FD0</csr:addressLow>
         <csr:addressHigh>0x1FD0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_20</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_20</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FD4</csr:addressLow>
         <csr:addressHigh>0x1FD4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_21</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_21</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FD8</csr:addressLow>
         <csr:addressHigh>0x1FD8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_22</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_22</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FDC</csr:addressLow>
         <csr:addressHigh>0x1FDC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_23</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_23</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FE0</csr:addressLow>
         <csr:addressHigh>0x1FE0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_24</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_24</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FE4</csr:addressLow>
         <csr:addressHigh>0x1FE4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_25</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_25</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FE8</csr:addressLow>
         <csr:addressHigh>0x1FE8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_26</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_26</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FEC</csr:addressLow>
         <csr:addressHigh>0x1FEC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_27</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_27</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FF0</csr:addressLow>
         <csr:addressHigh>0x1FF0</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_28</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_28</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FF4</csr:addressLow>
         <csr:addressHigh>0x1FF4</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_29</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_29</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FF8</csr:addressLow>
         <csr:addressHigh>0x1FF8</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_30</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_30</csr:referenceName>
        </csr:addressMapEntry>
        <csr:addressMapEntry>
         <csr:addressLow>0x1FFC</csr:addressLow>
         <csr:addressHigh>0x1FFC</csr:addressHigh>
         <csr:instanceName>emmc.crypto_vendor2.CRYPTOCFG_15_31</csr:instanceName>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_31</csr:referenceName>
        </csr:addressMapEntry>
       </csr:addressMap>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>emmc.crypto</csr:referenceName>
       <csr:identifier>crypto</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7397</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Emmc_crypto</csr:typeName>
        <csr:description>
         <csr:p>This register block defines the standard SD Host Controller register set</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.SDMASA_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.BLOCKSIZE_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.BLOCKCOUNT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.ARGUMENT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.XFER_MODE_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.CMD_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.RESP01_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.RESP23_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.RESP45_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.RESP67_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.BUF_DATA_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PSTATE_REG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.HOST_CTRL1_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PWR_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.BGAP_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.WUP_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.CLK_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.TOUT_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.SW_RST_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.NORMAL_INT_STAT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.ERROR_INT_STAT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.NORMAL_INT_STAT_EN_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.ERROR_INT_STAT_EN_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.NORMAL_INT_SIGNAL_EN_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.ERROR_INT_SIGNAL_EN_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.AUTO_CMD_STAT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.HOST_CTRL2_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.CAPABILITIES1_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.CAPABILITIES2_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.CURR_CAPABILITIES1_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.CURR_CAPABILITIES2_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.FORCE_AUTO_CMD_STAT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.FORCE_ERROR_INT_STAT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.ADMA_ERR_STAT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.ADMA_SA_LOW_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.ADMA_SA_HIGH_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_INIT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_DS_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_HS_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_SDR12_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_SDR25_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_SDR50_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_SDR104_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_DDR50_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.PRESET_UHS2_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.P_EMBEDDED_CNTRL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.P_VENDOR_SPECIFIC_AREA</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.P_VENDOR2_SPECIFIC_AREA</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.SLOT_INTR_STATUS_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto.HOST_CNTRL_VERS_R</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.SDMASA_R</csr:referenceName>
       <csr:identifier>SDMASA_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_SDMASA_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_SDMASA_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_SDMASA_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_SDMASA_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>80</csr:linenumber>
       <csr:title>SDMA System Address register</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_SDMASA_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to configure a 32-bit Block Count or an SDMA System Address based on the Host Version 4 Enable bit in the Host Control 2 register. This register is applicable for both SD and eMMC modes.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BLOCKCNT_SDMASA</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_SDMASA_R_BLOCKCNT_SDMASA_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_SDMASA_R_BLOCKCNT_SDMASA_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_SDMASA_R_BLOCKCNT_SDMASA_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_SDMASA_R_BLOCKCNT_SDMASA_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_SDMASA_R_BLOCKCNT_SDMASA_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_SDMASA_R_BLOCKCNT_SDMASA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_SDMASA_R_BLOCKCNT_SDMASA_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_SDMASA_R_BLOCKCNT_SDMASA_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>79</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>32-bit Block Count (SDMA System Address)</csr:p>
         <csr:p> - SDMA System Address (Host Version 4 Enable = 0): This register contains the system memory address for an SDMA transfer in the 32-bit addressing mode. When the Host Controller stops an SDMA</csr:p>
         <csr:p>   transfer, this register points to the system address of the next contiguous data position. It can be accessed only if no transaction is executing. Reading this register during data transfers may</csr:p>
         <csr:p>return an invalid value.</csr:p>
         <csr:p> - 32-bit Block Count (Host Version 4 Enable = 1): From the Host Controller Version 4.10 specification, this register is redefined as 32-bit Block Count. The Host Controller decrements the block count of this register for every block transfer and the data transfer stops when the count reaches zero. This register must be accessed when no transaction is executing. Reading this register during data transfers may return invalid value.</csr:p>
         <csr:p>Following are the values for BLOCKCNT_SDMASA:</csr:p>
         <csr:p> - 0xFFFF_FFFF - 4G - 1 Block</csr:p>
         <csr:p> - ......   </csr:p>
         <csr:p> - 0x0000_0002 - 2 Blocks</csr:p>
         <csr:p> - 0x0000_0001 - 1 Block</csr:p>
         <csr:p> - 0x0000_0000 - Stop Count</csr:p>
         <csr:p>Note: </csr:p>
         <csr:p> - For Host Version 4 Enable = 0, the Host driver does not program the system address in this register while operating in ADMA mode. The system address must be programmed in the ADMA System Address register.</csr:p>
         <csr:p> - For Host Version 4 Enable = 0, the Host driver programs a non-zero 32-bit block count value in this register when Auto CMD23 is enabled for non-DMA and ADMA modes. Auto CMD23 cannot be used with SDMA.</csr:p>
         <csr:p> - This register must be programmed with a non-zero value for data transfer if the 32-bit Block count register is used instead of the 16-bit Block count register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.BLOCKSIZE_R</csr:referenceName>
       <csr:identifier>BLOCKSIZE_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_BLOCKSIZE_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_BLOCKSIZE_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_BLOCKSIZE_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_BLOCKSIZE_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>173</csr:linenumber>
       <csr:title>Block Size register</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_BLOCKSIZE_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to configure an SDMA buffer boundary and the number of bytes in a data block. This register is applicable for both SD and eMMC modes. </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>XFER_BLOCK_SIZE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BLOCKSIZE_R_XFER_BLOCK_SIZE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BLOCKSIZE_R_XFER_BLOCK_SIZE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BLOCKSIZE_R_XFER_BLOCK_SIZE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BLOCKSIZE_R_XFER_BLOCK_SIZE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BLOCKSIZE_R_XFER_BLOCK_SIZE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BLOCKSIZE_R_XFER_BLOCK_SIZE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BLOCKSIZE_R_XFER_BLOCK_SIZE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BLOCKSIZE_R_XFER_BLOCK_SIZE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>114</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Transfer Block Size</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits specify the block size of data transfers. In case of memory, it is set to 512 bytes. It can be accessed only if no transaction is executing. Read operations during transfers may return</csr:p>
         <csr:p>an invalid value, and write operations are ignored.</csr:p>
         <csr:p>Following are the values for XFER_BLOCK_SIZE:</csr:p>
         <csr:p> - 0x1: 1 byte</csr:p>
         <csr:p> - 0x2: 2 bytes</csr:p>
         <csr:p> - 0x3: 3 bytes</csr:p>
         <csr:p> - ......  </csr:p>
         <csr:p> - 0x1FF: 511 byte</csr:p>
         <csr:p> - 0x200: 512 bytes</csr:p>
         <csr:p> - ......    </csr:p>
         <csr:p> - 0x800: 2048 bytes</csr:p>
         <csr:p>Note: This register must be programmed with a non-zero value for data transfer.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SDMA_BUF_BDARY</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BLOCKSIZE_R_SDMA_BUF_BDARY_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BLOCKSIZE_R_SDMA_BUF_BDARY_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BLOCKSIZE_R_SDMA_BUF_BDARY_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BLOCKSIZE_R_SDMA_BUF_BDARY_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BLOCKSIZE_R_SDMA_BUF_BDARY_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BLOCKSIZE_R_SDMA_BUF_BDARY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BLOCKSIZE_R_SDMA_BUF_BDARY_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BLOCKSIZE_R_SDMA_BUF_BDARY_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>163</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SDMA Buffer Boundary</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits specify the size of contiguous buffer in system memory. The SDMA transfer waits at every boundary specified by these fields and the Host Controller generates the DMA interrupt to request the Host Driver to update the SDMA System Address register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BYTES_128K</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>128K bytes SDMA Buffer Boundary</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES_16K</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>16K bytes SDMA Buffer Boundary</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES_256K</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>256K bytes SDMA Buffer Boundary</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES_32K</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>32K bytes SDMA Buffer Boundary</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES_4K</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>4K bytes SDMA Buffer Boundary</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES_512K</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>512K bytes SDMA Buffer Boundary</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES_64K</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>64K bytes SDMA Buffer Boundary</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>BYTES_8K</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>8K bytes SDMA Buffer Boundary</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_BLOCKSIZE15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BLOCKSIZE_R_RSVD_BLOCKSIZE15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BLOCKSIZE_R_RSVD_BLOCKSIZE15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BLOCKSIZE_R_RSVD_BLOCKSIZE15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BLOCKSIZE_R_RSVD_BLOCKSIZE15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BLOCKSIZE_R_RSVD_BLOCKSIZE15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BLOCKSIZE_R_RSVD_BLOCKSIZE15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BLOCKSIZE_R_RSVD_BLOCKSIZE15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BLOCKSIZE_R_RSVD_BLOCKSIZE15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>172</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the BLOCKSIZE_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.BLOCKCOUNT_R</csr:referenceName>
       <csr:identifier>BLOCKCOUNT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_BLOCKCOUNT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_BLOCKCOUNT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>205</csr:linenumber>
       <csr:title>16-bit Block Count register</csr:title>
       <csr:offset>0x6</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_BLOCKCOUNT_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to configure the number of data blocks. This register is applicable for both SD and eMMC modes.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BLOCK_CNT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BLOCK_CNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BLOCK_CNT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BLOCK_CNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BLOCK_CNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BLOCK_CNT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BLOCK_CNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BLOCK_CNT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BLOCKCOUNT_R_BLOCK_CNT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>204</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>16-bit Block Count</csr:p>
         <csr:p> - If the Host Version 4 Enable bit is set 0 or the 16-bit Block Count register is set to non-zero, the 16-bit Block Count register is selected.</csr:p>
         <csr:p> - If the Host Version 4 Enable bit is set 1 and the 16-bit Block Count register is set to zero, the 32-bit Block Count register is selected.</csr:p>
         <csr:p>Following are the values for BLOCK_CNT:</csr:p>
         <csr:p> - 0x0: Stop Count</csr:p>
         <csr:p> - 0x1: 1 Block</csr:p>
         <csr:p> - 0x2: 2 Blocks</csr:p>
         <csr:p> - ... - ...</csr:p>
         <csr:p> - 0xFFFF: 65535 Blocks</csr:p>
         <csr:p>Note: For Host Version 4 Enable = 0, this register must be set to 0000h before programming the 32-bit block count register when Auto CMD23 is enabled for non-DMA and ADMA modes.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.ARGUMENT_R</csr:referenceName>
       <csr:identifier>ARGUMENT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_ARGUMENT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_ARGUMENT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_ARGUMENT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_ARGUMENT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>222</csr:linenumber>
       <csr:title>Argument register</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_ARGUMENT_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to configure the SD/eMMC command argument.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ARGUMENT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ARGUMENT_R_ARGUMENT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ARGUMENT_R_ARGUMENT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ARGUMENT_R_ARGUMENT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ARGUMENT_R_ARGUMENT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ARGUMENT_R_ARGUMENT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ARGUMENT_R_ARGUMENT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ARGUMENT_R_ARGUMENT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ARGUMENT_R_ARGUMENT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>221</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Argument</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits specify the SD/eMMC command argument that is specified in bits 39-8 of the Command format.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.XFER_MODE_R</csr:referenceName>
       <csr:identifier>XFER_MODE_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_XFER_MODE_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_XFER_MODE_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_XFER_MODE_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_XFER_MODE_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>480</csr:linenumber>
       <csr:title>Transfer Mode register</csr:title>
       <csr:offset>0xC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_XFER_MODE_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to control the operation of data transfers for an SD/eMMC mode. The Host driver sets this register before issuing a command that transfers data.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DMA_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_DMA_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_DMA_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_DMA_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_DMA_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_DMA_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_DMA_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_DMA_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_DMA_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>253</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DMA Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables the DMA functionality. If this bit is set to 1, a DMA operation begins when the Host Driver writes to the Command register. You can select one of the DMA modes by using DMA Select in the Host Control 1 register.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No data transfer or Non-DMA data transfer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DMA Data transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BLOCK_COUNT_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_BLOCK_COUNT_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_BLOCK_COUNT_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_BLOCK_COUNT_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_BLOCK_COUNT_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_BLOCK_COUNT_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_BLOCK_COUNT_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_BLOCK_COUNT_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_BLOCK_COUNT_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>279</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Block Count Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to enable the Block Count register, which is relevant for multiple block transfers.</csr:p>
         <csr:p>If this bit is set to 0, the Block Count register is disabled, which is useful in executing an infinite transfer. The Host Driver must set this bit to 0 when ADMA is used.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_AUTO_CMD_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_AUTO_CMD_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_AUTO_CMD_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_AUTO_CMD_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_AUTO_CMD_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_AUTO_CMD_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_AUTO_CMD_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_AUTO_CMD_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>311</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Auto Command Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This field determines use of Auto Command functions.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: In SDIO, this field must be set as 00b (Auto Command Disabled).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>AUTO_CMD12_ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD12 Enable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>AUTO_CMD23_ENABLED</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Auto CMD23 Enable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>AUTO_CMD_AUTO_SEL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Auto CMD Auto Select</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>AUTO_CMD_DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Auto Command Disabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_XFER_DIR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_DATA_XFER_DIR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_DATA_XFER_DIR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_DATA_XFER_DIR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_DATA_XFER_DIR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_DATA_XFER_DIR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_DATA_XFER_DIR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_DATA_XFER_DIR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_DATA_XFER_DIR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>335</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Transfer Direction Select</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit defines the direction of DAT line data transfers. This bit is set to 1 by the Host Driver to transfer data</csr:p>
         <csr:p>from the SD/eMMC card to the Host Controller and it is set to 0 for all other commands.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>READ</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Read (Card to Host)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WRITE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Write (Host to Card)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MULTI_BLK_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_MULTI_BLK_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_MULTI_BLK_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_MULTI_BLK_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_MULTI_BLK_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_MULTI_BLK_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_MULTI_BLK_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_MULTI_BLK_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_MULTI_BLK_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>358</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Multi/Single Block Select</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when issuing multiple-block transfer commands using the DAT line. If this bit is set to 0, it is not necessary to set the Block Count register.</csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MULTI</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Multiple Block</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SINGLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Single Block</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESP_TYPE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_TYPE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_TYPE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>398</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Response Type R1/R5</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit selects either R1 or R5 as a response type when the Response Error Check is selected.</csr:p>
         <csr:p></csr:p>
         <csr:p>Error statuses checked in R1:</csr:p>
         <csr:p> - OUT_OF_RANGE</csr:p>
         <csr:p> - ADDRESS_ERROR</csr:p>
         <csr:p> - BLOCK_LEN_ERROR</csr:p>
         <csr:p> - WP_VIOLATION</csr:p>
         <csr:p> - CARD_IS_LOCKED</csr:p>
         <csr:p> - COM_CRC_ERROR</csr:p>
         <csr:p> - CARD_ECC_FAILED</csr:p>
         <csr:p> - CC_ERROR</csr:p>
         <csr:p> - ERROR</csr:p>
         <csr:p></csr:p>
         <csr:p>Response Flags checked in R5:</csr:p>
         <csr:p> - COM_CRC_ERROR</csr:p>
         <csr:p> - ERROR</csr:p>
         <csr:p> - FUNCTION_NUMBER</csr:p>
         <csr:p> - OUT_OF_RANGE</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RESP_R1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>R1 (Memory)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESP_R5</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>R5 (SDIO)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESP_ERR_CHK_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_ERR_CHK_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_ERR_CHK_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_ERR_CHK_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_ERR_CHK_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_ERR_CHK_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_ERR_CHK_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_ERR_CHK_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_ERR_CHK_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>433</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Response Error Check Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>The Host Controller supports response check function to avoid overhead of response error check by Host driver. Response types of only R1 and R5 can be checked by the Controller.</csr:p>
         <csr:p>If the Host Controller checks the response error, set this bit to 1 and set Response Interrupt Disable to 1. If an error is detected, the Response Error interrupt is generated in the Error Interrupt Status register.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: </csr:p>
         <csr:p> - Response error check must not be enabled for any response type other than R1 and R5. </csr:p>
         <csr:p> - Response check must not be enabled for the tuning command.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Response Error Check is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Response Error Check is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESP_INT_DISABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_INT_DISABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_INT_DISABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_INT_DISABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_INT_DISABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_INT_DISABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_INT_DISABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_INT_DISABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_RESP_INT_DISABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>470</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Response Interrupt Disable</csr:p>
         <csr:p></csr:p>
         <csr:p>The Host Controller supports response check function to avoid overhead of response error check by the Host driver. Response types of only R1 and R5 can be checked by the Controller.</csr:p>
         <csr:p>If Host Driver checks the response error, set this bit to 0 and wait for Command Complete Interrupt and then check</csr:p>
         <csr:p>the response register.</csr:p>
         <csr:p>If the Host Controller checks the response error, set this bit to 1 and set the Response Error Check Enable bit to 1. The Command Complete Interrupt is disabled by this bit</csr:p>
         <csr:p>regardless of the Command Complete Signal Enable.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: During tuning (when the Execute Tuning bit in the Host Control2 register is set), the Command Complete Interrupt is not generated irrespective of the Response Interrupt Disable setting.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Response Interrupt is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Response Interrupt is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_XFER_MODE_R_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_XFER_MODE_R_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_XFER_MODE_R_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_XFER_MODE_R_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_XFER_MODE_R_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_XFER_MODE_R_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_XFER_MODE_R_RSVD_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_XFER_MODE_R_RSVD_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>479</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the XFER_MODE_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.CMD_R</csr:referenceName>
       <csr:identifier>CMD_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_CMD_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_CMD_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_CMD_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_CMD_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>680</csr:linenumber>
       <csr:title>Command register</csr:title>
       <csr:offset>0xE</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_CMD_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to provide the information related to a command and a response packet. This register is applicable for an SD/eMMC mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESP_TYPE_SELECT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CMD_R_RESP_TYPE_SELECT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CMD_R_RESP_TYPE_SELECT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CMD_R_RESP_TYPE_SELECT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CMD_R_RESP_TYPE_SELECT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CMD_R_RESP_TYPE_SELECT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CMD_R_RESP_TYPE_SELECT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CMD_R_RESP_TYPE_SELECT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CMD_R_RESP_TYPE_SELECT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>519</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Response Type Select</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates the type of response expected from the card.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NO_RESP</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Response</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESP_LEN_136</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Response Length 136</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESP_LEN_48</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Response Length 48</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESP_LEN_48B</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Response Length 48; Check Busy after response</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SUB_CMD_FLAG</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CMD_R_SUB_CMD_FLAG_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CMD_R_SUB_CMD_FLAG_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CMD_R_SUB_CMD_FLAG_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CMD_R_SUB_CMD_FLAG_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CMD_R_SUB_CMD_FLAG_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CMD_R_SUB_CMD_FLAG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CMD_R_SUB_CMD_FLAG_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CMD_R_SUB_CMD_FLAG_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>541</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sub Command Flag</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit distinguishes between a main command and a sub command.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAIN</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Main Command</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SUB</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Sub Command</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_CRC_CHK_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CMD_R_CMD_CRC_CHK_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CMD_R_CMD_CRC_CHK_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CMD_R_CMD_CRC_CHK_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CMD_R_CMD_CRC_CHK_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CMD_R_CMD_CRC_CHK_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CMD_R_CMD_CRC_CHK_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CMD_R_CMD_CRC_CHK_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CMD_R_CMD_CRC_CHK_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>570</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command CRC Check Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables the Host Controller to check the CRC field in the response. If an error is detected, it is reported as a Command CRC error.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: </csr:p>
         <csr:p> - CRC Check enable must be set to 0 for the command with no response, R3 response, and R4 response.</csr:p>
         <csr:p> - For the tuning command, this bit must always be set to 1 to enable the CRC check.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_IDX_CHK_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CMD_R_CMD_IDX_CHK_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CMD_R_CMD_IDX_CHK_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CMD_R_CMD_IDX_CHK_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CMD_R_CMD_IDX_CHK_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CMD_R_CMD_IDX_CHK_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CMD_R_CMD_IDX_CHK_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CMD_R_CMD_IDX_CHK_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CMD_R_CMD_IDX_CHK_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>601</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Index Check Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables the Host Controller to check the index field in the response to verify if it has the same value as the command index. If the value is not the same, it is reported as a Command Index error.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: </csr:p>
         <csr:p> - Index Check enable must be set to 0 for the command with no response, R2 response, R3 response and R4 response.</csr:p>
         <csr:p> - For the tuning command, this bit must always be set to enable the index check.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_PRESENT_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CMD_R_DATA_PRESENT_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CMD_R_DATA_PRESENT_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CMD_R_DATA_PRESENT_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CMD_R_DATA_PRESENT_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CMD_R_DATA_PRESENT_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CMD_R_DATA_PRESENT_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CMD_R_DATA_PRESENT_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CMD_R_DATA_PRESENT_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>628</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Present Select</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set to 1 to indicate that data is present and that the data is transferred using the DAT line.</csr:p>
         <csr:p>This bit is set to 0 in the following instances:</csr:p>
         <csr:p> - Command using the CMD line</csr:p>
         <csr:p> - Command with no data transfer but using busy signal on the DAT[0] line</csr:p>
         <csr:p> - Resume Command </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DATA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data Present</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NO_DATA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Data Present</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_TYPE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CMD_R_CMD_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CMD_R_CMD_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CMD_R_CMD_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CMD_R_CMD_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CMD_R_CMD_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CMD_R_CMD_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CMD_R_CMD_TYPE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CMD_R_CMD_TYPE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>660</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Type</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the command type.</csr:p>
         <csr:p> </csr:p>
         <csr:p>Note: While issuing Abort CMD using CMD12/CMD52 or reset CMD using CMD0/CMD52, CMD_TYPE field shall be set to 0x3.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ABORT_CMD</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Abort</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NORMAL_CMD</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Normal</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESUME_CMD</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Resume</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SUSPEND_CMD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Suspend</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_INDEX</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CMD_R_CMD_INDEX_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CMD_R_CMD_INDEX_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CMD_R_CMD_INDEX_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CMD_R_CMD_INDEX_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CMD_R_CMD_INDEX_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CMD_R_CMD_INDEX_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CMD_R_CMD_INDEX_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CMD_R_CMD_INDEX_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>670</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Index</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits are set to the command number that is specified in bits 45-40 of the Command Format.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CMD_R_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CMD_R_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CMD_R_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CMD_R_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CMD_R_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CMD_R_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CMD_R_RSVD_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CMD_R_RSVD_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>679</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CMD_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.RESP01_R</csr:referenceName>
       <csr:identifier>RESP01_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_RESP01_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_RESP01_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_RESP01_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_RESP01_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>703</csr:linenumber>
       <csr:title>Response Register 0/1</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_RESP01_R</csr:typeName>
        <csr:description>
         <csr:p>This register stores 39-08 bits of the Response Field for an SD/eMMC mode.  The response for an SD/eMMC command can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESP01</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_RESP01_R_RESP01_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_RESP01_R_RESP01_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_RESP01_R_RESP01_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_RESP01_R_RESP01_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_RESP01_R_RESP01_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_RESP01_R_RESP01_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_RESP01_R_RESP01_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_RESP01_R_RESP01_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>702</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Response </csr:p>
         <csr:p></csr:p>
         <csr:p>These bits reflect 39-8 bits of SD/eMMC Response Field. </csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For Auto CMD, the 32-bit response (bits 39-8 of the Response Field) is updated in the RESP67_R register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.RESP23_R</csr:referenceName>
       <csr:identifier>RESP23_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_RESP23_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_RESP23_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_RESP23_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_RESP23_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>724</csr:linenumber>
       <csr:title>Response Register 2/3</csr:title>
       <csr:offset>0x14</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_RESP23_R</csr:typeName>
        <csr:description>
         <csr:p>This register stores 71-40 bits of the Response Field for an SD/eMMC mode. This register is used to store the response from the cards. The response can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit</csr:p>
         <csr:p>registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R. </csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESP23</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_RESP23_R_RESP23_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_RESP23_R_RESP23_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_RESP23_R_RESP23_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_RESP23_R_RESP23_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_RESP23_R_RESP23_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_RESP23_R_RESP23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_RESP23_R_RESP23_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_RESP23_R_RESP23_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>723</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Response</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits reflect 71-40 bits of the SD/eMMC Response Field. </csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.RESP45_R</csr:referenceName>
       <csr:identifier>RESP45_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_RESP45_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_RESP45_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_RESP45_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_RESP45_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>743</csr:linenumber>
       <csr:title>Response Register 4/5</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_RESP45_R</csr:typeName>
        <csr:description>
         <csr:p> This register stores 103-72 bits of the Response Field for an SD/eMMC mode.  The response for SD/eMMC command can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESP45</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_RESP45_R_RESP45_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_RESP45_R_RESP45_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_RESP45_R_RESP45_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_RESP45_R_RESP45_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_RESP45_R_RESP45_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_RESP45_R_RESP45_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_RESP45_R_RESP45_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_RESP45_R_RESP45_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>742</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Response </csr:p>
         <csr:p></csr:p>
         <csr:p>These bits reflect 103-72 bits of the Response Field. </csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.RESP67_R</csr:referenceName>
       <csr:identifier>RESP67_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_RESP67_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_RESP67_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_RESP67_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_RESP67_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>767</csr:linenumber>
       <csr:title>Response Register 6/7</csr:title>
       <csr:offset>0x1C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_RESP67_R</csr:typeName>
        <csr:description>
         <csr:p>This register stores 135-104 bits of the Response Field for an SD/eMMC mode.    The SD/eMMC response can be a maximum of 128 bits. These 128 bits are segregated into four 32-bit registers: RESP01_R, RESP23_R, RESP45_R and RESP67_R.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESP67</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_RESP67_R_RESP67_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_RESP67_R_RESP67_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_RESP67_R_RESP67_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_RESP67_R_RESP67_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_RESP67_R_RESP67_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_RESP67_R_RESP67_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_RESP67_R_RESP67_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_RESP67_R_RESP67_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>766</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Response </csr:p>
         <csr:p></csr:p>
         <csr:p> These bits reflect bits 135-104 of SD/EMMC Response Field. </csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For Auto CMD, this register also reflects the 32-bit response (bits 39-8 of the Response Field).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.BUF_DATA_R</csr:referenceName>
       <csr:identifier>BUF_DATA_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_BUF_DATA_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_BUF_DATA_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_BUF_DATA_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_BUF_DATA_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>784</csr:linenumber>
       <csr:title>Buffer Data Port Register</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_BUF_DATA_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to access the packet buffer. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>BUF_DATA</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BUF_DATA_R_BUF_DATA_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BUF_DATA_R_BUF_DATA_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BUF_DATA_R_BUF_DATA_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BUF_DATA_R_BUF_DATA_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BUF_DATA_R_BUF_DATA_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BUF_DATA_R_BUF_DATA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BUF_DATA_R_BUF_DATA_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BUF_DATA_R_BUF_DATA_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>783</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Buffer Data</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits enable access to the Host Controller packet buffer.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PSTATE_REG</csr:referenceName>
       <csr:identifier>PSTATE_REG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PSTATE_REG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PSTATE_REG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PSTATE_REG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PSTATE_REG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>1258</csr:linenumber>
       <csr:title>Present State Register</csr:title>
       <csr:offset>0x24</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PSTATE_REG</csr:typeName>
        <csr:description>
         <csr:p>This register indicates the present status of the Host Controller. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CMD_INHIBIT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>821</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Inhibit (CMD)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates the following : </csr:p>
         <csr:p></csr:p>
         <csr:p> - SD/eMMC mode: If this bit is set to 0, it indicates that the CMD line is not in use and the Host controller can issue an SD/eMMC command using the CMD line. This bit is set when the command register is written. This bit is cleared when the command response is received. This bit is not cleared by the response of auto CMD12/23 but cleared by the response of read/write command.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_READY</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Controller is not ready to issue a command</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>READY</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller is ready to issue a command</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_INHIBIT_DAT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_DAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_DAT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_DAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_DAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_DAT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_DAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_DAT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_CMD_INHIBIT_DAT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>847</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Inhibit (DAT)</csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is applicable for SD/eMMC mode and is generated if either DAT line active or Read transfer active is set to 1.</csr:p>
         <csr:p>If this bit is set to 0, it indicates that the Host Controller can issue subsequent SD/eMMC commands. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_READY</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Cannot issue command which used DAT line</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>READY</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Can issue command which used DAT line</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DAT_LINE_ACTIVE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_DAT_LINE_ACTIVE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_DAT_LINE_ACTIVE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_DAT_LINE_ACTIVE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_DAT_LINE_ACTIVE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_DAT_LINE_ACTIVE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_DAT_LINE_ACTIVE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_DAT_LINE_ACTIVE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_DAT_LINE_ACTIVE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>879</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DAT Line Active (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether one of the DAT lines on the SD/eMMC bus is in use. </csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p>In the case of read transactions, this bit indicates whether a read transfer is executing on the SD/eMMC bus.</csr:p>
         <csr:p></csr:p>
         <csr:p>In the case of write transactions, this bit indicates whether a write transfer is executing on the SD/eMMC bus.</csr:p>
         <csr:p></csr:p>
         <csr:p>For a command with busy, this status indicates whether the command executing busy is executing on an SD or eMMC bus.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DAT Line Active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DAT Line Inactive</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RE_TUNE_REQ</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_RE_TUNE_REQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_RE_TUNE_REQ_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_RE_TUNE_REQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_RE_TUNE_REQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_RE_TUNE_REQ_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_RE_TUNE_REQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_RE_TUNE_REQ_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_RE_TUNE_REQ_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>890</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Re-Tuning Request</csr:p>
         <csr:p></csr:p>
         <csr:p>DWC_mshc does not generate retuning request. The software must maintain the Retuning timer.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DAT_7_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_DAT_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_DAT_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_DAT_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_DAT_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_DAT_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_DAT_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_DAT_7_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_DAT_7_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>902</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DAT[7:4] Line Signal Level</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to check the DAT line level to recover from errors and for debugging. These bits reflect the value of the sd_dat_in (upper nibble) signal. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WR_XFER_ACTIVE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_WR_XFER_ACTIVE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_WR_XFER_ACTIVE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_WR_XFER_ACTIVE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_WR_XFER_ACTIVE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_WR_XFER_ACTIVE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_WR_XFER_ACTIVE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_WR_XFER_ACTIVE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_WR_XFER_ACTIVE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>925</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Write Transfer Active </csr:p>
         <csr:p></csr:p>
         <csr:p>This status indicates whether a write transfer is active  for SD/eMMC mode. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transferring data</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No valid data</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RD_XFER_ACTIVE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_RD_XFER_ACTIVE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_RD_XFER_ACTIVE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_RD_XFER_ACTIVE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_RD_XFER_ACTIVE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_RD_XFER_ACTIVE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_RD_XFER_ACTIVE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_RD_XFER_ACTIVE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_RD_XFER_ACTIVE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>947</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Read Transfer Active </csr:p>
         <csr:p></csr:p>
         <csr:p> This bit indicates whether a read transfer is active for SD/eMMC mode. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ACTIVE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transferring data</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INACTIVE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No valid data</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUF_WR_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_BUF_WR_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_BUF_WR_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_BUF_WR_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_BUF_WR_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_BUF_WR_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_BUF_WR_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_BUF_WR_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_BUF_WR_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>969</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Buffer Write Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used for non-DMA transfers. This bit is set if space is available for writing data.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Write disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Write enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUF_RD_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_BUF_RD_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_BUF_RD_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_BUF_RD_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_BUF_RD_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_BUF_RD_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_BUF_RD_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_BUF_RD_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_BUF_RD_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>991</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Buffer Read Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used for non-DMA transfers. This bit is set if valid data exists in the Host buffer.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Read disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Read enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_15_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_15_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_15_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_15_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_15_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_15_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_15_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_15_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_15_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>999</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESENT_STAT_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_INSERTED</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_CARD_INSERTED_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_CARD_INSERTED_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_CARD_INSERTED_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_CARD_INSERTED_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_CARD_INSERTED_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_CARD_INSERTED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_CARD_INSERTED_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_CARD_INSERTED_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1023</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Inserted</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether a card has been inserted. The Host Controller debounces this signal so that Host Driver need not wait for it to stabilize.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reset, Debouncing, or No card</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Card Inserted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_STABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_CARD_STABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_CARD_STABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_CARD_STABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_CARD_STABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_CARD_STABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_CARD_STABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_CARD_STABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_CARD_STABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1046</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Card Stable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates the stability of the Card Detect Pin Level. A card is not detected if this bit is set to 1 and the value of the CARD_INSERTED bit is 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reset or Debouncing</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>No Card or Inserted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_DETECT_PIN_LEVEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_CARD_DETECT_PIN_LEVEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_CARD_DETECT_PIN_LEVEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_CARD_DETECT_PIN_LEVEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_CARD_DETECT_PIN_LEVEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_CARD_DETECT_PIN_LEVEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_CARD_DETECT_PIN_LEVEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_CARD_DETECT_PIN_LEVEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_CARD_DETECT_PIN_LEVEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1068</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Card Detect Pin Level</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit reflects the inverse synchronized value of the card_detect_n signal.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No card present</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Card Present</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WR_PROTECT_SW_LVL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_WR_PROTECT_SW_LVL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_WR_PROTECT_SW_LVL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_WR_PROTECT_SW_LVL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_WR_PROTECT_SW_LVL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_WR_PROTECT_SW_LVL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_WR_PROTECT_SW_LVL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_WR_PROTECT_SW_LVL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_WR_PROTECT_SW_LVL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1091</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Write Protect Switch Pin Level</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is supported only for memory and combo cards. This bit reflects the synchronized value of the card_write_prot signal.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Write protected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Write enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DAT_3_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_DAT_3_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_DAT_3_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_DAT_3_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_DAT_3_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_DAT_3_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_DAT_3_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_DAT_3_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_DAT_3_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1102</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DAT[3:0] Line Signal Level</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to check the DAT line level to recover from errors and for debugging. These bits reflect the value of the sd_dat_in (lower nibble) signal. </csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_LINE_LVL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_CMD_LINE_LVL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_CMD_LINE_LVL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_CMD_LINE_LVL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_CMD_LINE_LVL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_CMD_LINE_LVL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_CMD_LINE_LVL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_CMD_LINE_LVL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_CMD_LINE_LVL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1114</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command-Line Signal Level</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to check the CMD line level to recover from errors and for debugging. These bits reflect the value of the sd_cmd_in signal. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HOST_REG_VOL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_HOST_REG_VOL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_HOST_REG_VOL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_HOST_REG_VOL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_HOST_REG_VOL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_HOST_REG_VOL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_HOST_REG_VOL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_HOST_REG_VOL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_HOST_REG_VOL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1138</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Host Regulator Voltage Stable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to check whether the host regulator voltage is stable for switching the voltage of UHS-I mode. This bit reflects the synchronized value of the host_reg_vol_stable signal. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Regulator Voltage is not stable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Host Regulator Voltage is stable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_26</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_26_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_26_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_26_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_26_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_26_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_26_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_26_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_RSVD_26_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1146</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the PRESENT_ST_R register is reserved bits. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_ISSUE_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_CMD_ISSUE_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_CMD_ISSUE_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_CMD_ISSUE_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_CMD_ISSUE_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_CMD_ISSUE_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_CMD_ISSUE_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_CMD_ISSUE_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_CMD_ISSUE_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1169</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Not Issued by Error</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if a command cannot be issued after setting the command register due to an error except the Auto CMD12 error.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error for issuing a command</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command cannot be issued</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SUB_CMD_STAT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_SUB_CMD_STAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_SUB_CMD_STAT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_SUB_CMD_STAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_SUB_CMD_STAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_SUB_CMD_STAT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_SUB_CMD_STAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_SUB_CMD_STAT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_SUB_CMD_STAT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1192</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Sub Command Status</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to distinguish between a main command and a sub command status.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Main Command Status</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Sub Command Status</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>IN_DORMANT_ST</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_IN_DORMANT_ST_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_IN_DORMANT_ST_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_IN_DORMANT_ST_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_IN_DORMANT_ST_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_IN_DORMANT_ST_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_IN_DORMANT_ST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_IN_DORMANT_ST_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_IN_DORMANT_ST_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1214</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>In Dormant Status</csr:p>
         <csr:p></csr:p>
         <csr:p> For SD/eMMC mode, this bit always returns 0. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not in DORMANT state</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>In DORMANT state</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>LANE_SYNC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_LANE_SYNC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_LANE_SYNC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_LANE_SYNC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_LANE_SYNC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_LANE_SYNC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_LANE_SYNC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_LANE_SYNC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_LANE_SYNC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1236</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Lane Synchronization</csr:p>
         <csr:p></csr:p>
         <csr:p> For SD/eMMC mode, this bit always returns 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>UHS-II PHY is not initialized</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>UHS-II PHY is initialized</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>UHS2_IF_DETECT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PSTATE_REG_UHS2_IF_DETECT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PSTATE_REG_UHS2_IF_DETECT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PSTATE_REG_UHS2_IF_DETECT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PSTATE_REG_UHS2_IF_DETECT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PSTATE_REG_UHS2_IF_DETECT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PSTATE_REG_UHS2_IF_DETECT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PSTATE_REG_UHS2_IF_DETECT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PSTATE_REG_UHS2_IF_DETECT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1257</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>UHS-II Interface Detection</csr:p>
         <csr:p></csr:p>
         <csr:p> For SD/eMMC mode, this bit always returns 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>UHS-II interface is not detected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>UHS-II interface is detected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.HOST_CTRL1_R</csr:referenceName>
       <csr:identifier>HOST_CTRL1_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_HOST_CTRL1_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_HOST_CTRL1_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_HOST_CTRL1_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_HOST_CTRL1_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>1461</csr:linenumber>
       <csr:title>Host Control 1 Register</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_HOST_CTRL1_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register is used to control the operation of the Host Controller. This register is applicable for an SD/eMMC/UHS-II mode.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>LED_CTRL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL1_R_LED_CTRL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL1_R_LED_CTRL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL1_R_LED_CTRL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL1_R_LED_CTRL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL1_R_LED_CTRL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL1_R_LED_CTRL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL1_R_LED_CTRL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL1_R_LED_CTRL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1291</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>LED Control</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to caution the user not to remove the card while the SD card is being accessed. The value is reflected on the led_control signal.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>OFF</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>LED off</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ON</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>LED on</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DAT_XFER_WIDTH</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL1_R_DAT_XFER_WIDTH_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL1_R_DAT_XFER_WIDTH_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL1_R_DAT_XFER_WIDTH_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL1_R_DAT_XFER_WIDTH_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL1_R_DAT_XFER_WIDTH_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL1_R_DAT_XFER_WIDTH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL1_R_DAT_XFER_WIDTH_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL1_R_DAT_XFER_WIDTH_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1314</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Transfer Width </csr:p>
         <csr:p></csr:p>
         <csr:p>For SD/eMMC mode,this bit selects the data transfer width of the Host Controller. The Host Driver sets it to match the data width of the SD/eMMC card. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FOUR_BIT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>4-bit mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ONE_BIT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>1-bit mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HIGH_SPEED_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL1_R_HIGH_SPEED_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL1_R_HIGH_SPEED_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL1_R_HIGH_SPEED_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL1_R_HIGH_SPEED_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL1_R_HIGH_SPEED_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL1_R_HIGH_SPEED_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL1_R_HIGH_SPEED_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL1_R_HIGH_SPEED_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1346</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>High Speed Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p>In SD/eMMC mode, this bit is used to determine the selection of preset value for High Speed mode.</csr:p>
         <csr:p>Before setting this bit, the Host Driver checks the High Speed Support in the Capabilities register.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: DWC_MSHC always outputs the sd_cmd_out and sd_dat_out lines at the rising edge of cclk_tx clock irrespective of this bit.Please refer the section Connecting the Clock IO interface  in the Mobile Storage Host Controller user guide on clocking requirement for an SD/eMMC card.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>HIGH_SPEED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>High Speed mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NORMAL_SPEED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Normal Speed mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DMA_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL1_R_DMA_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL1_R_DMA_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL1_R_DMA_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL1_R_DMA_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL1_R_DMA_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL1_R_DMA_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL1_R_DMA_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL1_R_DMA_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1390</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>DMA Select</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is used to select the DMA type.</csr:p>
         <csr:p></csr:p>
         <csr:p>When Host Version 4 Enable is 1 in Host Control 2 register:</csr:p>
         <csr:p> - 0x0 - SDMA is selected</csr:p>
         <csr:p> - 0x1 - Reserved</csr:p>
         <csr:p> - 0x2 - ADMA2 is selected</csr:p>
         <csr:p> - 0x3 - ADMA2 or ADMA3 is selected</csr:p>
         <csr:p></csr:p>
         <csr:p>When Host Version 4 Enable is 0 in Host Control 2 register:</csr:p>
         <csr:p> - 0x0 - SDMA is selected</csr:p>
         <csr:p> - 0x1 - Reserved</csr:p>
         <csr:p> - 0x2 - 32-bit Address ADMA2 is selected</csr:p>
         <csr:p> - 0x3 - 64-bit Address ADMA2 is selected</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ADMA2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>ADMA2 is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ADMA2_3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>ADMA2 or ADMA3 is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD_BIT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SDMA</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SDMA is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EXT_DAT_XFER</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL1_R_EXT_DAT_XFER_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL1_R_EXT_DAT_XFER_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL1_R_EXT_DAT_XFER_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL1_R_EXT_DAT_XFER_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL1_R_EXT_DAT_XFER_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL1_R_EXT_DAT_XFER_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL1_R_EXT_DAT_XFER_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL1_R_EXT_DAT_XFER_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1413</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Extended Data Transfer Width </csr:p>
         <csr:p></csr:p>
         <csr:p> This bit controls 8-bit bus width mode of embedded device.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEFAULT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Bus Width is selected by the Data Transfer Width</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EIGHT_BIT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>8-bit Bus Width</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_DETECT_TEST_LVL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_TEST_LVL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1435</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Card Detect Test Level</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is enabled while the Card Detect Signal Selection is set to 1 and it indicates whether a card inserted or not.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CARD_INSERTED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Card Inserted</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>No_CARD</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Card</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_DETECT_SIG_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL1_R_CARD_DETECT_SIG_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1460</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Card Detect Signal Selection</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit selects a source for card detection. When the source for the card detection is switched, the interrupt must be disabled during the switching period.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CARD_DT_TEST_LEVEL</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Card Detect Test Level is selected (for test purpose)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SDCD_PIN</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SDCD# (card_detect_n signal) is selected (for normal use)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PWR_CTRL_R</csr:referenceName>
       <csr:identifier>PWR_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PWR_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PWR_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PWR_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PWR_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>1635</csr:linenumber>
       <csr:title>Power Control Register</csr:title>
       <csr:offset>0x29</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PWR_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to control the bus power for the Card. This register is applicable for an SD, eMMC, and UHS-II modes.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SD_BUS_PWR_VDD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1501</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SD Bus Power for VDD1</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables VDD1 power of the card. This setting is available on the sd_vdd1_on output of DWC_mshc so that it can be used to control the VDD1 power supply of the card. Before setting this bit, the SD Host Driver sets the SD Bus Voltage Select bit. If the Host Controller detects a No Card state, this bit is cleared.</csr:p>
         <csr:p></csr:p>
         <csr:p>In SD mode, if this bit is cleared, the Host Controller stops the SD Clock by clearing the SD_CLK_IN bit in the CLK_CTRL_R register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>OFF</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Power off</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ON</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Power on</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SD_BUS_VOL_VDD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1568</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SD Bus Voltage Select for VDD1/eMMC Bus Voltage Select for VDD</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits enable the Host Driver to select the voltage level for an SD/eMMC card. Before setting this register, the Host Driver checks the Voltage Support bits in the Capabilities register.</csr:p>
         <csr:p>If an unsupported voltage is selected, the Host System does not supply the SD Bus voltage. The value set in this field is available on the DWC_mshc output signal (sd_vdd1_sel), which is used by the voltage switching circuitry.</csr:p>
         <csr:p></csr:p>
         <csr:p>SD Bus Voltage Select options:</csr:p>
         <csr:p> - 0x7 - 3.3V(Typical)</csr:p>
         <csr:p> - 0x6 - 3.0V(Typical)</csr:p>
         <csr:p> - 0x5 - 1.8V(Typical) for Embedded</csr:p>
         <csr:p> - 0x4 - 0x0   - Reserved</csr:p>
         <csr:p></csr:p>
         <csr:p>eMMC Bus Voltage Select options:</csr:p>
         <csr:p> - 0x7 - 3.3V(Typical)</csr:p>
         <csr:p> - 0x6 - 1.8V(Typical)</csr:p>
         <csr:p> - 0x5 - 1.2V(Typical)</csr:p>
         <csr:p> - 0x4 - 0x0   - Reserved</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RSVD0</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD4</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>V_1_8</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>1.8V (Typ.) for Embedded</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>V_3_0</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>3.0V (Typ.)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>V_3_3</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>3.3V (Typ.)</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SD_BUS_PWR_VDD2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_PWR_VDD2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1589</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SD Bus Power for VDD2.</csr:p>
         <csr:p>  This is irrelevant for SD/eMMC card. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>OFF</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Power off</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ON</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Power on</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SD_BUS_VOL_VDD2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PWR_CTRL_R_SD_BUS_VOL_VDD2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1634</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SD Bus Voltage Select for VDD2.</csr:p>
         <csr:p>  This is irrelevant for SD/eMMC card. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NOT_USED6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Not used</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NOT_USED7</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>Not used</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NO_VDD2</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>VDD2 Not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD2</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD3</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>V_1_2</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>Reserved for 1.2V</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>V_1_8</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>1.8V</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.BGAP_CTRL_R</csr:referenceName>
       <csr:identifier>BGAP_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_BGAP_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_BGAP_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_BGAP_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_BGAP_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>1754</csr:linenumber>
       <csr:title>Block Gap Control Register</csr:title>
       <csr:offset>0x2A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_BGAP_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used by the host driver to control any operation related to Block Gap. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>STOP_BG_REQ</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BGAP_CTRL_R_STOP_BG_REQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BGAP_CTRL_R_STOP_BG_REQ_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BGAP_CTRL_R_STOP_BG_REQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BGAP_CTRL_R_STOP_BG_REQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BGAP_CTRL_R_STOP_BG_REQ_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BGAP_CTRL_R_STOP_BG_REQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BGAP_CTRL_R_STOP_BG_REQ_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BGAP_CTRL_R_STOP_BG_REQ_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1668</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Stop At Block Gap Request</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to stop executing read and write transactions at the next block gap for non-DMA, SDMA, and ADMA transfers.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>STOP</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Stop</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>XFER</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CONTINUE_REQ</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BGAP_CTRL_R_CONTINUE_REQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BGAP_CTRL_R_CONTINUE_REQ_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BGAP_CTRL_R_CONTINUE_REQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BGAP_CTRL_R_CONTINUE_REQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BGAP_CTRL_R_CONTINUE_REQ_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BGAP_CTRL_R_CONTINUE_REQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BGAP_CTRL_R_CONTINUE_REQ_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BGAP_CTRL_R_CONTINUE_REQ_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1694</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Continue Request</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to restart the transaction, which was stopped using the Stop At Block Gap Request. The Host Controller automatically clears this bit when the transaction restarts. If stop at block gap request is set to 1, any write to this bit is ignored. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>NO_AFFECT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Affect</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RESTART</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Restart</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RD_WAIT_CTRL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BGAP_CTRL_R_RD_WAIT_CTRL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BGAP_CTRL_R_RD_WAIT_CTRL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BGAP_CTRL_R_RD_WAIT_CTRL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BGAP_CTRL_R_RD_WAIT_CTRL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BGAP_CTRL_R_RD_WAIT_CTRL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BGAP_CTRL_R_RD_WAIT_CTRL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BGAP_CTRL_R_RD_WAIT_CTRL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BGAP_CTRL_R_RD_WAIT_CTRL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1719</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Read Wait Control</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to enable the read wait protocol to stop read data using DAT[2] line if the card supports read wait. Otherwise, the Host Controller has to stop the card clock to hold the read data.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable Read Wait Control</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable Read Wait Control</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_AT_BGAP</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BGAP_CTRL_R_INT_AT_BGAP_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BGAP_CTRL_R_INT_AT_BGAP_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BGAP_CTRL_R_INT_AT_BGAP_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BGAP_CTRL_R_INT_AT_BGAP_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BGAP_CTRL_R_INT_AT_BGAP_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BGAP_CTRL_R_INT_AT_BGAP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BGAP_CTRL_R_INT_AT_BGAP_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BGAP_CTRL_R_INT_AT_BGAP_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1744</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Interrupt At Block Gap </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is valid only in the 4-bit mode of an SDIO card and is used to select a sample point in the interrupt cycle. Setting to 1 enables interrupt detection at the block gap for a multiple block transfer. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_7_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_BGAP_CTRL_R_RSVD_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_BGAP_CTRL_R_RSVD_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_BGAP_CTRL_R_RSVD_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_BGAP_CTRL_R_RSVD_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_BGAP_CTRL_R_RSVD_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_BGAP_CTRL_R_RSVD_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_BGAP_CTRL_R_RSVD_7_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_BGAP_CTRL_R_RSVD_7_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1753</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the Block Gap Control register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.WUP_CTRL_R</csr:referenceName>
       <csr:identifier>WUP_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_WUP_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_WUP_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_WUP_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_WUP_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>1852</csr:linenumber>
       <csr:title>Wakeup Control Register</csr:title>
       <csr:offset>0x2B</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_WUP_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register is mandatory for the Host Controller, but the wakeup functionality depends on the Host Controller system hardware and software. The Host Driver maintains voltage on the SD Bus by</csr:p>
         <csr:p>setting the SD Bus Power to 1 in the Power Control Register, while a wakeup event through the Card Interrupt is desired.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CARD_INT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1792</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Wakeup Event Enable on Card Interrupt </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables wakeup event through a Card Interrupt assertion in the Normal Interrupt Status register. This bit can be set to 1 if FN_WUS (Wake Up Support) in CIS is set to 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_INSERT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INSERT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INSERT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INSERT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INSERT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INSERT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INSERT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INSERT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_INSERT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1816</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Wakeup Event Enable on SD Card Insertion</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables wakeup event through Card Insertion assertion in the Normal Interrupt Status register. FN_WUS (Wake Up Support) in CIS does not affect this bit.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_REMOVAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_REMOVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_REMOVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_REMOVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_REMOVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_REMOVAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_REMOVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_REMOVAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_WUP_CTRL_R_CARD_REMOVAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1842</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Wakeup Event Enable on SD Card Removal</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables wakeup event through Card Removal assertion in the Normal Interrupt Status register. For the SDIO card, Wake Up Support (FN_WUS) in the Card Information Structure (CIS) register does not affect this bit.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_7_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_WUP_CTRL_R_RSVD_7_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_WUP_CTRL_R_RSVD_7_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_WUP_CTRL_R_RSVD_7_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_WUP_CTRL_R_RSVD_7_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_WUP_CTRL_R_RSVD_7_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_WUP_CTRL_R_RSVD_7_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_WUP_CTRL_R_RSVD_7_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_WUP_CTRL_R_RSVD_7_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1851</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of Wakeup Control register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.CLK_CTRL_R</csr:referenceName>
       <csr:identifier>CLK_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_CLK_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_CLK_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_CLK_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_CLK_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>2069</csr:linenumber>
       <csr:title>Clock Control Register</csr:title>
       <csr:offset>0x2C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_CLK_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register controls SDCLK (card clock) in an SD/eMMC mode and RCLK in the UHS-II mode. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INTERNAL_CLK_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1893</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Internal Clock Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set to 0 when the Host Driver is not using the Host Controller or the Host Controller awaits a wakeup interrupt. The Host Controller</csr:p>
         <csr:p>must stop its internal clock to enter a very low power state. However, registers can still be read and written to. The value is reflected on the intclk_en signal.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: If this bit is not used to control the internal clock (base clock and master clock), it is recommended to set this bit to '1' .</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Stop</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Oscillate</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INTERNAL_CLK_STABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_STABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_STABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_STABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_STABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_STABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_STABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_STABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CLK_CTRL_R_INTERNAL_CLK_STABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1924</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Internal Clock Stable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables the Host Driver to check the clock stability twice after the Internal Clock Enable bit is set and after the PLL Enable bit is set. </csr:p>
         <csr:p>This bit reflects the synchronized value of the intclk_stable signal after the Internal Clock Enable bit is set to 1 and also reflects </csr:p>
         <csr:p>the synchronized value of the card_clk_stable signal after the PLL Enable bit is set to 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Ready</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Ready</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SD_CLK_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CLK_CTRL_R_SD_CLK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CLK_CTRL_R_SD_CLK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CLK_CTRL_R_SD_CLK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CLK_CTRL_R_SD_CLK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CLK_CTRL_R_SD_CLK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CLK_CTRL_R_SD_CLK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CLK_CTRL_R_SD_CLK_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CLK_CTRL_R_SD_CLK_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1949</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SD/eMMC Clock Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit stops the SDCLK or RCLK when set to 0. The SDCLK/RCLK Frequency Select bit can be changed when this bit is set to 0.</csr:p>
         <csr:p>The value is reflected on the clk2card_on pin.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable providing SDCLK/RCLK</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable providing SDCLK/RCLK</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PLL_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CLK_CTRL_R_PLL_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CLK_CTRL_R_PLL_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CLK_CTRL_R_PLL_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CLK_CTRL_R_PLL_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CLK_CTRL_R_PLL_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CLK_CTRL_R_PLL_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CLK_CTRL_R_PLL_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CLK_CTRL_R_PLL_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1978</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>PLL Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to activate the PLL (applicable when Host Version 4 Enable = 1). When Host Version 4 Enable = 0, INTERNAL_CLK_EN bit may be used to activate PLL. The value is reflected on the card_clk_en signal.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: If this bit is not used to to active the PLL when Host Version 4 Enable = 1, it is recommended to set this bit to '1' .</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PLL is in low power mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PLL is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CLK_CTRL_R_RSVD_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CLK_CTRL_R_RSVD_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CLK_CTRL_R_RSVD_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CLK_CTRL_R_RSVD_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CLK_CTRL_R_RSVD_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CLK_CTRL_R_RSVD_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CLK_CTRL_R_RSVD_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CLK_CTRL_R_RSVD_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>1987</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the CLK_CTRL_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SELECT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CLK_CTRL_R_CLK_GEN_SELECT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CLK_CTRL_R_CLK_GEN_SELECT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CLK_CTRL_R_CLK_GEN_SELECT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CLK_CTRL_R_CLK_GEN_SELECT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CLK_CTRL_R_CLK_GEN_SELECT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CLK_CTRL_R_CLK_GEN_SELECT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CLK_CTRL_R_CLK_GEN_SELECT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CLK_CTRL_R_CLK_GEN_SELECT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2015</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to select the clock generator mode in SDCLK/RCLK Frequency Select. If Preset Value Enable = 0, this bit is set by the Host Driver. If Preset Value Enable = 1, this bit is</csr:p>
         <csr:p>automatically set to a value specified in one of the Preset Value registers. The value is reflected on the card_clk_gen_sel signal.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Divided Clock Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>UPPER_FREQ_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CLK_CTRL_R_UPPER_FREQ_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CLK_CTRL_R_UPPER_FREQ_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CLK_CTRL_R_UPPER_FREQ_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CLK_CTRL_R_UPPER_FREQ_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CLK_CTRL_R_UPPER_FREQ_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CLK_CTRL_R_UPPER_FREQ_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CLK_CTRL_R_UPPER_FREQ_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CLK_CTRL_R_UPPER_FREQ_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2025</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>These bits specify the upper 2 bits of 10-bit SDCLK/RCLK Frequency Select control. The value is reflected on the upper 2 bits of the card_clk_freq_sel signal.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CLK_CTRL_R_FREQ_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CLK_CTRL_R_FREQ_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CLK_CTRL_R_FREQ_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CLK_CTRL_R_FREQ_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CLK_CTRL_R_FREQ_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CLK_CTRL_R_FREQ_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CLK_CTRL_R_FREQ_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CLK_CTRL_R_FREQ_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2068</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits are used to select the frequency of the SDCLK signal. These bits depend on setting of Preset Value Enable in the Host Control 2 register. If Preset Value Enable = 0, these bits are set by</csr:p>
         <csr:p>the Host</csr:p>
         <csr:p>Driver. If Preset Value Enable = 1, these bits are automatically set to a value specified in one of the Preset Value register. The value is reflected on the lower 8-bit of the card_clk_freq_sel</csr:p>
         <csr:p>signal.  </csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p>10-bit Divided Clock Mode:</csr:p>
         <csr:p> - 0x3FF - 1/2046 Divided clock</csr:p>
         <csr:p> - ..........</csr:p>
         <csr:p> - N    - 1/2N Divided Clock</csr:p>
         <csr:p> - ..........</csr:p>
         <csr:p> - 0x002  - 1/4 Divided Clock</csr:p>
         <csr:p> - 0x001 - 1/2 Divided Clock</csr:p>
         <csr:p> - 0x000 - Base clock (10MHz - 255 MHz)</csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
         <csr:p>Programmable Clock Mode - Enables the Host System to select a fine grain SD clock frequency: </csr:p>
         <csr:p> - 0x3FF - Base clock  * M /1024</csr:p>
         <csr:p> - ..........</csr:p>
         <csr:p> - N-1  - Base clock  * M /N</csr:p>
         <csr:p> - ..........</csr:p>
         <csr:p> - 0x002  - Base clock  * M /3</csr:p>
         <csr:p> - 0x001 - Base clock  * M /2</csr:p>
         <csr:p> - 0x000 - Base clock  * M </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.TOUT_CTRL_R</csr:referenceName>
       <csr:identifier>TOUT_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_TOUT_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_TOUT_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_TOUT_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_TOUT_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>2115</csr:linenumber>
       <csr:title>Timeout Control Register</csr:title>
       <csr:offset>0x2E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_TOUT_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to set the Data Timeout Counter value for an SD/eMMC mode according to the timer clock defined by the Capabilities register, while</csr:p>
         <csr:p>initializig the Host Controller.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TOUT_CNT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_TOUT_CTRL_R_TOUT_CNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_TOUT_CTRL_R_TOUT_CNT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_TOUT_CTRL_R_TOUT_CNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_TOUT_CTRL_R_TOUT_CNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_TOUT_CTRL_R_TOUT_CNT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_TOUT_CTRL_R_TOUT_CNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_TOUT_CTRL_R_TOUT_CNT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_TOUT_CTRL_R_TOUT_CNT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2105</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Timeout Counter Value.</csr:p>
         <csr:p></csr:p>
         <csr:p>This value determines the interval by which DAT line timeouts are detected. The Timeout clock frequency is generated by dividing the base clock TMCLK value by this value. When setting this</csr:p>
         <csr:p>register, prevent inadvertent timeout events by clearing the Data Timeout Error Status Enable (in the Error Interrupt Status Enable register).</csr:p>
         <csr:p>The values for these bits are:</csr:p>
         <csr:p> - 0xF - Reserved</csr:p>
         <csr:p> - 0xE - TMCLK x 2^27</csr:p>
         <csr:p> - .........</csr:p>
         <csr:p> - 0x1 - TMCLK x 2^14</csr:p>
         <csr:p> - 0x0 - TMCLK x 2^13</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: During a boot operating in an eMMC mode, an application must configure the boot data timeout value (approximately 1 sec) in this bit.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_7_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_TOUT_CTRL_R_RSVD_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_TOUT_CTRL_R_RSVD_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_TOUT_CTRL_R_RSVD_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_TOUT_CTRL_R_RSVD_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_TOUT_CTRL_R_RSVD_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_TOUT_CTRL_R_RSVD_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_TOUT_CTRL_R_RSVD_7_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_TOUT_CTRL_R_RSVD_7_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2114</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the Timeout Control register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.SW_RST_R</csr:referenceName>
       <csr:identifier>SW_RST_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_SW_RST_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_SW_RST_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_SW_RST_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_SW_RST_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>2245</csr:linenumber>
       <csr:title>Software Reset Register</csr:title>
       <csr:offset>0x2F</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_SW_RST_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to generate a reset pulse by writing 1 to each bit of this register. After completing the reset, the Host Controller clears each bit. As it takes some time to complete a software reset, the Host Driver confirms that these bits are 0. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: Refer Software Reset section in the DWC_mshc Databook for additional details.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SW_RST_ALL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_ALL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_ALL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_ALL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_ALL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_ALL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_ALL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_ALL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_ALL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2156</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Software Reset For All</csr:p>
         <csr:p>This reset affects the entire Host Controller except for the card detection circuit. During its initialization, the Host Driver sets this bit to 1 to reset the Host Controller. All registers are reset except the capabilities register. If this bit is set to 1, the Host Driver must issue reset command and reinitialize the card.</csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Work</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reset</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SW_RST_CMD</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_CMD_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_CMD_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_CMD_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_CMD_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_CMD_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_CMD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_CMD_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_CMD_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2190</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Software Reset For CMD line</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit resets only a part of the command circuit to be able to issue a command.  This reset is effective only for a command issuing circuit (including response error statuses related to Command Inhibit (CMD) control) and does not affect the data transfer circuit. Host Controller can continue data transfer even after this reset is executed while handling subcommand-response errors.</csr:p>
         <csr:p></csr:p>
         <csr:p>The following registers and bits are cleared by this bit:</csr:p>
         <csr:p> - Present State register - Command Inhibit (CMD) bit</csr:p>
         <csr:p> - Normal Interrupt Status register - Command Complete bit</csr:p>
         <csr:p> - Error Interrupt Status - Response error statuses related to Command Inhibit (CMD) bit</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Work</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reset</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SW_RST_DAT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_DAT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_DAT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_DAT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_DAT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_DAT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_DAT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_DAT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_SW_RST_R_SW_RST_DAT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2235</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Software Reset For DAT line</csr:p>
         <csr:p> </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used in SD/eMMC mode and it resets only a part of the data circuit and the DMA circuit is also reset.</csr:p>
         <csr:p></csr:p>
         <csr:p>The following registers and bits are cleared by this bit:</csr:p>
         <csr:p> - Buffer Data Port register</csr:p>
         <csr:p> -- Buffer is cleared and initialized.  </csr:p>
         <csr:p> - Present state register</csr:p>
         <csr:p> -- Buffer Read Enable</csr:p>
         <csr:p> -- Buffer Write Enable</csr:p>
         <csr:p> -- Read Transfer Active</csr:p>
         <csr:p> -- Write Transfer Active</csr:p>
         <csr:p> -- DAT Line Active</csr:p>
         <csr:p> -- Command Inhibit (DAT)</csr:p>
         <csr:p> - Block Gap Control register</csr:p>
         <csr:p> -- Continue Request    </csr:p>
         <csr:p> -- Stop At Block Gap Request</csr:p>
         <csr:p> - Normal Interrupt status register</csr:p>
         <csr:p> -- Buffer Read Ready</csr:p>
         <csr:p> -- Buffer Write Ready</csr:p>
         <csr:p> -- DMA Interrupt</csr:p>
         <csr:p> -- Block Gap Event</csr:p>
         <csr:p> -- Transfer Complete</csr:p>
         <csr:p> </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Work</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reset</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_7_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_SW_RST_R_RSVD_7_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_SW_RST_R_RSVD_7_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_SW_RST_R_RSVD_7_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_SW_RST_R_RSVD_7_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_SW_RST_R_RSVD_7_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_SW_RST_R_RSVD_7_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_SW_RST_R_RSVD_7_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_SW_RST_R_RSVD_7_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2244</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the SW_RST_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.NORMAL_INT_STAT_R</csr:referenceName>
       <csr:identifier>NORMAL_INT_STAT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>2606</csr:linenumber>
       <csr:title>Normal Interrupt Status Register</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_NORMAL_INT_STAT_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register reflects the status of the Normal Interrupt. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CMD_COMPLETE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CMD_COMPLETE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CMD_COMPLETE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CMD_COMPLETE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CMD_COMPLETE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CMD_COMPLETE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CMD_COMPLETE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CMD_COMPLETE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CMD_COMPLETE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2281</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Complete</csr:p>
         <csr:p></csr:p>
         <csr:p> In an SD/eMMC Mode, this bit is set when the end bit of a response except for Auto CMD12 and Auto CMD23. </csr:p>
         <csr:p></csr:p>
         <csr:p>This interrupt is not generated when the Response Interrupt Disable in Transfer Mode Register is set to 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No command complete</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command Complete</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XFER_COMPLETE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_XFER_COMPLETE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_XFER_COMPLETE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_XFER_COMPLETE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_XFER_COMPLETE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_XFER_COMPLETE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_XFER_COMPLETE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_XFER_COMPLETE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_XFER_COMPLETE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2305</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transfer Complete</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when a read/write transfer and a command with status busy is completed.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not complete</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command execution is completed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BGAP_EVENT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BGAP_EVENT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BGAP_EVENT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BGAP_EVENT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BGAP_EVENT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BGAP_EVENT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BGAP_EVENT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BGAP_EVENT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BGAP_EVENT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2329</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Block Gap Event</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when both read/write transaction is stopped at block gap due to a Stop at Block Gap Request.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Block Gap Event</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Transaction stopped at block gap</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DMA_INTERRUPT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_DMA_INTERRUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_DMA_INTERRUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_DMA_INTERRUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_DMA_INTERRUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_DMA_INTERRUPT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_DMA_INTERRUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_DMA_INTERRUPT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_DMA_INTERRUPT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2356</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>DMA Interrupt</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if the Host Controller detects the SDMA Buffer Boundary during transfer. In case of ADMA, by setting the Int field in the descriptor</csr:p>
         <csr:p>table, the Host controller generates this interrupt. This interrupt is not generated after a Transfer Complete.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No DMA Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DMA Interrupt is generated</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUF_WR_READY</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_WR_READY_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_WR_READY_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_WR_READY_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_WR_READY_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_WR_READY_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_WR_READY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_WR_READY_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_WR_READY_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2380</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Buffer Write Ready</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if the Buffer Write Enable changes from 0 to 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not ready to write buffer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Ready to write buffer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUF_RD_READY</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_RD_READY_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_RD_READY_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_RD_READY_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_RD_READY_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_RD_READY_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_RD_READY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_RD_READY_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_BUF_RD_READY_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2404</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Buffer Read Ready</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if the Buffer Read Enable changes from 0 to 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not ready to read buffer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Ready to read buffer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_INSERTION</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INSERTION_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INSERTION_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INSERTION_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INSERTION_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INSERTION_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INSERTION_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INSERTION_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INSERTION_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2428</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Insertion</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if the Card Inserted in the Present State register changes from 0 to 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Card state stable or Debouncing</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Card Inserted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_REMOVAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_REMOVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_REMOVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_REMOVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_REMOVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_REMOVAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_REMOVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_REMOVAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_REMOVAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2452</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Removal</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if the Card Inserted in the Present State register changes from 1 to 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Card state stable or Debouncing</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Card Removed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_INTERRUPT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INTERRUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INTERRUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INTERRUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INTERRUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INTERRUPT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INTERRUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INTERRUPT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CARD_INTERRUPT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2477</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Interrupt</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit reflects the synchronized value of:</csr:p>
         <csr:p> - DAT[1] Interrupt Input for SD Mode</csr:p>
         <csr:p> - DAT[2] Interrupt Input for UHS-II Mode</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Card Interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Generate Card Interrupt</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_A</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_A_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_A_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_A_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_A_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_A_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_A_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_A_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_A_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2490</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_A (Embedded)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if INT_A is enabled and if INT_A# pin is in low level. The INT_A# pin is not supported.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_B</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_B_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_B_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_B_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_B_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_B_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_B_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_B_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_B_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2503</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_B (Embedded)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if INT_B is enabled and if INT_B# pin is in low level. The INT_B# pin is not supported.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_C</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_C_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_C_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_C_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_C_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_C_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_C_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_C_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_INT_C_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2516</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_C (Embedded)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if INT_C is enabled and if INT_C# pin is in low level. The INT_C# pin is not supported.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RE_TUNE_EVENT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_RE_TUNE_EVENT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_RE_TUNE_EVENT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_RE_TUNE_EVENT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_RE_TUNE_EVENT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_RE_TUNE_EVENT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_RE_TUNE_EVENT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_RE_TUNE_EVENT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_RE_TUNE_EVENT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2529</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Re-tuning Event </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if the Re-Tuning Request changes from 0 to 1. Re-Tuning request is not supported. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FX_EVENT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_FX_EVENT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_FX_EVENT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_FX_EVENT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_FX_EVENT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_FX_EVENT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_FX_EVENT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_FX_EVENT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_FX_EVENT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2555</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>FX Event</csr:p>
         <csr:p></csr:p>
         <csr:p>This status is set when R[14] of response register is set to 1 and Response Type R1/R5 is set to 0 in Transfer Mode register. This interrupt is used with response check function.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Event</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>FX Event is detected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQE_EVENT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CQE_EVENT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CQE_EVENT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CQE_EVENT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CQE_EVENT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CQE_EVENT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CQE_EVENT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CQE_EVENT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_CQE_EVENT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2581</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Queuing Event</csr:p>
         <csr:p></csr:p>
         <csr:p>This status is set if Command Queuing/Crypto related event has occurred in eMMC/SD mode. Read CQHCI's CQIS/CRNQIS register for more details. </csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Event</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command Queuing Event is detected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ERR_INTERRUPT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ERR_INTERRUPT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ERR_INTERRUPT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ERR_INTERRUPT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ERR_INTERRUPT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ERR_INTERRUPT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ERR_INTERRUPT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ERR_INTERRUPT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_R_ERR_INTERRUPT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2605</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Error Interrupt</csr:p>
         <csr:p></csr:p>
         <csr:p>If any of the bits in the Error Interrupt Status register are set, then this bit is set.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.ERROR_INT_STAT_R</csr:referenceName>
       <csr:identifier>ERROR_INT_STAT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>3021</csr:linenumber>
       <csr:title>Error Interrupt Status Register</csr:title>
       <csr:offset>0x32</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_ERROR_INT_STAT_R</csr:typeName>
        <csr:description>
         <csr:p>This register enables an interrupt when the Error Interrupt Status Enable is enabled and at least one of the statuses is set to 1. Writing to 1 clears the bit</csr:p>
         <csr:p>and writing to 0 retains the bit unchanged. Signals defined in this register can be enabled by the Error Interrupt Status Enable register, but not by the Error Interrupt Signal Enable register. More than one status can be cleared with a single register write. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CMD_TOUT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_TOUT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_TOUT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_TOUT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_TOUT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_TOUT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_TOUT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_TOUT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_TOUT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2647</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Timeout Error</csr:p>
         <csr:p></csr:p>
         <csr:p> In SD/eMMC Mode,this bit is set only if no response is returned within 64 SD clock cycles from the end bit of the command. If the Host Controller detects a CMD line conflict, along with Command CRC Error bit, this bit is set to 1, without waiting for 64 SD/eMMC card clock cycles. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Time out</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_CRC_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_CRC_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_CRC_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_CRC_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_CRC_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_CRC_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_CRC_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_CRC_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_CRC_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2681</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command CRC Error </csr:p>
         <csr:p></csr:p>
         <csr:p>Command CRC Error is generated in SD/eMMC mode for following two cases.</csr:p>
         <csr:p> - If a response is returned and the Command Timeout Error is set to 0 (indicating no timeout), this bit is set to 1 when detecting a CRC error in the command response.</csr:p>
         <csr:p> - The Host Controller detects a CMD line conflict by monitoring the CMD line when a command is issued. If the Host Controller drives the CMD line to 1 level, but detects 0 level on the CMD line at the next SD clock edge, then the Host Controller aborts the command (stop driving CMD line) and set this bit to 1. The Command Timeout Error is also set to 1 to distinguish a CMD line conflict.</csr:p>
         <csr:p>  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>CRC error generated</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_END_BIT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_END_BIT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_END_BIT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_END_BIT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_END_BIT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_END_BIT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_END_BIT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_END_BIT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_END_BIT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2704</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command End Bit Error</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when detecting that the end bit of a command response is 0 in SD/eMMC mode.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End Bit error generated</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_IDX_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_IDX_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_IDX_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_IDX_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_IDX_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_IDX_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_IDX_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_IDX_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CMD_IDX_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2727</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Command Index Error</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if a Command Index error occurs in the command respons in SD/eMMC mode. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_TOUT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_TOUT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_TOUT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_TOUT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_TOUT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_TOUT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_TOUT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_TOUT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_TOUT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2755</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Timeout Error</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set in SD/eMMC mode when detecting one of the following timeout conditions:</csr:p>
         <csr:p> - Busy timeout for R1b, R5b type</csr:p>
         <csr:p> - Busy timeout after Write CRC status</csr:p>
         <csr:p> - Write CRC Status timeout</csr:p>
         <csr:p> - Read Data timeout</csr:p>
         <csr:p> </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Time out</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_CRC_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_CRC_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_CRC_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_CRC_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_CRC_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_CRC_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_CRC_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_CRC_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_CRC_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2780</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data CRC Error</csr:p>
         <csr:p></csr:p>
         <csr:p>This error occurs in SD/eMMC mode when detecting CRC error when transferring read data which uses the DAT line, when detecting the Write CRC status having a value of other than 010 or when write CRC status timeout. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_END_BIT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_END_BIT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_END_BIT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_END_BIT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_END_BIT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_END_BIT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_END_BIT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_END_BIT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_DATA_END_BIT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2804</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data End Bit Error </csr:p>
         <csr:p></csr:p>
         <csr:p>This error occurs in SD/eMMC mode either when detecting 0 at the end bit position of read data that uses the DAT line or at the end bit position of the CRC status. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CUR_LMT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CUR_LMT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CUR_LMT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CUR_LMT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CUR_LMT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CUR_LMT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CUR_LMT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CUR_LMT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_CUR_LMT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2839</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current Limit Error </csr:p>
         <csr:p></csr:p>
         <csr:p>By setting the SD Bus Power bit in the Power Control register, the Host Controller is requested to supply power for the SD Bus. If the Host Controller supports the Current Limit function, it can</csr:p>
         <csr:p>be protected from an illegal card by stopping power supply to the card in which case this bit indicates a failure status. A reading of 1 for this bit means that the Host Controller is not supplying</csr:p>
         <csr:p>power to the SD card due to some failure. A reading of 0 for this bit means that the Host Controller is supplying power and no error has occurred. The Host Controller may require some sampling time to</csr:p>
         <csr:p>detect the current limit. DWC_mshc Host Controller does not support this function, this bit is always set to 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Power Fail</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_AUTO_CMD_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_AUTO_CMD_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_AUTO_CMD_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_AUTO_CMD_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_AUTO_CMD_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_AUTO_CMD_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_AUTO_CMD_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_AUTO_CMD_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2867</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Auto CMD Error </csr:p>
         <csr:p></csr:p>
         <csr:p>This error status is used by Auto CMD12 and Auto CMD23 in SD/eMMC mode. This bit is set when detecting that any of the bits D00 to D05 in Auto CMD Error Status register has changed from 0 to 1. D07 is effective in case of Auto CMD12. Auto CMD Error Status register is valid while this bit is set to 1 and may be cleared by clearing of this bit. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADMA_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADMA_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADMA_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADMA_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADMA_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADMA_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADMA_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADMA_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_ADMA_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2905</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>ADMA Error</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when the Host Controller detects error during ADMA-based data transfer. The error could be due to following reasons:</csr:p>
         <csr:p> - Error response received from System bus (Master I/F)</csr:p>
         <csr:p> - ADMA3,ADMA2 Descriptors invalid</csr:p>
         <csr:p> - CQE Task or Transfer descriptors invalid</csr:p>
         <csr:p>When the error occurs, the state of the ADMA is saved in the ADMA Error Status register.</csr:p>
         <csr:p></csr:p>
         <csr:p>In eMMC CQE mode: </csr:p>
         <csr:p></csr:p>
         <csr:p>The Host Controller generates this Interrupt when it detects an invalid descriptor data (Valid=0) at the ST_FDS state. ADMA Error State in the ADMA Error Status indicates that an error has occurred in ST_FDS state. The Host Driver may find that Valid bit is not set at the error descriptor.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TUNING_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_TUNING_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_TUNING_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_TUNING_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_TUNING_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_TUNING_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_TUNING_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_TUNING_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_TUNING_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2940</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Tuning Error</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when an unrecoverable error is detected in a tuning circuit except during the tuning procedure (occurrence of an error during tuning procedure is indicated by Sampling Clock Select in the Host Control 2 register). By detecting Tuning Error, Host Driver needs to abort a command executing and perform tuning. To reset tuning circuit, Sampling Clock Select is set to 0 before executing tuning procedure. The Tuning Error is higher priority than the other error interrupts generated during data transfer. By detecting Tuning Error, the Host Driver must discard data transferred by a current read/write command and retry data transfer after the Host Controller retrieved from the tuning circuit error. This is applicable in SD/eMMC mode. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESP_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_RESP_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_RESP_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_RESP_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_RESP_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_RESP_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_RESP_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_RESP_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_RESP_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2968</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Response Error </csr:p>
         <csr:p></csr:p>
         <csr:p>Host Controller Version 4.00 supports response error check function to avoid overhead of response error check by Host Driver during DMA execution. If Response Error Check Enable is set to 1 in the Transfer Mode register, Host Controller Checks R1 or R5 response. If an error is detected in a response, this bit is set to 1.This is applicable in SD/eMMC mode. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BOOT_ACK_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BOOT_ACK_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BOOT_ACK_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BOOT_ACK_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BOOT_ACK_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BOOT_ACK_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BOOT_ACK_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BOOT_ACK_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_BOOT_ACK_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>2993</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Boot Acknowledgement Error </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when there is a timeout for boot acknowledgement or when detecting boot ack status having a value other than 010. This is applicable only when boot acknowledgement is expected in eMMC mode. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3002</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (VENDOR_ERR1) of the ERROR_INT_STAT_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3011</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (VENDOR_ERR2) of the ERROR_INT_STAT_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_R_VENDOR_ERR3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3020</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (VENDOR_ERR3) of the ERROR_INT_STAT_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.NORMAL_INT_STAT_EN_R</csr:referenceName>
       <csr:identifier>NORMAL_INT_STAT_EN_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>3376</csr:linenumber>
       <csr:title>Normal Interrupt Status Enable Register</csr:title>
       <csr:offset>0x34</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_NORMAL_INT_STAT_EN_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register enables the Interrupt Status for Normal Interrupt Status register (NORMAL_INT_STAT_R) when NORMAL_INT_STAT_R is set to 1. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CMD_COMPLETE_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3052</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Complete Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XFER_COMPLETE_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3072</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transfer Complete Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BGAP_EVENT_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3092</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Block Gap Event Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DMA_INTERRUPT_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3112</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>DMA Interrupt Status Enable </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUF_WR_READY_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3132</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Buffer Write Ready Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUF_RD_READY_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3152</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Buffer Read Ready Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_INSERTION_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3172</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Insertion Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_REMOVAL_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3192</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Removal Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_INTERRUPT_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3226</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Interrupt Status Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>If this bit is set to 0, the Host Controller clears the interrupt request to the System. The Card Interrupt detection is stopped when this bit is cleared and restarted when this bit is set to 1. The Host Driver may clear the Card Interrupt Status Enable before servicing the Card Interrupt and may set this bit again after all interrupt requests from the card are cleared to prevent inadvertent interrupts.</csr:p>
         <csr:p></csr:p>
         <csr:p>By setting this bit to 0, interrupt input must be masked by implementation so that the interrupt input is not affected by external signal in any state (for example, floating).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_A_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3252</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_A (Embedded) Status Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>If this bit is set to 0, the Host Controller clears the interrupt request to the System. The Host Driver may clear this bit before servicing the INT_A and may set this bit again after all interrupt requests to INT_A pin are cleared to prevent inadvertent interrupts.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_B_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3278</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_B (Embedded) Status Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>If this bit is set to 0, the Host Controller clears the interrupt request to the System. The Host Driver may clear this bit before servicing the INT_B and may set this bit again after all interrupt requests to INT_B pin are cleared to prevent inadvertent interrupts.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_C_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3304</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_C (Embedded) Status Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>If this bit is set to 0, the Host Controller clears the interrupt request to the System. The Host Driver may clear this bit before servicing the INT_C and may set this bit again after all interrupt requests to INT_C pin are cleared to prevent inadvertent interrupts.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RE_TUNE_EVENT_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3324</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Re-Tuning Event (UHS-I only) Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FX_EVENT_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3346</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>FX Event Status Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is added from Version 4.10.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQE_EVENT_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3366</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>CQE Event Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RSVD_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RSVD_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RSVD_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RSVD_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RSVD_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RSVD_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RSVD_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_STAT_EN_R_RSVD_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3375</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the NORMAL_INT_STAT_EN_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.ERROR_INT_STAT_EN_R</csr:referenceName>
       <csr:identifier>ERROR_INT_STAT_EN_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>3715</csr:linenumber>
       <csr:title>Error Interrupt Status Enable Register</csr:title>
       <csr:offset>0x36</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_ERROR_INT_STAT_EN_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register sets the Interrupt Status for Error Interrupt Status register (ERROR_INT_STAT_R), when ERROR_INT_STAT_EN_R is set to 1. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CMD_TOUT_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3407</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Timeout Error Status Enable (SD/eMMC Mode only).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_CRC_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3427</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command CRC Error Status Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_END_BIT_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3447</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command End Bit Error Status Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_IDX_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3467</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Index Error Status Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_TOUT_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3487</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Timeout Error Status Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_CRC_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3507</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data CRC Error Status Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_END_BIT_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3527</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data End Bit Error Status Enable (SD/eMMC Mode only).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CUR_LMT_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3547</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Current Limit Error Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3567</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Auto CMD Error Status Enable (SD/eMMC Mode only).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADMA_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3587</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ADMA Error Status Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TUNING_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3607</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Tuning Error Status Enable (UHS-I Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESP_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3627</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Response Error Status Enable (SD Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BOOT_ACK_ERR_STAT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3651</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Boot Acknowledgment Error (eMMC Mode only)</csr:p>
         <csr:p></csr:p>
         <csr:p> Setting this bit to 1 enables setting of Boot Acknowledgment Error in Error Interrupt Status register (ERROR_INT_STAT_R).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR_STAT_EN1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3672</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>The 13th bit of Error Interrupt Status Enable register is reserved. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR_STAT_EN2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3693</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>The 14th bit of Error Interrupt Status Enable register is reserved. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR_STAT_EN3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3714</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>The 15th bit of Error Interrupt Status Enable register is reserved.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.NORMAL_INT_SIGNAL_EN_R</csr:referenceName>
       <csr:identifier>NORMAL_INT_SIGNAL_EN_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>4036</csr:linenumber>
       <csr:title>Normal Interrupt Signal Enable Register</csr:title>
       <csr:offset>0x38</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_NORMAL_INT_SIGNAL_EN_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register is used to select the interrupt status that is indicated to the Host System as the interrupt. All these status bits share the same 1-bit interrupt line. Setting any of these bits to 1, enables interrupt generation. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CMD_COMPLETE_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3747</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Complete Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>XFER_COMPLETE_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3767</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Transfer Complete Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BGAP_EVENT_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3787</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Block Gap Event Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DMA_INTERRUPT_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3807</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>DMA Interrupt Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUF_WR_READY_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3827</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Buffer Write Ready Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUF_RD_READY_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3847</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Buffer Read Ready Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_INSERTION_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3867</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Insertion Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_REMOVAL_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3887</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Removal Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CARD_INTERRUPT_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3907</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Card Interrupt Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_A_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3927</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_A (Embedded) Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_B_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3947</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_B (Embedded) Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_C_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3967</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>INT_C (Embedded) Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RE_TUNE_EVENT_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>3986</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Re-Tuning Event (UHS-I only) Signal Enable.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FX_EVENT_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4006</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>FX Event Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQE_EVENT_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4026</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Queuing Engine Event Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RSVD_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RSVD_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RSVD_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RSVD_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RSVD_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RSVD_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RSVD_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_NORMAL_INT_SIGNAL_EN_R_RSVD_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4035</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the NORMAL_INT_STAT_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.ERROR_INT_SIGNAL_EN_R</csr:referenceName>
       <csr:identifier>ERROR_INT_SIGNAL_EN_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>4373</csr:linenumber>
       <csr:title>Error Interrupt Signal Enable Register</csr:title>
       <csr:offset>0x3A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_ERROR_INT_SIGNAL_EN_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register is used to select the interrupt status that is notified to the Host System as an interrupt. All these status bits share the same 1-bit interrupt line. Setting any of these bits to 1 enables interrupt generation. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CMD_TOUT_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4068</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Timeout Error Signal Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_CRC_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4088</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command CRC Error Signal Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_END_BIT_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4108</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command End Bit Error Signal Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_IDX_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4128</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Index Error Signal Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_TOUT_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4148</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data Timeout Error Signal Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_CRC_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4168</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data CRC Error Signal Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DATA_END_BIT_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4188</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Data End Bit Error Signal Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CUR_LMT_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4208</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Current Limit Error Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4228</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Auto CMD Error Signal Enable (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADMA_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4248</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ADMA Error Signal Enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TUNING_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4268</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Tuning Error Signal Enable (UHS-I Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESP_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4288</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Response Error Signal Enable (SD Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BOOT_ACK_ERR_SIGNAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4312</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Boot Acknowledgment Error (eMMC Mode only).</csr:p>
         <csr:p></csr:p>
         <csr:p>Setting this bit to 1 enables generating interrupt signal when Boot Acknowledgement Error in Error Interrupt Status register is set.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR_SIGNAL_EN1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4332</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>The 14th bit of Error Interrupt Signal Enable is reserved.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR_SIGNAL_EN2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4352</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>The 15th bit of Error Interrupt Signal Enable is reserved.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_ERR_SIGNAL_EN3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4372</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>The 16th bit of Error Interrupt Signal Enable is reserved.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Masked</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.AUTO_CMD_STAT_R</csr:referenceName>
       <csr:identifier>AUTO_CMD_STAT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>4582</csr:linenumber>
       <csr:title>Auto CMD Status Register</csr:title>
       <csr:offset>0x3C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_AUTO_CMD_STAT_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register is used to indicate the CMD12 response error of Auto CMD12, and the CMD23 response error of Auto CMD23. The Host driver can determine the kind of Auto CMD12/CMD23 errors that can occur in this register. Auto CMD23 errors are indicated in bit 04-01. This register is valid only when Auto CMD Error is set. This register is applicable for an SD/eMMC mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD12_NOT_EXEC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4418</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Auto CMD12 Not Executed </csr:p>
         <csr:p></csr:p>
         <csr:p>If multiple memory block data transfer is not started due to a command error, this bit is not set because it is not necessary to issue an Auto CMD12. Setting this bit to 1 means that the Host Controller cannot issue Auto CMD12 to stop multiple memory block data transfer, due to some error. If this bit is set to 1, error status bits (D04-D01) is meaningless.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set to 0 when Auto CMD Error is generated by Auto CMD23.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Executed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Not Executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_TOUT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4444</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Auto CMD Timeout Error </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if no response is returned with 64 SDCLK cycles from the end bit of the command.</csr:p>
         <csr:p></csr:p>
         <csr:p>If this bit is set to 1, error status bits (D04-D01) are meaningless.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Time out</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_CRC_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4467</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Auto CMD CRC Error </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when detecting a CRC error in the command response.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>CRC Error Generated</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_EBIT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4490</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Auto CMD End Bit Error </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when detecting that the end bit of command response is 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>End Bit Error Generated</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_IDX_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4513</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Auto CMD Index Error </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set if the command index error occurs in response to a command.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>AUTO_CMD_RESP_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4539</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Auto CMD Response Error </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set when Response Error Check Enable in the Transfer Mode register is set to 1 and an error is detected in R1 response of either Auto CMD12 or CMD13. This status is ignored if any bit between D00 to D04 is set to 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4547</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the AUTO_CMD_STAR_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD_NOT_ISSUED_AUTO_CMD12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4573</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command Not Issued By Auto CMD12 Error </csr:p>
         <csr:p></csr:p>
         <csr:p>If this bit is set to 1, CMD_wo_DAT is not executed due to an Auto CMD12 Error (D04-D01) in this register.</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set to 0 when Auto CMD Error is generated by Auto CMD23.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Not Issued</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_15_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_15_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_15_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_15_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_15_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_15_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_15_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_15_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_AUTO_CMD_STAT_R_RSVD_15_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4581</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the AUTO_CMD_STAT_R register are reserved bits. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.HOST_CTRL2_R</csr:referenceName>
       <csr:identifier>HOST_CTRL2_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_HOST_CTRL2_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_HOST_CTRL2_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_HOST_CTRL2_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>4968</csr:linenumber>
       <csr:title>Host Control 2 Register</csr:title>
       <csr:offset>0x3E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_HOST_CTRL2_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register is used to control how the Host Controller operates. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>UHS_MODE_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS_MODE_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS_MODE_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS_MODE_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS_MODE_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS_MODE_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS_MODE_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS_MODE_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS_MODE_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4651</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>UHS Mode/eMMC Speed Mode Select</csr:p>
         <csr:p></csr:p>
         <csr:p> In eMMC mode, these bits are used to select eMMC Speed mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>  </csr:p>
         <csr:p>eMMC Speed Mode (eMMC mode only):</csr:p>
         <csr:p> - 0x0: Legacy</csr:p>
         <csr:p> - 0x1: High Speed SDR</csr:p>
         <csr:p> - 0x2: Reserved</csr:p>
         <csr:p> - 0x3: HS200</csr:p>
         <csr:p> - 0x4: High Speed DDR</csr:p>
         <csr:p> - 0x5: Reserved</csr:p>
         <csr:p> - 0x6: Reserved</csr:p>
         <csr:p> - 0x7: HS400 </csr:p>
         <csr:p> </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DDR50</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>DDR50/High Speed DDR</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD5</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD6</csr:identifier>
           <csr:value>0x6</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SDR104</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>SDR104/HS200</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SDR12</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SDR12/Legacy</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SDR25</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SDR25/High Speed SDR</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SDR50</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>SDR50</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UHS2</csr:identifier>
           <csr:value>0x7</csr:value>
           <csr:title>UHS-II/HS400</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SIGNALING_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_SIGNALING_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_SIGNALING_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_SIGNALING_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_SIGNALING_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_SIGNALING_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_SIGNALING_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_SIGNALING_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_SIGNALING_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4680</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>1.8V Signaling Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit controls voltage regulator for I/O cell in UHS-I/eMMC speed modes. Setting this bit from 0 to 1 starts changing the signal voltage from 3.3V to 1.8V. Host Controller clears this bit if switching to 1.8 signaling</csr:p>
         <csr:p>fails. The value is reflected on the uhs1_swvolt_en pin.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: This bit must be set for all UHS-I speed modes (SDR12/SDR25/SDR50/SDR104/DDR50).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>V_1_8</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1.8V Signalling</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>V_3_3</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>3.3V Signalling</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_STRENGTH_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_DRV_STRENGTH_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_DRV_STRENGTH_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_DRV_STRENGTH_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_DRV_STRENGTH_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_DRV_STRENGTH_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_DRV_STRENGTH_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_DRV_STRENGTH_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_DRV_STRENGTH_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4713</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Strength Select</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to select the Host Controller output driver in 1.8V signaling UHS-I/eMMC speed modes. The bit depends on setting of Preset Value Enable. The value is reflected on the uhs1_drv_sth pin.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver TYPEA is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver TYPEB is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver TYPEC is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver TYPED is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EXEC_TUNING</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_EXEC_TUNING_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_EXEC_TUNING_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_EXEC_TUNING_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_EXEC_TUNING_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_EXEC_TUNING_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_EXEC_TUNING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_EXEC_TUNING_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_EXEC_TUNING_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4737</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Execute Tuning </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is set to 1 to start the tuning procedure in UHS-I/eMMC speed modes and this bit is automatically cleared when tuning procedure is completed.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Tuned or Tuning completed</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Execute Tuning</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SAMPLE_CLK_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_SAMPLE_CLK_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_SAMPLE_CLK_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_SAMPLE_CLK_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_SAMPLE_CLK_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_SAMPLE_CLK_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_SAMPLE_CLK_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_SAMPLE_CLK_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_SAMPLE_CLK_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4766</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Sampling Clock Select </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used by the Host Controller to select the sampling clock in SD/eMMC mode to receive CMD and DAT. This bit is set by the tuning procedure and is valid after the completion of tuning (when Execute Tuning is cleared). Setting this bit to 1 means that tuning is completed successfully and setting this bit to 0 means that tuning has failed. The value is reflected on the sample_cclk_sel pin. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Fixed clock is used to sample data</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Tuned clock is used to sample data</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>UHS2_IF_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS2_IF_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS2_IF_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS2_IF_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS2_IF_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS2_IF_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS2_IF_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS2_IF_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_UHS2_IF_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4789</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>UHS-II Interface Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to enable the UHS-II Interface. The value is reflected on the uhs2_if_en pin.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SD/eMMC Interface Enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>UHS-II Interface Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_RSVD_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_RSVD_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_RSVD_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_RSVD_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_RSVD_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_RSVD_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_RSVD_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_RSVD_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4798</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the HOST_CTRL2_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADMA2_LEN_MODE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADMA2_LEN_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADMA2_LEN_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADMA2_LEN_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADMA2_LEN_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADMA2_LEN_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADMA2_LEN_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADMA2_LEN_MODE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADMA2_LEN_MODE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4821</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ADMA2 Length Mode</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit selects ADMA2 Length mode to be either 16-bit or 26-bit.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>16-bit Data Length Mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>26-bit Data Length Mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CMD23_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_CMD23_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_CMD23_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_CMD23_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_CMD23_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_CMD23_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_CMD23_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_CMD23_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_CMD23_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4845</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>CMD23 Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>If the card supports CMD23, this bit is set to 1. This bit is used to select Auto CMD23 or Auto CMD12 for ADMA3 data transfer.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Auto CMD23 is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD23 is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HOST_VER4_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_HOST_VER4_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_HOST_VER4_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_HOST_VER4_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_HOST_VER4_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_HOST_VER4_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_HOST_VER4_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_HOST_VER4_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_HOST_VER4_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4888</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Host Version 4 Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit selects either Version 3.00 compatible mode or Version 4 mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Functions of following fields are modified for Host Version 4 mode:</csr:p>
         <csr:p> - SDMA Address: SDMA uses ADMA System Address (05Fh-058h) instead of SDMA System Address register (003h-000h)</csr:p>
         <csr:p> - ADMA2/ADMA3 selection: ADMA3 is selected by DMA select in Host Control 1 register</csr:p>
         <csr:p> - 64-bit ADMA Descriptor Size: 128-bit descriptor is used instead of 96-bit descriptor when 64-bit Addressing is set to 1</csr:p>
         <csr:p> - Selection of 32-bit/64-bit System Addressing: Either 32-bit or 64-bit system addressing is selected by 64-bit Addressing bit in this register</csr:p>
         <csr:p> - 32-bit Block Count: SDMA System Address register (003h-000h) is modified to 32-bit Block Count register</csr:p>
         <csr:p> </csr:p>
         <csr:p>Note: It is recommended not to program ADMA3 Integrated Descriptor Address registers, UHS-II registers and Command Queuing registers (if applicable) while operating in Host version less than 4 mode (Host Version 4 Enable = 0).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Version 3.00 compatible mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Version 4 mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADDRESSING</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESSING_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESSING_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESSING_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESSING_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESSING_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESSING_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESSING_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_ADDRESSING_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4911</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>64-bit Addressing</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when Host Version 4 Enable is set to 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>32 bits addressing</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>64 bits addressing</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ASYNC_INT_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_ASYNC_INT_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_ASYNC_INT_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_ASYNC_INT_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_ASYNC_INT_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_ASYNC_INT_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_ASYNC_INT_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_ASYNC_INT_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_ASYNC_INT_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4935</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Asynchronous Interrupt Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit can be set if a card supports asynchronous interrupts and Asynchronous Interrupt Support is set to 1 in the Capabilities register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PRESET_VAL_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CTRL2_R_PRESET_VAL_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CTRL2_R_PRESET_VAL_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CTRL2_R_PRESET_VAL_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CTRL2_R_PRESET_VAL_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CTRL2_R_PRESET_VAL_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CTRL2_R_PRESET_VAL_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CTRL2_R_PRESET_VAL_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CTRL2_R_PRESET_VAL_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>4967</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Preset Value Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables automatic selection of SDCLK frequency and Driver strength Preset Value registers. When Preset Value Enable is set, SDCLK frequency generation (Frequency Select and Clock Generator</csr:p>
         <csr:p>Select) and the driver strength selection are performed by the controller. These values are selected from set of Preset Value registers based on selected speed mode.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: For more information, see the FAQ on Preset Register in the DWC_mshc Databook.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SDCLK and Driver Strength are controlled by Host Driver</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Automatic Selection by Preset Value are Enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.CAPABILITIES1_R</csr:referenceName>
       <csr:identifier>CAPABILITIES1_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_CAPABILITIES1_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_CAPABILITIES1_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_CAPABILITIES1_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>5407</csr:linenumber>
       <csr:title>Capabilities 1 Register - 0 to 31</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x3e6e0181</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_CAPABILITIES1_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register provides the Host Driver with information specific to the Host Controller implementation. The host controller may implement these values as fixed or loaded from the flash memory during power on initialization. Capabilities register is segregated into two 32-bit registers: CAPABILITIES1_R and CAPABILITIES2_R. The CAPABILITIES1_R register is the lower part of Capabilities register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TOUT_CLK_FREQ</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_FREQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_FREQ_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_FREQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_FREQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_FREQ_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_FREQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_FREQ_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_FREQ_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5001</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Timeout Clock Frequency </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit shows the base clock frequency used to detect Data Timeout Error. The Timeout Clock unit defines the unit of timeout clock frequency. It can be KHz or MHz.</csr:p>
         <csr:p> - 0x00 - Get information through another method</csr:p>
         <csr:p> - 0x01 -  1KHz /  1MHz</csr:p>
         <csr:p> - 0x02 -  2KHz /  2MHz</csr:p>
         <csr:p> - 0x03 -  3KHz /  3MHz</csr:p>
         <csr:p> -  ...........</csr:p>
         <csr:p> - 0x3F - 63KHz / 63MHz</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x01</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5009</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the CAPABILITIES1_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TOUT_CLK_UNIT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_UNIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_UNIT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_UNIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_UNIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_UNIT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_UNIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_UNIT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_TOUT_CLK_UNIT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5032</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Timeout Clock Unit </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit shows the unit of base clock frequency used to detect Data TImeout Error.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>KHZ</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>KHz</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MHZ</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>MHz</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BASE_CLK_FREQ</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_BASE_CLK_FREQ_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_BASE_CLK_FREQ_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_BASE_CLK_FREQ_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_BASE_CLK_FREQ_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_BASE_CLK_FREQ_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_BASE_CLK_FREQ_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_BASE_CLK_FREQ_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_BASE_CLK_FREQ_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5069</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Base Clock Frequency for SD clock </csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the base (maximum) clock frequency for the SD Clock. The definition of these bits depend on the Host Controller Version.</csr:p>
         <csr:p> - 6-Bit Base Clock Frequency: This mode is supported by the Host Controller version 1.00 and 2.00. The upper 2 bits are not effective and are always 0. The unit values are 1 MHz. The supported clock range is 10 MHz to 63 MHz.</csr:p>
         <csr:p> -- 0x00 - Get information through another method </csr:p>
         <csr:p> -- 0x01 - 1 MHz</csr:p>
         <csr:p> -- 0x02 - 2 MHz</csr:p>
         <csr:p> -- .............</csr:p>
         <csr:p> -- 0x3F - 63 MHz</csr:p>
         <csr:p> -- 0x40-0xFF - Not Supported </csr:p>
         <csr:p> - 8-Bit Base Clock Frequency: This mode is supported by the Host Controller version 3.00. The unit values are 1 MHz. The supported clock range is 10 MHz to 255 MHz.</csr:p>
         <csr:p> -- 0x00 - Get information through another method </csr:p>
         <csr:p> -- 0x01 - 1 MHz</csr:p>
         <csr:p> -- 0x02 - 2 MHz</csr:p>
         <csr:p> -- ............</csr:p>
         <csr:p> -- 0xFF - 255 MHz</csr:p>
         <csr:p>If the frequency is 16.5 MHz, the larger value is set to 0001001b (17 MHz) because the Host Driver uses this value to calculate the clock divider value and it does not exceed the upper limit of the SD Clock frequency. If these bits are all 0, the Host system has to get information using a different method.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x01</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MAX_BLK_LEN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_MAX_BLK_LEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_MAX_BLK_LEN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_MAX_BLK_LEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_MAX_BLK_LEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_MAX_BLK_LEN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_MAX_BLK_LEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_MAX_BLK_LEN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_MAX_BLK_LEN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5103</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Maximum Block Length</csr:p>
         <csr:p> </csr:p>
         <csr:p>This bit indicates the maximum block size that the Host driver can read and write to the buffer in the Host Controller. The buffer transfers this block size without wait cycles. The transfer block length is always 512 bytes for the SD Memory irrespective of this bit</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>17</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1024 Byte</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>THREE</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TWO</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>2048 Byte</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ZERO</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>512 Byte</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>Embedded_8_BIT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_EMBEDDED_8_BIT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_EMBEDDED_8_BIT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_EMBEDDED_8_BIT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_EMBEDDED_8_BIT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_EMBEDDED_8_BIT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_EMBEDDED_8_BIT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_EMBEDDED_8_BIT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_EMBEDDED_8_BIT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5127</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>8-bit Support for Embedded Device</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether the Host Controller is capable of using an 8-bit bus width mode. This bit is not effective when the Slot Type is set to 10b.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>18</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>8-bit Bus Width not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>8-bit Bus Width Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADMA2_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADMA2_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADMA2_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADMA2_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADMA2_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADMA2_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADMA2_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADMA2_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_ADMA2_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5150</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ADMA2 Support</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether the Host Controller is capable of using ADMA2.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>ADMA2 not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ADMA2 Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_20</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_20_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_20_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_20_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_20_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_20_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_20_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_20_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_RSVD_20_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5158</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the CAPABILITIES1_R is a reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>HIGH_SPEED_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_HIGH_SPEED_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5182</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>High Speed Support </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether the Host Controller and the Host System supports High Speed mode and they can supply the SD Clock frequency from 25 MHz to 50 MHz.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>High Speed not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>High Speed Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SDMA_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_SDMA_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SDMA_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SDMA_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_SDMA_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_SDMA_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_SDMA_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_SDMA_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_SDMA_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5206</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDMA Support</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether the Host Controller is capable of using SDMA to transfer data between the system memory and the Host Controller directly.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SDMA not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SDMA Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SUS_RES_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_SUS_RES_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SUS_RES_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SUS_RES_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_SUS_RES_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_SUS_RES_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_SUS_RES_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_SUS_RES_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_SUS_RES_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5231</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Suspense/Resume Support</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether the Host Controller supports Suspend/Resume functionality. If this bit is 0, the Host Driver does not issue either Suspend or Resume commands because the Suspend and Resume mechanism is not supported.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VOLT_33</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_33_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_33_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_33_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_33_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_33_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_33_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_33_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_33_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5251</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Voltage Support for 3.3V</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>24</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>3.3V Not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>3.3V Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VOLT_30</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_30_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_30_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_30_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_30_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_30_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_30_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_30_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_30_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5271</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Voltage Support for SD 3.0V or Embedded 1.2V</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>25</csr:msb>
         <csr:lsb>25</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SD 3.0V or Embedded 1.2V Not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SD 3.0V or Embedded Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VOLT_18</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_18_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_18_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_18_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_18_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_18_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_18_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_18_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_VOLT_18_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5291</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Voltage Support for 1.8V</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>26</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>1.8V Not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1.8V Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SYS_ADDR_64_V4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5325</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>64-bit System Address Support for V4</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit sets the Host Controller to support 64-bit System Addressing of V4 mode. When this bit is set to 1, full or part of 64-bit address must be used to decode the Host Controller Registers so that Host Controller Registers can be placed above system memory area. 64-bit address decode of Host Controller registers is effective regardless of setting to 64-bit Addressing in Host Control 2.</csr:p>
         <csr:p></csr:p>
         <csr:p>If this bit is set to 1, 64-bit DMA Addressing for version 4 is enabled by setting Host Version 4 Enable </csr:p>
         <csr:p>(HOST_VER4_ENABLE = 1) and by setting 64-bit Addressing (ADDRESSING =1) in the Host Control 2 register. SDMA can be used and ADMA2 uses 128-bit Descriptor.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>64-bit System Address for V4 is Not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>64-bit System Address for V4 is Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SYS_ADDR_64_V3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_SYS_ADDR_64_V3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5355</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>64-bit System Address Support for V3</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit sets the Host controller to support 64-bit System Addressing of V3 mode. </csr:p>
         <csr:p></csr:p>
         <csr:p>SDMA cannot be used in 64-bit Addressing in Version 3 Mode. </csr:p>
         <csr:p></csr:p>
         <csr:p>If this bit is set to 1, 64-bit ADMA2 with using 96-bit Descriptor can be enabled by setting Host Version 4 Enable (HOST_VER4_ENABLE = 0) and DMA select (DMA_SEL = 11b).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>64-bit System Address for V3 is Not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>64-bit System Address for V3 is Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ASYNC_INT_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_ASYNC_INT_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_ASYNC_INT_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_ASYNC_INT_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_ASYNC_INT_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_ASYNC_INT_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_ASYNC_INT_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_ASYNC_INT_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_ASYNC_INT_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5375</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Asynchronous Interrupt Support (SD Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Asynchronous Interrupt Not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Asynchronous Interrupt Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SLOT_TYPE_R</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES1_R_SLOT_TYPE_R_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SLOT_TYPE_R_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES1_R_SLOT_TYPE_R_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES1_R_SLOT_TYPE_R_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES1_R_SLOT_TYPE_R_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES1_R_SLOT_TYPE_R_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES1_R_SLOT_TYPE_R_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES1_R_SLOT_TYPE_R_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5406</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Slot Type </csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate usage of a slot by a specific Host System.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EMBEDDED_SLOT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Embedded Slot for one Device</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>REMOVABLE_SLOT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Removable Card Slot</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SHARED_SLOT</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Shared Bus Slot (SD mode)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UHS2_EMBEDDED_SLOT</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>UHS-II Multiple Embedded Devices</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.CAPABILITIES2_R</csr:referenceName>
       <csr:identifier>CAPABILITIES2_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_CAPABILITIES2_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_CAPABILITIES2_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_CAPABILITIES2_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>5752</csr:linenumber>
       <csr:title>Capabilities Register - 32 to 63</csr:title>
       <csr:offset>0x44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00008077</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_CAPABILITIES2_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register provides the Host Driver with information specific to the Host Controller implementation. The host controller may implement these values as fixed or as loaded from flash memory during power on initialization. Capabilities register is segregated into two 32-bit registers, namely CAPABILITIES1_R and CAPABILITIES2_R. The CAPABILITIES2_R register is upper part of Capabilities register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SDR50_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR50_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR50_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR50_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR50_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR50_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR50_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR50_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR50_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5446</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDR50 Support (UHS-I only)</csr:p>
         <csr:p></csr:p>
         <csr:p>Thsi bit indicates that SDR50 is supported. The bit 13 (USE_TUNING_SDR50) indicates whether SDR50 requires tuning or not.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SDR50 is not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SDR50 is supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SDR104_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR104_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR104_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR104_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR104_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR104_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR104_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR104_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_SDR104_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5468</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDR104 Support (UHS-I only)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit mentions that SDR104 requires tuning.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SDR104 is not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SDR104 is supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DDR50_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_DDR50_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_DDR50_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_DDR50_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_DDR50_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_DDR50_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_DDR50_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_DDR50_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_DDR50_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5487</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DDR50 Support (UHS-I only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DDR50 is not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DDR50 is supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>UHS2_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_UHS2_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_UHS2_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_UHS2_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_UHS2_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_UHS2_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_UHS2_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_UHS2_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_UHS2_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5510</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>UHS-II Support (UHS-II only)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether Host Controller supports UHS-II.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>UHS-II is not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>UHS-II is supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_TYPEA</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEA_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEA_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEA_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEA_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEA_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEA_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEA_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEA_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5533</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Type A Support (UHS-I only)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates support of Driver Type A for 1.8 Signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type A is not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_TYPEC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPEC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5556</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Type C Support (UHS-I only)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates support of Driver Type C for 1.8 Signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type C is not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type C is supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_TYPED</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPED_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPED_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPED_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPED_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPED_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPED_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_DRV_TYPED_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5579</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Type D Support (UHS-I only) </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates support of Driver Type D for 1.8 Signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type D is not supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type D is supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_39</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_39_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_39_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_39_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_39_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_39_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_39_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_39_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_39_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5587</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (RSVD_39) of the CAPABILITIES2_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RETUNE_CNT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_RETUNE_CNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RETUNE_CNT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RETUNE_CNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_RETUNE_CNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_RETUNE_CNT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_RETUNE_CNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_RETUNE_CNT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_RETUNE_CNT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5606</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Timer Count for Re-Tuning (UHS-I only)</csr:p>
         <csr:p> - 0x0: Re-Tuning Timer disabled</csr:p>
         <csr:p> - 0x1: 1 seconds</csr:p>
         <csr:p> - 0x2: 2 seconds</csr:p>
         <csr:p> - 0x3: 4 seconds</csr:p>
         <csr:p> -  ........</csr:p>
         <csr:p> - 0xB: 1024 seconds</csr:p>
         <csr:p> - 0xC: Reserved</csr:p>
         <csr:p> - 0xD: Reserved</csr:p>
         <csr:p> - 0xE: Reserved</csr:p>
         <csr:p> - 0xF: Get information from other source</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_44</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_44_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_44_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_44_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_44_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_44_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_44_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_44_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_44_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5614</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (RSVD_44) of the CAPABILITIES2_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>USE_TUNING_SDR50</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_USE_TUNING_SDR50_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_USE_TUNING_SDR50_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_USE_TUNING_SDR50_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_USE_TUNING_SDR50_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_USE_TUNING_SDR50_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_USE_TUNING_SDR50_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_USE_TUNING_SDR50_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_USE_TUNING_SDR50_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5633</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Use Tuning for SDR50 (UHS-I only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ONE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SDR50 requires tuning</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ZERO</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SDR50 does not require tuning</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RE_TUNING_MODES</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_RE_TUNING_MODES_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RE_TUNING_MODES_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RE_TUNING_MODES_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_RE_TUNING_MODES_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_RE_TUNING_MODES_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_RE_TUNING_MODES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_RE_TUNING_MODES_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_RE_TUNING_MODES_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5664</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Re-Tuning Modes (UHS-I only)</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits select the re-tuning method and limit the maximum data length.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MODE1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Timer</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MODE2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Timer and Re-Tuning Request (Not supported)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MODE3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Auto Re-Tuning (for transfer)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RSVD_MODE</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Reserved</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_MUL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_CLK_MUL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_CLK_MUL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_CLK_MUL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_CLK_MUL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_CLK_MUL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_CLK_MUL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_CLK_MUL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_CLK_MUL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5683</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Multiplier</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the clock multiplier of the programmable clock generator. Setting these bits to 0 means that the Host Controller does not support a programmable clock generator.</csr:p>
         <csr:p> - 0x0: Clock Multiplier is not Supported</csr:p>
         <csr:p> - 0x1: Clock Multiplier M = 2</csr:p>
         <csr:p> - 0x2: Clock Multiplier M = 3</csr:p>
         <csr:p> -   .........</csr:p>
         <csr:p> - 0xFF: Clock Multiplier M = 256</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_56_58</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_56_58_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_56_58_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_56_58_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_56_58_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_56_58_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_56_58_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_56_58_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_56_58_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5691</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD_56_58) of the CAPABILITIES2_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADMA3_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADMA3_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADMA3_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADMA3_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADMA3_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADMA3_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADMA3_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADMA3_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_ADMA3_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5714</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ADMA3 Support </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates whether the Host Controller is capable of using ADMA3.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>ADMA3 not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ADMA3 Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VDD2_18V_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_VDD2_18V_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_VDD2_18V_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_VDD2_18V_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_VDD2_18V_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_VDD2_18V_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_VDD2_18V_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_VDD2_18V_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_VDD2_18V_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5735</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>1.8V VDD2 Support</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates support of VDD2 for the Host System.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>1.8V VDD2 is not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>1.8V VDD2 is Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_61</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_61_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_61_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_61_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_61_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_61_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_61_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_61_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_61_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5743</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (RSVD_61) of the CAPABILITIES2_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>29</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_62_63</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_62_63_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_62_63_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_62_63_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_62_63_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_62_63_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_62_63_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_62_63_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CAPABILITIES2_R_RSVD_62_63_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5751</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD_62_63) of the CAPABILITIES2_R register are reserved bits. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>30</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.CURR_CAPABILITIES1_R</csr:referenceName>
       <csr:identifier>CURR_CAPABILITIES1_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>5818</csr:linenumber>
       <csr:title>Maximum Current Capabilities Register - 0 to 31</csr:title>
       <csr:offset>0x48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_CURR_CAPABILITIES1_R</csr:typeName>
        <csr:description>
         <csr:p>This register indicate the maximum current capability for each voltage, for VDD1. The value is meaningful if the Voltage Support is set in the Capabilities</csr:p>
         <csr:p>register. If this information is supplied by the Host System through another method, all the Maximum Current Capabilities registers are set to 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MAX_CUR_33V</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_33V_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_33V_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_33V_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_33V_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_33V_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_33V_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_33V_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_33V_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5779</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Current for 3.3V</csr:p>
         <csr:p>This bit specifies the Maximum Current for 3.3V VDD1 power supply for the card.</csr:p>
         <csr:p> - 0: Get information through another method</csr:p>
         <csr:p> - 1: 4mA</csr:p>
         <csr:p> - 2: 8mA</csr:p>
         <csr:p> - 3: 13mA</csr:p>
         <csr:p> - .......</csr:p>
         <csr:p> - 255: 1020mA</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MAX_CUR_30V</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_30V_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_30V_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_30V_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_30V_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_30V_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_30V_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_30V_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_30V_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5794</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Current for 3.0V</csr:p>
         <csr:p>This bit specifies the Maximum Current for 3.0V VDD1 power supply for the card.</csr:p>
         <csr:p> - 0: Get information through another method</csr:p>
         <csr:p> - 1: 4mA</csr:p>
         <csr:p> - 2: 8mA</csr:p>
         <csr:p> - 3: 13mA</csr:p>
         <csr:p> - .......</csr:p>
         <csr:p> - 255: 1020mA</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MAX_CUR_18V</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_18V_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_18V_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_18V_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_18V_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_18V_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_18V_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_18V_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_MAX_CUR_18V_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5809</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Current for 1.8V</csr:p>
         <csr:p>This bit specifies the Maximum Current for 1.8V VDD1 power supply for the card.</csr:p>
         <csr:p> - 0: Get information through another method</csr:p>
         <csr:p> - 1: 4mA</csr:p>
         <csr:p> - 2: 8mA</csr:p>
         <csr:p> - 3: 13mA</csr:p>
         <csr:p> - .......</csr:p>
         <csr:p> - 255: 1020mA</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_31_24</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_RSVD_31_24_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_RSVD_31_24_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_RSVD_31_24_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_RSVD_31_24_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_RSVD_31_24_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_RSVD_31_24_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_RSVD_31_24_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CURR_CAPABILITIES1_R_RSVD_31_24_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5817</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CURR_CAPABILITIES1_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.CURR_CAPABILITIES2_R</csr:referenceName>
       <csr:identifier>CURR_CAPABILITIES2_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>5854</csr:linenumber>
       <csr:title>Maximum Current Capabilities  Register - 32 to 63</csr:title>
       <csr:offset>0x4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_CURR_CAPABILITIES2_R</csr:typeName>
        <csr:description>
         <csr:p>This register indicates the maximum current capability for each voltage (for VDD2). The value is meaningful if Voltage Support is set in the Capabilities</csr:p>
         <csr:p>register. If this information is supplied by the Host System through another method, all the Maximum Current Capabilities registers are set to 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MAX_CUR_VDD2_18V</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5845</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Current for 1.8V VDD2</csr:p>
         <csr:p>This bit specifies the Maximum Current for 1.8V VDD2 power supply for the UHS-II card.</csr:p>
         <csr:p> - 0: Get information through another method</csr:p>
         <csr:p> - 1: 4mA</csr:p>
         <csr:p> - 2: 8mA</csr:p>
         <csr:p> - 3: 13mA</csr:p>
         <csr:p> - .......</csr:p>
         <csr:p> - 255: 1020mA</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_63_40</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_RSVD_63_40_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_RSVD_63_40_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_RSVD_63_40_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_RSVD_63_40_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_RSVD_63_40_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_RSVD_63_40_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_RSVD_63_40_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_CURR_CAPABILITIES2_R_RSVD_63_40_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5853</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CURR_CAPABILITIES2_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.FORCE_AUTO_CMD_STAT_R</csr:referenceName>
       <csr:identifier>FORCE_AUTO_CMD_STAT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6031</csr:linenumber>
       <csr:title>Force Event Register for Auto CMD Error Status register</csr:title>
       <csr:offset>0x50</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_FORCE_AUTO_CMD_STAT_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>The register is not a physically implemented but is an address at which the Auto CMD Error Status register can be written.This register is applicable for an SD/eMMC mode.</csr:p>
         <csr:p> - 1 : Sets each bit of the Auto CMD Error Status register</csr:p>
         <csr:p> - 0 : No effect</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FORCE_AUTO_CMD12_NOT_EXEC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5887</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Force Event for Auto CMD12 Not Executed</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD12 Not Executed Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_AUTO_CMD_TOUT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5908</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Force Event for Auto CMD Timeout Error</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD Timeout Error Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_AUTO_CMD_CRC_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5929</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Force Event for Auto CMD CRC Error</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD CRC Error Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_AUTO_CMD_EBIT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5950</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Force Event for Auto CMD End Bit Error</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD End Bit Error Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_AUTO_CMD_IDX_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5971</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Force Event for Auto CMD Index Error</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD Index Error Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_AUTO_CMD_RESP_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>5992</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Force Event for Auto CMD Response Error</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD Response Error Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6001</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit of the FORCE_AUTO_CMD_STAT_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_CMD_NOT_ISSUED_AUTO_CMD12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6021</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Command Not Issued By Auto CMD12 Error</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command Not Issued By Auto CMD12 Error Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_15_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_15_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_15_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_15_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_15_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_15_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_15_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_15_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_AUTO_CMD_STAT_R_RSVD_15_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6030</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the FORCE_AUTO_CMD_STAT_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.FORCE_ERROR_INT_STAT_R</csr:referenceName>
       <csr:identifier>FORCE_ERROR_INT_STAT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6320</csr:linenumber>
       <csr:title>Force Event Register for Error Interrupt Status</csr:title>
       <csr:offset>0x52</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_FORCE_ERROR_INT_STAT_R</csr:typeName>
        <csr:description>
         <csr:p>This register is not physically implemented but is an address at which the Error Interrupt Status register can be written. The effect of a write to this</csr:p>
         <csr:p>address is reflected in the Error Interrupt Status register if the corresponding bit of the Error Interrupt Status Enable register is set. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FORCE_CMD_TOUT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6064</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Command Timeout Error (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command Timeout Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_CMD_CRC_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6083</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Command CRC Error (SD/eMMC Mode only) </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command CRC Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_CMD_END_BIT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6102</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Command End Bit Error (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command End Bit Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_CMD_IDX_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6121</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Command Index Error (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Command Index Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_DATA_TOUT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6140</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Data Timeout Error (SD/eMMC Mode only) </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data Timeout Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_DATA_CRC_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6159</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Data CRC Error (SD/eMMC Mode only) </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data CRC Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_DATA_END_BIT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6178</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Data End Bit Error (SD/eMMC Mode only) </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Data End Bit Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_CUR_LMT_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6197</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Current Limit Error </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Current Limit Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_AUTO_CMD_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6216</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Auto CMD Error (SD/eMMC Mode only)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Auto CMD Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_ADMA_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6235</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for ADMA Error</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ADMA  Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_TUNING_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6254</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Tuning Error (UHS-I Mode only) </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Tuning Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_RESP_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6273</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Response Error (SD Mode only) </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Response Error  Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_BOOT_ACK_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6292</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Force Event for Boot Ack error </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Not Affected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Boot ack Error Status is set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_VENDOR_ERR1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6301</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (FORCE_VENDOR_ERR1) of the FORCE_ERROR_INT_STAT_R register is reserved. It always returns 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_VENDOR_ERR2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6310</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (FORCE_VENDOR_ERR2) of the FORCE_ERROR_INT_STAT_R register is reserved. It always returns 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>FORCE_VENDOR_ERR3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6319</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (FORCE_VENDOR_ERR3) of the FORCE_ERROR_INT_STAT_R register is reserved. It always returns 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.ADMA_ERR_STAT_R</csr:referenceName>
       <csr:identifier>ADMA_ERR_STAT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6400</csr:linenumber>
       <csr:title>ADMA Error Status Register</csr:title>
       <csr:offset>0x54</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_ADMA_ERR_STAT_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register stores the ADMA state during an ADMA error. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ADMA_ERR_STATES</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_ERR_STATES_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_ERR_STATES_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_ERR_STATES_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_ERR_STATES_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_ERR_STATES_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_ERR_STATES_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_ERR_STATES_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_ERR_STATES_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6364</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ADMA Error States</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the state of ADMA when an error occurs during ADMA data transfer.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ST_FDS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Fetch Descriptor - SYS_ADR register points to the error descriptor</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ST_STOP</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Stop DMA - SYS_ADR register points to a location next to the error descriptor</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ST_TFR</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Transfer Data - SYS_ADR register points to a location next to the error descriptor</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNUSED</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Never set this state</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ADMA_LEN_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_LEN_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_LEN_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_LEN_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_LEN_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_LEN_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_LEN_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_LEN_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_ADMA_LEN_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6391</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ADMA Length Mismatch Error States</csr:p>
         <csr:p></csr:p>
         <csr:p>This error occurs in the following instances:</csr:p>
         <csr:p> - While the Block Count Enable is being set, the total data length specified by the Descriptor table is different from that specified by the Block Count and Block Length</csr:p>
         <csr:p> - When the total data length cannot be divided by the block length</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ERROR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Error</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NO_ERR</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>No Error</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_7_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_RSVD_7_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_RSVD_7_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_RSVD_7_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_RSVD_7_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_RSVD_7_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_RSVD_7_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_RSVD_7_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ADMA_ERR_STAT_R_RSVD_7_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6399</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the ADMA_ERR_STAT_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.ADMA_SA_LOW_R</csr:referenceName>
       <csr:identifier>ADMA_SA_LOW_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6428</csr:linenumber>
       <csr:title>ADMA System Address Register - Low</csr:title>
       <csr:offset>0x58</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_ADMA_SA_LOW_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register holds the lower 32-bit system address for DMA transfer. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ADMA_SA_LOW</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADMA_SA_LOW_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADMA_SA_LOW_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADMA_SA_LOW_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADMA_SA_LOW_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADMA_SA_LOW_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADMA_SA_LOW_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADMA_SA_LOW_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ADMA_SA_LOW_R_ADMA_SA_LOW_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6427</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>ADMA System Address</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the lower 32 bits of the ADMA system address.</csr:p>
         <csr:p> - SDMA: If Host Version 4 Enable is set to 1, this register stores the system address of the data location</csr:p>
         <csr:p> - ADMA2: This register stores the byte address of the executing command of the descriptor table</csr:p>
         <csr:p> - ADMA3: This register is set by ADMA3. ADMA2 increments the address of this register that points to the next line, every time a Descriptor line is fetched.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.ADMA_SA_HIGH_R</csr:referenceName>
       <csr:identifier>ADMA_SA_HIGH_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6447</csr:linenumber>
       <csr:title>ADMA System Address Register - High</csr:title>
       <csr:offset>0x5C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_ADMA_SA_HIGH_R</csr:typeName>
        <csr:description>
         <csr:p>This register holds the upper 32-bit system address for the DMA transfer. This register is applicable for an SD/eMMC/UHS-II mode.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ADMA_SA_HIGH</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADMA_SA_HIGH_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADMA_SA_HIGH_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADMA_SA_HIGH_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADMA_SA_HIGH_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADMA_SA_HIGH_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADMA_SA_HIGH_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADMA_SA_HIGH_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_ADMA_SA_HIGH_R_ADMA_SA_HIGH_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6446</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>ADMA System Address</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the higher 32-bit of the ADMA system address.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_INIT_R</csr:referenceName>
       <csr:identifier>PRESET_INIT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_INIT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_INIT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_INIT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_INIT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6533</csr:linenumber>
       <csr:title>Preset Value for Initialization</csr:title>
       <csr:offset>0x60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_INIT_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register defines Preset Value for Initialization in SD/eMMC mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_INIT_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_INIT_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_INIT_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_INIT_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_INIT_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_INIT_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_INIT_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_INIT_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6469</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>10-bit preset value to be set in SDCLK/RCLK Frequency Select field of the Clock Control register described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_INIT_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_INIT_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_INIT_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_INIT_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_INIT_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_INIT_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_INIT_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_INIT_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6492</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when the Host Controller supports a programmable clock generator.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_INIT_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_INIT_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_INIT_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_INIT_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_INIT_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_INIT_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_INIT_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_INIT_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6500</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESET_INIT_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_INIT_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_INIT_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_INIT_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_INIT_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_INIT_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_INIT_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_INIT_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_INIT_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6532</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate that the Driver strength is supported by 1.8V signaling bus speed modes. These bits are meaningless for 3.3V signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_DS_R</csr:referenceName>
       <csr:identifier>PRESET_DS_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_DS_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_DS_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_DS_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_DS_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6619</csr:linenumber>
       <csr:title>Preset Value for Default Speed</csr:title>
       <csr:offset>0x62</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_DS_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register defines Preset Value for Default Speed mode in SD mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_DS_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_DS_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_DS_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_DS_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_DS_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_DS_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_DS_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_DS_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6555</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>10-bit preset value to be set in SDCLK/RCLK Frequency Select field of the Clock Control register described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_DS_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_DS_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_DS_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_DS_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_DS_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_DS_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_DS_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_DS_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6578</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when Host Controller supports programmable clock generator.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_DS_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_DS_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_DS_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_DS_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_DS_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_DS_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_DS_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_DS_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6586</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESET_DS_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_DS_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_DS_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_DS_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_DS_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_DS_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_DS_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_DS_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_DS_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6618</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the Driver strength value supported by 1.8V signaling bus speed modes. This field is meaningless for the Default speed mode as it uses 3.3V signaling. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_HS_R</csr:referenceName>
       <csr:identifier>PRESET_HS_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_HS_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_HS_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_HS_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_HS_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6705</csr:linenumber>
       <csr:title>Preset Value for High Speed</csr:title>
       <csr:offset>0x64</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_HS_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register defines Preset Value for High Speed mode in SD mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_HS_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_HS_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_HS_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_HS_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_HS_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_HS_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_HS_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_HS_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6641</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>10-bit preset value to be set in SDCLK/RCLK Frequency Select field of the Clock Control register described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_HS_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_HS_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_HS_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_HS_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_HS_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_HS_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_HS_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_HS_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6664</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when Host Controller supports programmable clock generator.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_HS_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_HS_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_HS_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_HS_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_HS_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_HS_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_HS_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_HS_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6672</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESET_HS_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_HS_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_HS_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_HS_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_HS_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_HS_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_HS_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_HS_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_HS_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6704</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the Driver strength value supported by 1.8V signaling bus speed modes. This field is meaningless for High speed mode as it uses 3.3V signaling. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_SDR12_R</csr:referenceName>
       <csr:identifier>PRESET_SDR12_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_SDR12_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_SDR12_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_SDR12_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_SDR12_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6791</csr:linenumber>
       <csr:title>Preset Value for SDR12</csr:title>
       <csr:offset>0x66</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_SDR12_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register defines Preset Value for SDR12 and Legacy speed mode in SD and eMMC mode respectively.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR12_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR12_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR12_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR12_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR12_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR12_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR12_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR12_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6727</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>10-bit preset value to be set in SDCLK/RCLK Frequency Select field of the Clock Control register described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR12_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR12_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR12_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR12_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR12_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR12_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR12_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR12_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6750</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when Host Controller supports programmable clock generator</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR12_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR12_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR12_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR12_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR12_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR12_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR12_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR12_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6758</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESET_SDR12_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR12_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR12_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR12_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR12_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR12_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR12_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR12_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR12_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6790</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the Driver strength value supported for the SDR12 bus speed mode. These bits are meaningless for 3.3V signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_SDR25_R</csr:referenceName>
       <csr:identifier>PRESET_SDR25_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_SDR25_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_SDR25_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_SDR25_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_SDR25_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6877</csr:linenumber>
       <csr:title>Preset Value for SDR25</csr:title>
       <csr:offset>0x68</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_SDR25_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register defines Preset Value for SDR25 and High Speed SDR speed mode in SD and eMMC mode respectively.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR25_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR25_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR25_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR25_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR25_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR25_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR25_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR25_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6813</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>10-bit preset value to be set in SDCLK/RCLK Frequency Select field of the Clock Control register described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR25_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR25_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR25_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR25_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR25_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR25_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR25_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR25_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6836</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when Host Controller supports programmable clock generator.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR25_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR25_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR25_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR25_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR25_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR25_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR25_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR25_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6844</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESET_SDR25_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR25_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR25_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR25_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR25_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR25_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR25_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR25_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR25_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6876</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the Driver strength value supported for the SDR25 bus speed mode. These bits are meaningless for 3.3V signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_SDR50_R</csr:referenceName>
       <csr:identifier>PRESET_SDR50_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_SDR50_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_SDR50_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_SDR50_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_SDR50_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>6963</csr:linenumber>
       <csr:title>Preset Value for SDR50</csr:title>
       <csr:offset>0x6A</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_SDR50_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register defines Preset Value for SDR50 speed mode in SD mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR50_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR50_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR50_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR50_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR50_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR50_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR50_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR50_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6899</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>10-bit preset value to be set in SDCLK/RCLK Frequency Select field of the Clock Control register described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR50_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR50_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR50_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR50_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR50_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR50_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR50_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR50_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6922</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when Host Controller supports programmable clock generator.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR50_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR50_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR50_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR50_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR50_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR50_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR50_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR50_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6930</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESET_SDR50_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR50_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR50_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR50_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR50_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR50_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR50_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR50_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR50_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6962</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate Driver strength value supported for SDR50 bus speed mode. These bits are meaningless for 3.3V signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_SDR104_R</csr:referenceName>
       <csr:identifier>PRESET_SDR104_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_SDR104_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_SDR104_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_SDR104_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_SDR104_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7049</csr:linenumber>
       <csr:title>Preset Value for SDR104</csr:title>
       <csr:offset>0x6C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_SDR104_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register defines Preset Value for SDR104 and HS200 speed modes in the SD and eMMC modes, respectively.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR104_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR104_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR104_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR104_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR104_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR104_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR104_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR104_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>6985</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits specify a 10-bit preset value that must be set in the SDCLK/RCLK Frequency Select field of the Clock Control register described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR104_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR104_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR104_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR104_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR104_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR104_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR104_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR104_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7008</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when Host Controller supports programmable clock generator.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR104_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR104_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR104_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR104_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR104_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR104_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR104_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR104_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7016</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESET_SDR104_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_SDR104_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_SDR104_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_SDR104_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_SDR104_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_SDR104_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_SDR104_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_SDR104_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_SDR104_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7048</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate Driver strength value supported for SDR104 bus speed mode. These bits are meaningless for 3.3V signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_DDR50_R</csr:referenceName>
       <csr:identifier>PRESET_DDR50_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_DDR50_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_DDR50_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_DDR50_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_DDR50_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7134</csr:linenumber>
       <csr:title>Preset Value for DDR50</csr:title>
       <csr:offset>0x6E</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_DDR50_R</csr:typeName>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>This register defines the Preset Value for DDR50 and High Speed DDR speed modes in the SD and eMMC modes, respectively.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_DDR50_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_DDR50_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_DDR50_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_DDR50_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_DDR50_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_DDR50_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_DDR50_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_DDR50_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7071</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits specify a 10-bit preset value that must be set in the SDCLK/RCLK Frequency Select field of the Clock Control register, as described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_DDR50_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_DDR50_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_DDR50_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_DDR50_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_DDR50_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_DDR50_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_DDR50_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_DDR50_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7094</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when Host Controller supports programmable clock generator.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_DDR50_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_DDR50_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_DDR50_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_DDR50_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_DDR50_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_DDR50_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_DDR50_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_DDR50_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7102</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the PRESET_DDR50_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_DDR50_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_DDR50_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_DDR50_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_DDR50_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_DDR50_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_DDR50_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_DDR50_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_DDR50_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7133</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate Driver strength value supported for DDR50 bus speed mode. These bits are meaningless for 3.3V signaling.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.PRESET_UHS2_R</csr:referenceName>
       <csr:identifier>PRESET_UHS2_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PRESET_UHS2_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PRESET_UHS2_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PRESET_UHS2_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PRESET_UHS2_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7217</csr:linenumber>
       <csr:title>Preset Value for UHS-II</csr:title>
       <csr:offset>0x74</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_PRESET_UHS2_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to hold the preset value for UHS-II and HS400 speed modes in the SD and eMMC modes, respectively.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>FREQ_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_UHS2_R_FREQ_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_UHS2_R_FREQ_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_UHS2_R_FREQ_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_UHS2_R_FREQ_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_UHS2_R_FREQ_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_UHS2_R_FREQ_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_UHS2_R_FREQ_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_UHS2_R_FREQ_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7154</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>SDCLK/RCLK Frequency Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits specify the 10-bit preset value that must be set in the SDCLK/RCLK Frequency Select field of the Clock Control register, as described by a Host System.</csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_GEN_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_UHS2_R_CLK_GEN_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_UHS2_R_CLK_GEN_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_UHS2_R_CLK_GEN_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_UHS2_R_CLK_GEN_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_UHS2_R_CLK_GEN_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_UHS2_R_CLK_GEN_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_UHS2_R_CLK_GEN_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_UHS2_R_CLK_GEN_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7176</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clock Generator Select Value</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is effective when the Host Controller supports a programmable clock generator.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>10</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Host Controller Ver2.0 Compatible Clock Generator</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PROG</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Programmable Clock Generator</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_UHS2_R_RSVD_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_UHS2_R_RSVD_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_UHS2_R_RSVD_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_UHS2_R_RSVD_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_UHS2_R_RSVD_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_UHS2_R_RSVD_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_UHS2_R_RSVD_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_UHS2_R_RSVD_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7184</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of UHS-II Preset register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>13</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DRV_SEL_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PRESET_UHS2_R_DRV_SEL_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PRESET_UHS2_R_DRV_SEL_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PRESET_UHS2_R_DRV_SEL_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PRESET_UHS2_R_DRV_SEL_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PRESET_UHS2_R_DRV_SEL_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PRESET_UHS2_R_DRV_SEL_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PRESET_UHS2_R_DRV_SEL_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PRESET_UHS2_R_DRV_SEL_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7216</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Driver Strength Select Value</csr:p>
         <csr:p>These bits indicate the Driver strength value supported by 1.8V signaling bus speed modes in the SD mode. This field is meaningless for UHS-II mode. In eMMC mode, these bits can be used for selecting</csr:p>
         <csr:p>the Drive strength value for HS400 mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>14</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>TYPEA</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driver Type A is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEB</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driver Type B is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPEC</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Driver Type C is selected</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TYPED</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Driver Type D is selected</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.P_EMBEDDED_CNTRL</csr:referenceName>
       <csr:identifier>P_EMBEDDED_CNTRL</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7244</csr:linenumber>
       <csr:title>Pointer for Embedded Control</csr:title>
       <csr:offset>0xE6</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0f6c</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_P_EMBEDDED_CNTRL</csr:typeName>
        <csr:description>
         <csr:p>This register points to the location of UHS-II embedded control registers.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>REG_OFFSET_ADDR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7234</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Offset Address of Embedded Control register.             </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0xf6c</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_15_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_RESERVED_15_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_RESERVED_15_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_RESERVED_15_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_RESERVED_15_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_RESERVED_15_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_RESERVED_15_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_RESERVED_15_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_P_EMBEDDED_CNTRL_RESERVED_15_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7243</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the P_EMBEDDED_CNTRL register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.P_VENDOR_SPECIFIC_AREA</csr:referenceName>
       <csr:identifier>P_VENDOR_SPECIFIC_AREA</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7272</csr:linenumber>
       <csr:title>Pointer for Vendor Specific Area 1</csr:title>
       <csr:offset>0xE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0500</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_P_VENDOR_SPECIFIC_AREA</csr:typeName>
        <csr:description>
         <csr:p>This register used as a pointer for the Vendor Specific Area 1.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>REG_OFFSET_ADDR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7262</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Base offset Address for Vendor-Specific registers.             </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x500</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_15_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7271</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the P_VENDOR_SPECIFIC_AREA register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.P_VENDOR2_SPECIFIC_AREA</csr:referenceName>
       <csr:identifier>P_VENDOR2_SPECIFIC_AREA</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7291</csr:linenumber>
       <csr:title>Pointer for Vendor Specific Area 2</csr:title>
       <csr:offset>0xEA</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x1000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_P_VENDOR2_SPECIFIC_AREA</csr:typeName>
        <csr:description>
         <csr:p>This register is used as a pointer for the Vendor Specific Area 2.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>REG_OFFSET_ADDR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7290</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Base offset Address for Command Queuing registers.            </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.SLOT_INTR_STATUS_R</csr:referenceName>
       <csr:identifier>SLOT_INTR_STATUS_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7336</csr:linenumber>
       <csr:title>Slot Interrupt Status Register</csr:title>
       <csr:offset>0xFC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_SLOT_INTR_STATUS_R</csr:typeName>
        <csr:description>
         <csr:p>This register indicates the Interrupt status of each slot.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INTR_SLOT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_INTR_SLOT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_INTR_SLOT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_INTR_SLOT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_INTR_SLOT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_INTR_SLOT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_INTR_SLOT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_INTR_SLOT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_INTR_SLOT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7326</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt signal for each Slot      </csr:p>
         <csr:p></csr:p>
         <csr:p>These status bits indicate the logical OR of Interrupt signal and Wakeup signal for each slot. A maximum of 8 slots can be defined. If one interrupt signal is associated with multiple slots, the Host</csr:p>
         <csr:p>Driver can identify the interrupt that is generated by reading these bits. By a power on reset or by setting Software Reset For All bit, the interrupt signals are de-asserted and this status reads 00h.</csr:p>
         <csr:p> - Bit 00: Slot 1</csr:p>
         <csr:p> - Bit 01: Slot 2</csr:p>
         <csr:p> - Bit 02: Slot 3</csr:p>
         <csr:p> - .......... </csr:p>
         <csr:p> - .......... </csr:p>
         <csr:p> - Bit 07: Slot 8</csr:p>
         <csr:p></csr:p>
         <csr:p> Note: MSHC Host Controller support single card slot. This register shall always return 0.</csr:p>
         <csr:p></csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RESERVED_15_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_RESERVED_15_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_RESERVED_15_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_RESERVED_15_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_RESERVED_15_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_RESERVED_15_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_RESERVED_15_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_RESERVED_15_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_SLOT_INTR_STATUS_R_RESERVED_15_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7335</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the SLOT_INTR_STATUS_R register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto.HOST_CNTRL_VERS_R</csr:referenceName>
       <csr:identifier>HOST_CNTRL_VERS_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7396</csr:linenumber>
       <csr:title>Host Controller Version</csr:title>
       <csr:offset>0xFE</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0105</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_HOST_CNTRL_VERS_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to indicate the Host Controller Version number.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SPEC_VERSION_NUM</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7384</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Specification Version Number </csr:p>
         <csr:p></csr:p>
         <csr:p>These bits indicate the Host controller specification version. The upper and lower 4-bits indicate the version. Values 0x06-0xFF are reserved.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x05</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>VER_1_00</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>SD Host Controller Specification Version 1.00</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VER_2_00</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>SD Host Controller Specification Version 2.00</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VER_3_00</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>SD Host Controller Specification Version 3.00</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VER_4_00</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>SD Host Controller Specification Version 4.00</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VER_4_10</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>SD Host Controller Specification Version 4.10</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>VER_4_20</csr:identifier>
           <csr:value>0x5</csr:value>
           <csr:title>SD Host Controller Specification Version 4.20</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VENDOR_VERSION_NUM</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7395</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Vendor Version Number              </csr:p>
         <csr:p></csr:p>
         <csr:p>This field is reserved for the vendor version number. Host Driver must not use this status.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x01</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy</csr:referenceName>
       <csr:identifier>crypto_phy</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8467</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x300</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Emmc_crypto_phy</csr:typeName>
        <csr:description>
         <csr:p>This register block has PHY related registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.PHY_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.CMDPAD_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DATPAD_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.CLKPAD_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.STBPAD_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.RSTNPAD_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.PADTEST_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.PADTEST_OUT</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.PADTEST_IN</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.PRBS_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.PHYLPBK_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.COMMDL_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.SDCLKDL_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.SDCLKDL_DC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.SMPLDL_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.ATDL_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLL_CTRL</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLL_CNFG1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLL_CNFG2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLLDL_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLL_OFFST</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLLMST_TSTDC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLLLBT_CNFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLL_STATUS</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLLDBG_MLKDC</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_phy.DLLDBG_SLKDC</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.PHY_CNFG</csr:referenceName>
       <csr:identifier>PHY_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_PHY_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_PHY_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_PHY_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_PHY_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7444</csr:linenumber>
       <csr:title>SD/eMMC PHY General Configuration</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_PHY_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY general configuration register</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PHY_RSTN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_RSTN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_RSTN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_RSTN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_RSTN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_RSTN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_RSTN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_RSTN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_RSTN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7416</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Active-Low reset control for PHY, write '0' to reset PHY, Write '1' to deassert reset. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PHY_PWRGOOD</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_PWRGOOD_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_PWRGOOD_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_PWRGOOD_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_PWRGOOD_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_PWRGOOD_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_PWRGOOD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_PWRGOOD_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PHY_PWRGOOD_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7425</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Phy's Power Good status is captured here. Ensure this is '1' before stating transactions. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PAD_SP</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SP_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SP_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SP_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SP_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SP_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SP_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SP_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7434</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PMOS TX drive strength control. Common config for all for SD/eMMC Pads. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PAD_SN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PHY_CNFG_PAD_SN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7443</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>NMOS TX drive strength control. Common config for all for SD/eMMC Pads. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.CMDPAD_CNFG</csr:referenceName>
       <csr:identifier>CMDPAD_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7505</csr:linenumber>
       <csr:title>SD/eMMC PHY CMD/RESP PAD Setting</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0440</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_CMDPAD_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY's Command/Response PAD settings are controlled here</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RXSEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_RXSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_RXSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_RXSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_RXSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_RXSEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_RXSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_RXSEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_RXSEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7461</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reciver type select for PAD. Controls the RXSEL value of SD/eMMC PHY CMD PAD</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WEAKPULL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_WEAKPULL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_WEAKPULL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_WEAKPULL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_WEAKPULL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_WEAKPULL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_WEAKPULL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_WEAKPULL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_WEAKPULL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7488</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pull-up/Pul-down enable control for CMD PAD</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Pull-up and pull-down functionality disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ILLEGAL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Should not be used</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLDOWN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Weak pull down enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLUP</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Weak pull up enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_P</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_P_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_P_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_P_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_P_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_P_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_P_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_P_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_P_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7496</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for P-Type CMD Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_N</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_N_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_N_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_N_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_N_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_N_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_N_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_N_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_CMDPAD_CNFG_TXSLEW_CTRL_N_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7504</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for N-Type CMD Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DATPAD_CNFG</csr:referenceName>
       <csr:identifier>DATPAD_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7566</csr:linenumber>
       <csr:title>SD/eMMC PHY Data PAD Setting</csr:title>
       <csr:offset>0x6</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0440</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DATPAD_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY's Data PAD settings are controlled here. common settings for all data pads</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RXSEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_RXSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_RXSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_RXSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_RXSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_RXSEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_RXSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_RXSEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_RXSEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7522</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reciver type select for PAD. Controls the RXSEL value of SD/eMMC PHY DATA PADs</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WEAKPULL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_WEAKPULL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_WEAKPULL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_WEAKPULL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_WEAKPULL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_WEAKPULL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_WEAKPULL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_WEAKPULL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_WEAKPULL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7549</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pull-up/Pull-down enable control for DATA PADs</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Pull-up and pull-down functionality disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ILLEGAL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Should not be used</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLDOWN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Weak pull down enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLUP</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Weak pull up enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_P</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_P_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_P_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_P_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_P_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_P_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_P_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_P_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_P_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7557</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for P-Type DATA Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_N</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_N_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_N_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_N_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_N_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_N_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_N_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_N_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DATPAD_CNFG_TXSLEW_CTRL_N_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7565</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for N-Type DATA Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.CLKPAD_CNFG</csr:referenceName>
       <csr:identifier>CLKPAD_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7626</csr:linenumber>
       <csr:title>SD/eMMC PHY Clock PAD Setting</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0440</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_CLKPAD_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY's CLK PAD settings are controlled here.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RXSEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_RXSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_RXSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_RXSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_RXSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_RXSEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_RXSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_RXSEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_RXSEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7582</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reciver type select for PAD. Controls the RXSEL value of SD/eMMC PHY CLK PAD</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WEAKPULL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_WEAKPULL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_WEAKPULL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_WEAKPULL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_WEAKPULL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_WEAKPULL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_WEAKPULL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_WEAKPULL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_WEAKPULL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7609</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pull-up/Pul-down enable control for CLK PAD</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Pull-up and pull-down functionality disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ILLEGAL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Should not be used</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLDOWN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Weak pull down enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLUP</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Weak pull up enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_P</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_P_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_P_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_P_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_P_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_P_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_P_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_P_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_P_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7617</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for P-Type CLK Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_N</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_N_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_N_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_N_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_N_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_N_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_N_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_N_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_CLKPAD_CNFG_TXSLEW_CTRL_N_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7625</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for N-Type CLK Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.STBPAD_CNFG</csr:referenceName>
       <csr:identifier>STBPAD_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7686</csr:linenumber>
       <csr:title>SD/eMMC PHY Strobe PAD Setting</csr:title>
       <csr:offset>0xA</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0440</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_STBPAD_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY's Strobe PAD settings are controlled here.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RXSEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_RXSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_RXSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_RXSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_RXSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_RXSEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_RXSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_RXSEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_RXSEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7642</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reciver type select for PAD. Controls the RXSEL value of SD/eMMC PHY STROBE PAD</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WEAKPULL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_WEAKPULL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_WEAKPULL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_WEAKPULL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_WEAKPULL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_WEAKPULL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_WEAKPULL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_WEAKPULL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_WEAKPULL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7669</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pull-up/Pul-down enable control for STROBE PAD</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Pull-up and pull-down functionality disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ILLEGAL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Should not be used</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLDOWN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Weak pull down enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLUP</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Weak pull up enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_P</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_P_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_P_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_P_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_P_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_P_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_P_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_P_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_P_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7677</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for P-Type Strobe Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_N</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_N_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_N_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_N_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_N_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_N_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_N_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_N_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_STBPAD_CNFG_TXSLEW_CTRL_N_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7685</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for N-Type Strobe Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.RSTNPAD_CNFG</csr:referenceName>
       <csr:identifier>RSTNPAD_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7746</csr:linenumber>
       <csr:title>SD/eMMC PHY RSTN PAD Setting</csr:title>
       <csr:offset>0xC</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0440</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_RSTNPAD_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY's RSTN PAD settings are controlled here.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RXSEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_RXSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_RXSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_RXSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_RXSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_RXSEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_RXSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_RXSEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_RXSEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7702</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reciver type select for PAD. Controls the RXSEL value of SD/eMMC PHY RST_N PAD(s)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WEAKPULL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_WEAKPULL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_WEAKPULL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_WEAKPULL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_WEAKPULL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_WEAKPULL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_WEAKPULL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_WEAKPULL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_WEAKPULL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7729</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Pull-up/Pul-down enable control for RST_N PAD(s)</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Pull-up and pull-down functionality disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ILLEGAL</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Should not be used</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLDOWN</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Weak pull down enabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PULLUP</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Weak pull up enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_P</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_P_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_P_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_P_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_P_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_P_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_P_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_P_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_P_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7737</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for P-Type RST_N Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TXSLEW_CTRL_N</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_N_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_N_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_N_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_N_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_N_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_N_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_N_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_RSTNPAD_CNFG_TXSLEW_CTRL_N_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7745</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Slew control for N-Type RST_N Pad's TX </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>12</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x2</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.PADTEST_CNFG</csr:referenceName>
       <csr:identifier>PADTEST_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7791</csr:linenumber>
       <csr:title>SD/eMMC PHY PAD TEST interface Setting</csr:title>
       <csr:offset>0xE</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_PADTEST_CNFG</csr:typeName>
        <csr:description>
         <csr:p>PAD TEST Path and direction control</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TESTMODE_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TESTMODE_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TESTMODE_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TESTMODE_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TESTMODE_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TESTMODE_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TESTMODE_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TESTMODE_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TESTMODE_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7773</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>enables test mode interface for all PADS. Functional interface is disabled.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>PAD_FUNCMODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PAD's functional mode I/F is active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PAD_TESTMODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PAD's test mode interface is active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_RSVD_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_RSVD_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_RSVD_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_RSVD_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_RSVD_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_RSVD_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_RSVD_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_RSVD_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7782</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>RSVD1 field is reserved</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TEST_OE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TEST_OE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TEST_OE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TEST_OE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TEST_OE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TEST_OE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TEST_OE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TEST_OE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PADTEST_CNFG_TEST_OE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7790</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>test interface OE control. Drive's PHY's itest_oe inputs. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.PADTEST_OUT</csr:referenceName>
       <csr:identifier>PADTEST_OUT</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7809</csr:linenumber>
       <csr:title>SD/eMMC PHY PAD TEST Data out value</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_PADTEST_OUT</csr:typeName>
        <csr:description>
         <csr:p>PAD TEST Path Data out, Drives itest_a input of SD/eMMC PHY</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TESTDATA_OUT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_TESTDATA_OUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_TESTDATA_OUT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_TESTDATA_OUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_TESTDATA_OUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_TESTDATA_OUT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_TESTDATA_OUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_TESTDATA_OUT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PADTEST_OUT_TESTDATA_OUT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7808</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data written here is reflected on corresponding itest_a. Indivitual bits are mapped to corresponding itest_a inputs of the PHY</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.PADTEST_IN</csr:referenceName>
       <csr:identifier>PADTEST_IN</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_PADTEST_IN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_PADTEST_IN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_PADTEST_IN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_PADTEST_IN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7828</csr:linenumber>
       <csr:title>SD/eMMC PHY PAD TEST Data in value</csr:title>
       <csr:offset>0x12</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_PADTEST_IN</csr:typeName>
        <csr:description>
         <csr:p>PAD TEST Path Data in, reflects value of otest_y output of SD/eMMC PHY</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>TESTDATA_IN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PADTEST_IN_TESTDATA_IN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PADTEST_IN_TESTDATA_IN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PADTEST_IN_TESTDATA_IN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PADTEST_IN_TESTDATA_IN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PADTEST_IN_TESTDATA_IN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PADTEST_IN_TESTDATA_IN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PADTEST_IN_TESTDATA_IN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PADTEST_IN_TESTDATA_IN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7827</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>individual bits here capture data avaliable on corresponding otest_y output. should be used for DC test and low freq data patterns.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.PRBS_CNFG</csr:referenceName>
       <csr:identifier>PRBS_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7844</csr:linenumber>
       <csr:title>Controller PRBS Config register</csr:title>
       <csr:offset>0x18</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0xffff</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_PRBS_CNFG</csr:typeName>
        <csr:description>
         <csr:p>Register to configure PRBS engine</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>INIT_SEED</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_INIT_SEED_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_INIT_SEED_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_INIT_SEED_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_INIT_SEED_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_INIT_SEED_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_INIT_SEED_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_INIT_SEED_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PRBS_CNFG_INIT_SEED_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7843</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Value programmed here is used as SEED for PRBS engine</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0xffff</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.PHYLPBK_CNFG</csr:referenceName>
       <csr:identifier>PHYLPBK_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7890</csr:linenumber>
       <csr:title>Loopback Config register</csr:title>
       <csr:offset>0x1A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_PHYLPBK_CNFG</csr:typeName>
        <csr:description>
         <csr:p>Register to setup loopback mode</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>PHYLPBK_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_PHYLPBK_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_PHYLPBK_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_PHYLPBK_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_PHYLPBK_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_PHYLPBK_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_PHYLPBK_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_PHYLPBK_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_PHYLPBK_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7870</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PHY Local loop back mode is enable</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>PHYLPBK_MODE_DIS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Controller is not in PHY loopback mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>PHYLPBK_MODE_EN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Controller is now in PHY Loopback mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OUT_EN_PHYLPBK_MODE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OUT_EN_PHYLPBK_MODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OUT_EN_PHYLPBK_MODE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OUT_EN_PHYLPBK_MODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OUT_EN_PHYLPBK_MODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OUT_EN_PHYLPBK_MODE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OUT_EN_PHYLPBK_MODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OUT_EN_PHYLPBK_MODE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_PHYLPBK_CNFG_OUT_EN_PHYLPBK_MODE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7889</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>CMD/DATA output enable in PHY loopback mode</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>OUTPUT_DIS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>CMD/DATA output is disable PHY Loopback mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OUTPUT_EN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>CMD/DATA output is enable PHY Loopback mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.COMMDL_CNFG</csr:referenceName>
       <csr:identifier>COMMDL_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>7928</csr:linenumber>
       <csr:title>Common DelayLine config settings register</csr:title>
       <csr:offset>0x1C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_COMMDL_CNFG</csr:typeName>
        <csr:description>
         <csr:p>Config register to settings common to all DelayLines used in PHY</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DLSTEP_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLSTEP_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLSTEP_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLSTEP_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLSTEP_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLSTEP_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLSTEP_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLSTEP_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLSTEP_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7907</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>DelayLine's per step delay selection, Drives PHY's idl_step input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DLOUT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLOUT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLOUT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLOUT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLOUT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLOUT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLOUT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLOUT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_COMMDL_CNFG_DLOUT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7927</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>When '1' DL outputs can be sampled on PADs. Drives idlout_en for all PADs</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DL_OUTDIS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DelayLine outputs on PAD disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DL_OUTEN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DelayLine outputs on PAD enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.SDCLKDL_CNFG</csr:referenceName>
       <csr:identifier>SDCLKDL_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8006</csr:linenumber>
       <csr:title>SD/eMMC DelayLine settings</csr:title>
       <csr:offset>0x1D</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_SDCLKDL_CNFG</csr:typeName>
        <csr:description>
         <csr:p>Settings for SD/eMMC CLK DelayLine. </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>EXTDLY_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_EXTDLY_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_EXTDLY_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_EXTDLY_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_EXTDLY_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_EXTDLY_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_EXTDLY_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_EXTDLY_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_EXTDLY_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7954</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives SD/eMMC CLK DelayLine's extdlyen input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEF_MODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Delay line defaut range setting</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EXTDL_MODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DelayLine works with extended delay range setting</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BYPASS_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYPASS_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYPASS_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYPASS_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYPASS_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYPASS_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYPASS_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYPASS_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_BYPASS_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7973</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives SD/eMMC CLK DelayLine's bypassen input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BYPASSMODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DelayLine is bypass mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DLMODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Delay line active mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INPSEL_CNFG</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_INPSEL_CNFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_INPSEL_CNFG_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_INPSEL_CNFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_INPSEL_CNFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_INPSEL_CNFG_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_INPSEL_CNFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_INPSEL_CNFG_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_INPSEL_CNFG_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>7982</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives SD/eMMC CLK DelayLine's config input. Value here selects the input source to DelayLine</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>UPDATE_DC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_UPDATE_DC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_UPDATE_DC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_UPDATE_DC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_UPDATE_DC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_UPDATE_DC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_UPDATE_DC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_UPDATE_DC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SDCLKDL_CNFG_UPDATE_DC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8005</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Prepares DealyLine for code update when '1'. Its recommended that this bit is 1 when SDCLKDL_DC is being written. Ensure this is '0' when not updating code.</csr:p>
         <csr:p>   Note: Turn-off card clock using CLK_CTRL_R.SD_CLK_EN before programing this field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BYPASSMODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>output of DelayLine is DelayLine output active</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DLMODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DelayLine output is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.SDCLKDL_DC</csr:referenceName>
       <csr:identifier>SDCLKDL_DC</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8026</csr:linenumber>
       <csr:title>SD/eMMC DelayLine Delay code setting</csr:title>
       <csr:offset>0x1E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_SDCLKDL_DC</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC CLK DelayLine Delay Code value</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CCKDL_DC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_CCKDL_DC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_CCKDL_DC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_CCKDL_DC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_CCKDL_DC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_CCKDL_DC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_CCKDL_DC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_CCKDL_DC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SDCLKDL_DC_CCKDL_DC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8025</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives SD/eMMC CLK DelayLine's Delay Code input.</csr:p>
         <csr:p>Value here Selects the number of active stages in the card clock delay line.</csr:p>
         <csr:p>Note: Turn-off card clock using CLK_CTRL_R.SD_CLK_EN before programing this field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.SMPLDL_CNFG</csr:referenceName>
       <csr:identifier>SMPLDL_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8096</csr:linenumber>
       <csr:title>SD/eMMC cclk_rx DelayLine settings</csr:title>
       <csr:offset>0x20</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0e</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_SMPLDL_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC cclk_rx DelayLine configuration settings</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>EXTDLY_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_EXTDLY_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_EXTDLY_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_EXTDLY_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_EXTDLY_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_EXTDLY_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_EXTDLY_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_EXTDLY_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_EXTDLY_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8052</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives CCLK_RX DelayLine's extdlyen input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEF_MODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Delay line defaut range setting</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EXTDL_MODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DelayLine works with extended delay range setting</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BYPASS_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYPASS_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYPASS_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYPASS_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYPASS_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYPASS_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYPASS_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYPASS_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_BYPASS_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8071</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives CCLK_RX DelayLine's bypassen input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BYPASSMODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DelayLine is bypass mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DLMODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Delay line active mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INPSEL_CNFG</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_CNFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_CNFG_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_CNFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_CNFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_CNFG_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_CNFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_CNFG_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_CNFG_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8080</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives CCLK_RX DelayLine's config input. Value here selects the input source to DelayLine</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INPSEL_OVERRIDE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_OVERRIDE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_OVERRIDE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_OVERRIDE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_OVERRIDE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_OVERRIDE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_OVERRIDE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_OVERRIDE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_SMPLDL_CNFG_INPSEL_OVERRIDE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8095</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>PHY's Sampling delay line config is controlled by controller using sample_cclk_sel,</csr:p>
         <csr:p>this signal overides sample_cclk_sel such that INPSEL_CFG field directly control's PHY's config input.</csr:p>
         <csr:p> - 0x0 : Controller logic drive Sampling delay line config.</csr:p>
         <csr:p> - 0x1 : SMPLDL_CNFG.INPSEL_CNFG drives sampling delay line config.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.ATDL_CNFG</csr:referenceName>
       <csr:identifier>ATDL_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8151</csr:linenumber>
       <csr:title>SD/eMMC drift_cclk_rx DelayLine configuration settings</csr:title>
       <csr:offset>0x21</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_ATDL_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC drift_cclk_rx DelayLine configuration settings</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>EXTDLY_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_EXTDLY_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_EXTDLY_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_EXTDLY_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_EXTDLY_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_EXTDLY_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_EXTDLY_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_EXTDLY_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_EXTDLY_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8122</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives drift_cclk_rx DelayLine's extdlyen input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEF_MODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Delay line defaut range setting</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>EXTDL_MODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DelayLine works with extended delay range setting</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BYPASS_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYPASS_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYPASS_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYPASS_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYPASS_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYPASS_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYPASS_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYPASS_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_BYPASS_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8141</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives drift_cclk_rx DelayLine's bypassen input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>BYPASSMODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DelayLine is bypass mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DLMODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Delay line active mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INPSEL_CNFG</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_INPSEL_CNFG_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_INPSEL_CNFG_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_INPSEL_CNFG_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_INPSEL_CNFG_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_INPSEL_CNFG_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_INPSEL_CNFG_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_INPSEL_CNFG_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_ATDL_CNFG_INPSEL_CNFG_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8150</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Drives drift_cclk_rx DelayLine's config input. Value here selects the input source to DelayLine</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLL_CTRL</csr:referenceName>
       <csr:identifier>DLL_CTRL</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLL_CTRL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLL_CTRL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLL_CTRL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8229</csr:linenumber>
       <csr:title>SD/eMMC PHY DLL control setting</csr:title>
       <csr:offset>0x24</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLL_CTRL</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY's DLL Control settings register</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DLL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_CTRL_DLL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_CTRL_DLL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_CTRL_DLL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_CTRL_DLL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_CTRL_DLL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_CTRL_DLL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_CTRL_DLL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_CTRL_DLL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8177</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable's DLL when '1'</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DLLDISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>PHY DLL is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DLLENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>PHY DLL is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>OFFST_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFST_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFST_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFST_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFST_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFST_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFST_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFST_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_CTRL_OFFST_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8198</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enables offset mode of PHY when DLL is enabled. when DLL is disabled this allows direct control of delay generated by DLL's Slave</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>OFFSTDIS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>offset value is invalid</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>OFFSTEN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Offset value is valid</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SLV_SWDC_UPDATE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_CTRL_SLV_SWDC_UPDATE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_CTRL_SLV_SWDC_UPDATE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_CTRL_SLV_SWDC_UPDATE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_CTRL_SLV_SWDC_UPDATE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_CTRL_SLV_SWDC_UPDATE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_CTRL_SLV_SWDC_UPDATE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_CTRL_SLV_SWDC_UPDATE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_CTRL_SLV_SWDC_UPDATE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8220</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Corresponding output drives PHY's DLL Slave's dc update input.</csr:p>
         <csr:p>This is used to turn-off Slave Delay line's output when changing its delay code using DLL_OFFST register</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DL_OUT_OFF</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Update in progress</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DL_OUT_ON</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Update completed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_3_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_CTRL_RSVD_3_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_CTRL_RSVD_3_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_CTRL_RSVD_3_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_CTRL_RSVD_3_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_CTRL_RSVD_3_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_CTRL_RSVD_3_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_CTRL_RSVD_3_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_CTRL_RSVD_3_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8228</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the register are reserved.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLL_CNFG1</csr:referenceName>
       <csr:identifier>DLL_CNFG1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8254</csr:linenumber>
       <csr:title>DLL Config register 1</csr:title>
       <csr:offset>0x25</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLL_CNFG1</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL configuration register 1</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>WAITCYCLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_WAITCYCLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_WAITCYCLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_WAITCYCLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_WAITCYCLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_WAITCYCLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_WAITCYCLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_WAITCYCLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_WAITCYCLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8244</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sets the value of DLL's wait cycle input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SLVDLY</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_SLVDLY_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_SLVDLY_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_SLVDLY_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_SLVDLY_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_SLVDLY_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_SLVDLY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_SLVDLY_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_CNFG1_SLVDLY_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8253</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sets the value of DLL slave's update delay input islv_update_dly</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLL_CNFG2</csr:referenceName>
       <csr:identifier>DLL_CNFG2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8270</csr:linenumber>
       <csr:title>DLL Config register 2</csr:title>
       <csr:offset>0x26</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLL_CNFG2</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL configuration register 2</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>JUMPSTEP</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_JUMPSTEP_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_JUMPSTEP_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_JUMPSTEP_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_JUMPSTEP_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_JUMPSTEP_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_JUMPSTEP_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_JUMPSTEP_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_CNFG2_JUMPSTEP_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8269</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sets the value of DLL's jump step input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLLDL_CNFG</csr:referenceName>
       <csr:identifier>DLLDL_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8326</csr:linenumber>
       <csr:title>DLL Config register 2</csr:title>
       <csr:offset>0x28</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLLDL_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL MST &amp; Slave DL configuration settings</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MST_EXTDLYEN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_EXTDLYEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_EXTDLYEN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_EXTDLYEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_EXTDLYEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_EXTDLYEN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_EXTDLYEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_EXTDLYEN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_EXTDLYEN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8285</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable Extended delay mode for master</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MST_INPSEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_INPSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_INPSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_INPSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_INPSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_INPSEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_INPSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_INPSEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_INPSEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8293</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clock source select for Master DL    </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>MST_BYPASS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_BYPASS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_BYPASS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_BYPASS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_BYPASS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_BYPASS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_BYPASS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_BYPASS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_MST_BYPASS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8301</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Bypass enable control for Master DL    </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SLV_EXTDLYEN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_EXTDLYEN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_EXTDLYEN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_EXTDLYEN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_EXTDLYEN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_EXTDLYEN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_EXTDLYEN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_EXTDLYEN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_EXTDLYEN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8309</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Enable Extended delay mode for Slave</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SLV_INPSEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_INPSEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_INPSEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_INPSEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_INPSEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_INPSEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_INPSEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_INPSEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_INPSEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8317</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clock source select for Slave DL    </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SLV_BYPASS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_BYPASS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_BYPASS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_BYPASS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_BYPASS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_BYPASS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_BYPASS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_BYPASS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLDL_CNFG_SLV_BYPASS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8325</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Bypass enable control for Slave DL    </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLL_OFFST</csr:referenceName>
       <csr:identifier>DLL_OFFST</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLL_OFFST_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLL_OFFST_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLL_OFFST_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8342</csr:linenumber>
       <csr:title>DLL Offset setting register</csr:title>
       <csr:offset>0x29</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLL_OFFST</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL Offset value settings</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>OFFST</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFST_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFST_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFST_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFST_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFST_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFST_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFST_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_OFFST_OFFST_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8341</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sets the value of DLL's offset input</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLLMST_TSTDC</csr:referenceName>
       <csr:identifier>DLLMST_TSTDC</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8359</csr:linenumber>
       <csr:title>DLL Master test code setting register</csr:title>
       <csr:offset>0x2A</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLLMST_TSTDC</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL Master testing Delay code register</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MSTTST_DC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_MSTTST_DC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_MSTTST_DC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_MSTTST_DC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_MSTTST_DC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_MSTTST_DC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_MSTTST_DC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_MSTTST_DC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLMST_TSTDC_MSTTST_DC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8358</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sets the value of DLL's Master test code input when DLL is disabled.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLLLBT_CNFG</csr:referenceName>
       <csr:identifier>DLLLBT_CNFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8377</csr:linenumber>
       <csr:title>DLL LBT setting register</csr:title>
       <csr:offset>0x2C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLLLBT_CNFG</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL Low Bandwidth Timer configuration register</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>LBT_LOADVAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_LBT_LOADVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_LBT_LOADVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_LBT_LOADVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_LBT_LOADVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_LBT_LOADVAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_LBT_LOADVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_LBT_LOADVAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLLBT_CNFG_LBT_LOADVAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8376</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sets the value of DLL's olbt_loadval input. Controls the lbt timer's timeout value at which DLL runs a revalidation cycle.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLL_STATUS</csr:referenceName>
       <csr:identifier>DLL_STATUS</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLL_STATUS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLL_STATUS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLL_STATUS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8430</csr:linenumber>
       <csr:title>DLL Status register</csr:title>
       <csr:offset>0x2E</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLL_STATUS</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL Status register</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>LOCK_STS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_STATUS_LOCK_STS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_STATUS_LOCK_STS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_STATUS_LOCK_STS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_STATUS_LOCK_STS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_STATUS_LOCK_STS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_STATUS_LOCK_STS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_STATUS_LOCK_STS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_STATUS_LOCK_STS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8404</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Captures the value of DLL's lock status information</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DLL_IS_LOCKED</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DLL is locked and ready</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DLL_NOT_LOCKED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DLL has not locked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ERROR_STS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ERROR_STS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ERROR_STS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ERROR_STS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ERROR_STS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ERROR_STS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ERROR_STS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ERROR_STS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLL_STATUS_ERROR_STS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8429</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Captures the value of DLL's lock error status information. Value is valid only when LOCK_STS is set.</csr:p>
         <csr:p>  -  IF LOCK_STS =1 and ERR_STS = 0 then DLL is locked and no errors are generated</csr:p>
         <csr:p>  -  IF LOCK_STS =1 and ERR_STS = 1 then DLL is locked to default and has errors. Transactions at this phase can fail</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DLL_ERROR</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DLL is locked and ready</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DLL_LOCK_OKAY</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DLL has not locked</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLLDBG_MLKDC</csr:referenceName>
       <csr:identifier>DLLDBG_MLKDC</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8448</csr:linenumber>
       <csr:title>DLL Master lock code debug register</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLLDBG_MLKDC</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL's Master lock code status</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MSTLKDC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_MSTLKDC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_MSTLKDC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_MSTLKDC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_MSTLKDC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_MSTLKDC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_MSTLKDC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_MSTLKDC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLDBG_MLKDC_MSTLKDC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8447</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Captures the value Delay Code to which DLL's Master has locked </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_phy.DLLDBG_SLKDC</csr:referenceName>
       <csr:identifier>DLLDBG_SLKDC</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8466</csr:linenumber>
       <csr:title>DLL Master Slave code debug register</csr:title>
       <csr:offset>0x32</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_phy_DLLDBG_SLKDC</csr:typeName>
        <csr:description>
         <csr:p>SD/eMMC PHY DLL's Slave lock code status</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>SLVLKDC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_SLVLKDC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_SLVLKDC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_SLVLKDC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_SLVLKDC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_SLVLKDC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_SLVLKDC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_SLVLKDC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_PHY_DLLDBG_SLKDC_SLVLKDC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8465</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Captures the value Delay Code to which DLL's Slave has locked </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1</csr:referenceName>
       <csr:identifier>crypto_vendor1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9333</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x500</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Emmc_crypto_vendor1</csr:typeName>
        <csr:description>
         <csr:p>This register block defines Vendor-1 related registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.MSHC_VER_ID_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.MSHC_VER_TYPE_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.MSHC_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.MBIU_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.EMMC_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.BOOT_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.GP_IN_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.GP_OUT_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.AT_CTRL_R</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor1.AT_STAT_R</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.MSHC_VER_ID_R</csr:referenceName>
       <csr:identifier>MSHC_VER_ID_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8499</csr:linenumber>
       <csr:title>MSHC version</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x3130302a</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_MSHC_VER_ID_R</csr:typeName>
        <csr:description>
         <csr:p>This register reflects the current release number of DWC_mshc/DWC_mshc_lite.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MSHC_VER_ID</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_MSHC_VER_ID_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_MSHC_VER_ID_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_MSHC_VER_ID_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_MSHC_VER_ID_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_MSHC_VER_ID_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_MSHC_VER_ID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_MSHC_VER_ID_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_ID_R_MSHC_VER_ID_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8498</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current release number</csr:p>
         <csr:p></csr:p>
         <csr:p>This field indicates the Synopsys DesignWare Cores DWC_mshc/DWC_mshc_lite current release number that is read by an application.</csr:p>
         <csr:p></csr:p>
         <csr:p>For example, release number "1.00a" is represented in ASCII as 0x313030. Lower 8 bits read from this register can be ignored by the application.</csr:p>
         <csr:p></csr:p>
         <csr:p>An application reading this register in conjunction with the MSHC_VER_TYPE_R register, gathers details of the current release.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x3130302a</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.MSHC_VER_TYPE_R</csr:referenceName>
       <csr:identifier>MSHC_VER_TYPE_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8527</csr:linenumber>
       <csr:title>MSHC version type</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x65613033</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_MSHC_VER_TYPE_R</csr:typeName>
        <csr:description>
         <csr:p>This register reflects the current release type of DWC_mshc/DWC_mshc_lite.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MSHC_VER_TYPE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_MSHC_VER_TYPE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_MSHC_VER_TYPE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_MSHC_VER_TYPE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_MSHC_VER_TYPE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_MSHC_VER_TYPE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_MSHC_VER_TYPE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_MSHC_VER_TYPE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MSHC_VER_TYPE_R_MSHC_VER_TYPE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8526</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Current release type</csr:p>
         <csr:p></csr:p>
         <csr:p>This field indicates the Synopsys DesignWare Cores DWC_mshc/DWC_mshc_lite current release type that is read by an application. </csr:p>
         <csr:p></csr:p>
         <csr:p>For example, release type is "ga" is represented in ASCII as 0x6761. Lower 16 bits read from this register can be ignored by the application.</csr:p>
         <csr:p></csr:p>
         <csr:p>An application reading this register in conjunction with the MSHC_VER_ID_R register, gathers details of the current release.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x65613033</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.MSHC_CTRL_R</csr:referenceName>
       <csr:identifier>MSHC_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8606</csr:linenumber>
       <csr:title>MSHC Control register</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x01</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_MSHC_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to control the operation of MSHC Host Controller.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CMD_CONFLICT_CHECK</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_CMD_CONFLICT_CHECK_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_CMD_CONFLICT_CHECK_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_CMD_CONFLICT_CHECK_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_CMD_CONFLICT_CHECK_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_CMD_CONFLICT_CHECK_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_CMD_CONFLICT_CHECK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_CMD_CONFLICT_CHECK_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_CMD_CONFLICT_CHECK_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8569</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Command conflict check </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit enables command conflict check.</csr:p>
         <csr:p></csr:p>
         <csr:p>Note: DWC_mshc controller monitors the CMD line whenever a command is issued and checks whether the value driven on sd_cmd_out matches the value on sd_cmd_in at next subsequent edge</csr:p>
         <csr:p>of cclk_tx to determine command conflict error. This bit is cleared only if the feed back delay (including IO Pad delay) is more than (t_card_clk_period - t_setup), where t_setup is the setup time of</csr:p>
         <csr:p>a flop in DWC_mshc. The I/O pad delay is consistent across CMD and DATA lines, and it is within the value:</csr:p>
         <csr:p>(2*t_card_clk_period - t_setup)   </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CMD_CONFLICT_CHK_LAT1</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Check for command conflict after 1 card clock cycle</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>DISABLE_CMD_CONFLICT_CHK</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable command conflict check</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8578</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD1) of the MSHC_CTRL_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SW_CG_DIS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_SW_CG_DIS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_SW_CG_DIS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_SW_CG_DIS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_SW_CG_DIS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_SW_CG_DIS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_SW_CG_DIS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_SW_CG_DIS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MSHC_CTRL_R_SW_CG_DIS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8605</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Internal clock gating disable control </csr:p>
         <csr:p></csr:p>
         <csr:p>This bit must be used to disable IP's internal clock gating when required. when disabled clocks are not gated. Clocks to the core (except hclk) must be stopped when programming this bit. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Internal clock gating is disabled, clocks are not gated internally</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Internal clock gates are active and clock gating is controlled internally</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.MBIU_CTRL_R</csr:referenceName>
       <csr:identifier>MBIU_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8708</csr:linenumber>
       <csr:title>MBIU Control register</csr:title>
       <csr:offset>0x10</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0f</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_MBIU_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to select the valid burst types that the AHB Master bus interface can generate. </csr:p>
         <csr:p>When more than one bit is set the master selects the burst it prefers among those that are enabled in this register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>UNDEFL_INCR_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_UNDEFL_INCR_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_UNDEFL_INCR_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_UNDEFL_INCR_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_UNDEFL_INCR_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_UNDEFL_INCR_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_UNDEFL_INCR_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_UNDEFL_INCR_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_UNDEFL_INCR_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8638</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Undefined INCR Burst </csr:p>
         <csr:p> Controls generation of undefined length INCR transfer on Master interface.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Undefined INCR type burst is the least preferred burst on AHB Master I/F</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Undefined INCR type burst is the most preferred burst on AHB Master I/F</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BURST_INCR4_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR4_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR4_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR4_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR4_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR4_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR4_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR4_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR4_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8658</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>INCR4 Burst </csr:p>
         <csr:p> Controls generation of INCR4 transfers on Master interface.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>AHB INCR4 burst type is not generated on Master I/F</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB INCR4 burst type can be generated on Master I/F</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BURST_INCR8_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR8_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR8_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR8_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR8_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR8_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR8_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR8_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR8_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8678</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>INCR8 Burst </csr:p>
         <csr:p> Controls generation of INCR8 transfers on Master interface.</csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>AHB INCR8 burst type is not generated on Master I/F</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB INCR8 burst type can be generated on Master I/F</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BURST_INCR16_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR16_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR16_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR16_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR16_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR16_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR16_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR16_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_BURST_INCR16_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8698</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>INCR16 Burst </csr:p>
         <csr:p> Controls generation of INCR16 transfers on Master interface.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>AHB INCR16 burst type is not generated on Master I/F</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AHB INCR16 burst type can be generated on Master I/F</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_RSVD_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_MBIU_CTRL_R_RSVD_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8707</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Reserved field</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.EMMC_CTRL_R</csr:referenceName>
       <csr:identifier>EMMC_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8844</csr:linenumber>
       <csr:title>eMMC Control register</csr:title>
       <csr:offset>0x2C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x000c</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_EMMC_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to control the eMMC operation.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CARD_IS_EMMC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_CARD_IS_EMMC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_CARD_IS_EMMC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_CARD_IS_EMMC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_CARD_IS_EMMC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_CARD_IS_EMMC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_CARD_IS_EMMC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_CARD_IS_EMMC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_CARD_IS_EMMC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8739</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>eMMC Card present</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit indicates the type of card connected. An application program this bit based on the card connected to MSHC.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>EMMC_CARD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Card connected to MSHC is an eMMC card</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NON_EMMC_CARD</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Card connected to MSHC is a non-eMMC card</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>DISABLE_DATA_CRC_CHK</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8765</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Disable Data CRC Check</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit controls masking of CRC16 error for Card Write in eMMC mode. This is useful in bus testing (CMD19) for an eMMC device. In bus testing, an eMMC card does not send CRC status for a block, which may generate CRC error. This CRC error can be masked using this bit during bus testing.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>DATA CRC check is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>DATA CRC check is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EMMC_RST_N</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8788</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>EMMC Device Reset signal control.</csr:p>
         <csr:p></csr:p>
         <csr:p>This register field controls the sd_rst_n output of DWC_mshc </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>RST_ASSERT</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Reset to eMMC device asserted (active low)</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>RST_DEASSERT</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Reset to eMMC device is deasserted</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>EMMC_RST_N_OE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_OE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_OE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_OE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_OE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_OE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_OE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_OE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_EMMC_RST_N_OE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8811</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Output Enable control for EMMC Device Reset signal PAD control.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field drived sd_rst_n_oe output of DWC_mshc </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>sd_rst_n_oe is 0</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>sd_rst_n_oe is 1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>7</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ENH_STROBE_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ENH_STROBE_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ENH_STROBE_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ENH_STROBE_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ENH_STROBE_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ENH_STROBE_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ENH_STROBE_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ENH_STROBE_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_ENH_STROBE_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8834</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Enhanced Strobe Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit instructs DWC_mshc to sample the CMD line using data strobe for HS400 mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>ENH_STB_FOR_CMD</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>CMD line is sampled using data strobe for HS400 mode</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>NO_STB_FOR_CMD</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>CMD line is sampled using cclk_rx for HS400 mode</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>10</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_RSVD_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_EMMC_CTRL_R_RSVD_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8843</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD) of the EMMC_CTRL_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>11</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.BOOT_CTRL_R</csr:referenceName>
       <csr:identifier>BOOT_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8961</csr:linenumber>
       <csr:title>eMMC Boot Control register</csr:title>
       <csr:offset>0x2E</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x0000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_BOOT_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used to control the eMMC Boot operation.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>MAN_BOOT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_MAN_BOOT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_MAN_BOOT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_MAN_BOOT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_MAN_BOOT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_MAN_BOOT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_MAN_BOOT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_MAN_BOOT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_MAN_BOOT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8877</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Mandatory Boot Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to initiate the mandatory boot operation. The application sets this bit along with VALIDATE_BOOT bit. Writing 0 is ignored. The DWC_mshc clears this bit after the boot transfer is completed or terminated.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>MAN_BOOT_DIS</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Mandatory boot disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>MAN_BOOT_EN</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Mandatory boot enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_6_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_6_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_6_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_6_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_6_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_6_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_6_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_6_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_6_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8886</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD _6_1) of the BOOT_CTRL_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>6</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>VALIDATE_BOOT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_VALIDATE_BOOT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_VALIDATE_BOOT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_VALIDATE_BOOT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_VALIDATE_BOOT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_VALIDATE_BOOT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_VALIDATE_BOOT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_VALIDATE_BOOT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_VALIDATE_BOOT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8909</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Validate Mandatory Boot Enable bit</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is used to validate the MAN_BOOT_EN bit.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>7</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Ignore Mandatory boot Enable bit</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Validate Mandatory boot enable bit</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BOOT_ACK_ENABLE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_ACK_ENABLE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_ACK_ENABLE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_ACK_ENABLE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_ACK_ENABLE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_ACK_ENABLE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_ACK_ENABLE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_ACK_ENABLE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_ACK_ENABLE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8933</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Boot Acknowledge Enable</csr:p>
         <csr:p></csr:p>
         <csr:p>When this bit set, DWC_mshc checks for boot acknowledge start pattern of 0-1-0 during boot operation. This bit is applicable for both mandatory and alternate boot mode.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Boot Ack disable</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Boot Ack enable</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_11_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_11_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_11_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_11_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_11_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_11_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_11_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_11_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_RSVD_11_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8942</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD_11_9) of the BOOT_CTRL_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BOOT_TOUT_CNT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_TOUT_CNT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_TOUT_CNT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_TOUT_CNT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_TOUT_CNT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_TOUT_CNT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_TOUT_CNT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_TOUT_CNT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_BOOT_CTRL_R_BOOT_TOUT_CNT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8960</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>Boot Ack Timeout Counter Value.</csr:p>
         <csr:p></csr:p>
         <csr:p>This value determines the interval by which boot ack timeout (50 ms) is detected when boot ack is expected during boot operation.</csr:p>
         <csr:p> - 0xF - Reserved</csr:p>
         <csr:p> - 0xE - TMCLK x 2^27</csr:p>
         <csr:p> - ..   - ............</csr:p>
         <csr:p> - 0x1 - TMCLK x 2^14</csr:p>
         <csr:p> - 0x0 - TMCLK x 2^13</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.GP_IN_R</csr:referenceName>
       <csr:identifier>GP_IN_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>8986</csr:linenumber>
       <csr:title>General Purpose Input register</csr:title>
       <csr:offset>0x30</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_GP_IN_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used as a general purpose input register. This register stores all the inputs sampled from input port gp_in.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GP_IN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_GP_IN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_GP_IN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_GP_IN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_GP_IN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_GP_IN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_GP_IN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_GP_IN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_GP_IN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8977</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>It reflects the value of gp_in ports.</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_RSVD_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_GP_IN_R_RSVD_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>8985</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the GP_IN_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.GP_OUT_R</csr:referenceName>
       <csr:identifier>GP_OUT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9011</csr:linenumber>
       <csr:title>General Purpose Output register</csr:title>
       <csr:offset>0x34</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_GP_OUT_R</csr:typeName>
        <csr:description>
         <csr:p>This register is used as a general purpose output register. The contents of this register are reflected on the output port gp_out.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GP_OUT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_GP_OUT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_GP_OUT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_GP_OUT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_GP_OUT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_GP_OUT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_GP_OUT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_GP_OUT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_GP_OUT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9001</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>The value of this register is reflected on gp_out ports.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_RSVD_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_RSVD_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_RSVD_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_RSVD_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_RSVD_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_RSVD_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_RSVD_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_GP_OUT_R_RSVD_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9010</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the GP_OUT_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.AT_CTRL_R</csr:referenceName>
       <csr:identifier>AT_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9280</csr:linenumber>
       <csr:title>Tuning and Auto-tuning control register</csr:title>
       <csr:offset>0x40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x01000005</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_AT_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register controls some aspects of tuning and auto-tuning features. Do not program this register when HOST_CTRL2_R.SAMPLE_CLK_SEL is '1'</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>AT_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_AT_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_AT_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_AT_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_AT_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_AT_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_AT_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_AT_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_AT_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9045</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Setting this bit enables Auto tuning engine. This bit is enabled by default when core is configured with mode3 retuning support. Clear this bit to 0 when core is configured to have Mode3 re-tuning but SW wishes to disable mode3 re-tuning. </csr:p>
         <csr:p></csr:p>
         <csr:p>This field should be programmed only when CLK_CTRL_R.SD_CLK_EN is 0.</csr:p>
         <csr:p>      </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>AT_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>AutoTuning is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>AT_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>AutoTuning is enabled</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CI_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_CI_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_CI_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_CI_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_CI_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_CI_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_CI_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_CI_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_CI_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9064</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Selects the interval when the corrected center phase select code can be driven on tuning_cclk_sel output.</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>WHEN_IN_BLK_GAP</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Driven in block gap interval</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>WHEN_IN_IDLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Driven at the end of the transfer</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SWIN_TH_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9090</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sampling window Threshold enable </csr:p>
         <csr:p></csr:p>
         <csr:p>Selects the tuning mode </csr:p>
         <csr:p></csr:p>
         <csr:p>Field should be programmed only when SAMPLE_CLK_SEL is '0'</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LARGEST_WIN_MODE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Tuning engine sweeps all taps and settles at the largest window</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>THRESHOLD_MODE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Tuning engine selects the first complete sampling window that meets the threshold set by SWIN_TH_VAL field</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RPT_TUNE_ERR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RPT_TUNE_ERR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RPT_TUNE_ERR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RPT_TUNE_ERR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RPT_TUNE_ERR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RPT_TUNE_ERR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RPT_TUNE_ERR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RPT_TUNE_ERR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RPT_TUNE_ERR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9110</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Framing errors are not generated when executing tuning. This debug bit allows users to report these errors.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DEBUG_ERRORS</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Debug mode for reporting framing errors</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ERRORS_DISABLED</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Default mode where as per SD-HCI no errors are reported.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SW_TUNE_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SW_TUNE_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SW_TUNE_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SW_TUNE_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SW_TUNE_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SW_TUNE_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SW_TUNE_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SW_TUNE_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SW_TUNE_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9130</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This fields enables software-managed tuning flow.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>4</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SW_TUNING_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Software-managed tuning disabled.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>SW_TUNING_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Software-managed tuning enabled. AT_STAT_R.CENTER_PH_CODE Field is now writable.</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSDV2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9139</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD2) of the AT_CTRL_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>5</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>WIN_EDGE_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_WIN_EDGE_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_WIN_EDGE_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_WIN_EDGE_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_WIN_EDGE_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_WIN_EDGE_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_WIN_EDGE_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_WIN_EDGE_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_WIN_EDGE_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9158</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This field sets the phase for Left and Right edges for drift monitoring. [Left edge offset + Right edge offset] must not be less than total taps of delayLine.</csr:p>
         <csr:p>    - 0x0: User selection disabled. Tuning calculated edges are used.</csr:p>
         <csr:p>    - 0x1: Right edge Phase is center + 2 stages, Left edge Phase is center - 2 stages.</csr:p>
         <csr:p>    - 0x2: Right edge Phase is center + 3 stages, Left edge Phase is center - 3 stages.</csr:p>
         <csr:p>    - ...</csr:p>
         <csr:p>    - 0xF: Right edge Phase is center + 16 stages, Left edge Phase is center - 16 stages.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSDV3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_RSDV3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9167</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD3) of the AT_CTRL_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>TUNE_CLK_STOP_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_TUNE_CLK_STOP_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_TUNE_CLK_STOP_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_TUNE_CLK_STOP_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_TUNE_CLK_STOP_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_TUNE_CLK_STOP_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_TUNE_CLK_STOP_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_TUNE_CLK_STOP_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_TUNE_CLK_STOP_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9196</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clock stopping control for Tuning and auto-tuning circuit. </csr:p>
         <csr:p></csr:p>
         <csr:p>When enabled, clock gate control output of DWC_mshc (clk2card_on) is pulled low before changing phase select codes on tuning_cclk_sel and autotuning_cclk_sel. This effectively stops the Device/Card</csr:p>
         <csr:p>clock, cclk_rx and also drift_cclk_rx. Changing phase code when clocks are stopped ensures glitch free phase switching. Set this bit to 0 if the PHY or delayline can guarantee glitch free switching.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>16</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE_CLK_STOPPING</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Clocks not stopped. PHY ensures glitch free phase switching.</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE_CLK_STOPPING</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Clocks stopped during phase code change</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>PRE_CHANGE_DLY</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_PRE_CHANGE_DLY_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_PRE_CHANGE_DLY_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_PRE_CHANGE_DLY_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_PRE_CHANGE_DLY_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_PRE_CHANGE_DLY_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_PRE_CHANGE_DLY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_PRE_CHANGE_DLY_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_PRE_CHANGE_DLY_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9223</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Maximum Latency specification between cclk_tx and cclk_rx. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>17</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LATENCY_LT_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Less than 1-cycle latency</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LATENCY_LT_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Less than 2-cycle latency</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LATENCY_LT_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Less than 3-cycle latency</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LATENCY_LT_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Less than 4-cycle latency</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>POST_CHANGE_DLY</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_POST_CHANGE_DLY_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_POST_CHANGE_DLY_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_POST_CHANGE_DLY_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_POST_CHANGE_DLY_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_POST_CHANGE_DLY_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_POST_CHANGE_DLY_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_POST_CHANGE_DLY_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_POST_CHANGE_DLY_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9254</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Time taken for phase switching and stable clock output.</csr:p>
         <csr:p> </csr:p>
         <csr:p>Specifies the maximum time (in terms of cclk cycles) that the delay line can take to switch its output phase after a change in tuning_cclk_sel or autotuning_cclk_sel. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>20</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>LATENCY_LT_1</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Less than 1-cycle latency</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LATENCY_LT_2</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Less than 2-cycle latency</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LATENCY_LT_3</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>Less than 3-cycle latency</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>LATENCY_LT_4</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>Less than 4-cycle latency</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>23</csr:msb>
         <csr:lsb>21</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SWIN_TH_VAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_VAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_VAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_VAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_VAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_VAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_VAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_VAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_CTRL_R_SWIN_TH_VAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9279</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Sampling window threshold value setting</csr:p>
         <csr:p></csr:p>
         <csr:p>The maximum value that can be set here depends on the length of delayline used for tuning. A delayLine with 128 taps can use values from 0x0 to 0x7F.</csr:p>
         <csr:p></csr:p>
         <csr:p>This field is valid only when SWIN_TH_EN is '1'. Should be programmed only when SAMPLE_CLK_SEL is '0' </csr:p>
         <csr:p>     - 0x0 - Threshold values is 0x1, windows of length 1 tap and above can be selected as sampling window.</csr:p>
         <csr:p>     - 0x1 - Threshold values is 0x2, windows of length 2 taps and above can be selected as sampling window.</csr:p>
         <csr:p>     - 0x2 - Threshold values is 0x1, windows of length 3 taps and above can be selected as sampling window.</csr:p>
         <csr:p>     - ........ </csr:p>
         <csr:p>     - 0x7F - Threshold values is 0x1, windows of length 127 taps and above can be selected as sampling window.      </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>26</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>27</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor1.AT_STAT_R</csr:referenceName>
       <csr:identifier>AT_STAT_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9332</csr:linenumber>
       <csr:title>Tuning and Auto-tuning status register</csr:title>
       <csr:offset>0x44</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000006</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor1_AT_STAT_R</csr:typeName>
        <csr:description>
         <csr:p>Register to read the Center, Left and Right codes used by tuning and auto-tuning engines. Center code field is also used for software managed tuning.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CENTER_PH_CODE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_CENTER_PH_CODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_CENTER_PH_CODE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_CENTER_PH_CODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_CENTER_PH_CODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_CENTER_PH_CODE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_CENTER_PH_CODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_CENTER_PH_CODE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_CENTER_PH_CODE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9300</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Centered Phase code. Reading this field returns the current value on tuning_cclk_sel output. Setting AT_CTRL_R.SW_TUNE_EN enables software to write to this field and its contents are reflected on tuning_cclk_sel.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x06</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>R_EDGE_PH_CODE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_R_EDGE_PH_CODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_R_EDGE_PH_CODE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_R_EDGE_PH_CODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_R_EDGE_PH_CODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_R_EDGE_PH_CODE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_R_EDGE_PH_CODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_R_EDGE_PH_CODE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_R_EDGE_PH_CODE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9311</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Right Edge Phase code. Reading this field returns the phase code value used by Auto-tuning engine to sample data on Right edge of sampling window.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>L_EDGE_PH_CODE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_L_EDGE_PH_CODE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_L_EDGE_PH_CODE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_L_EDGE_PH_CODE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_L_EDGE_PH_CODE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_L_EDGE_PH_CODE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_L_EDGE_PH_CODE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_L_EDGE_PH_CODE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_L_EDGE_PH_CODE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9322</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Left Edge Phase code. Reading this field returns the phase code value used by Auto-tuning engine to sample data on Left edge of sampling window.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSDV1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_RSDV1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_RSDV1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_RSDV1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_RSDV1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_RSDV1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_RSDV1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_RSDV1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR1_AT_STAT_R_RSDV1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9331</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the AT_STAT_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>emmc.crypto_embedded_control</csr:referenceName>
       <csr:identifier>crypto_embedded_control</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9514</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0xF6C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Emmc_crypto_embedded_control</csr:typeName>
        <csr:description>
         <csr:p>This register block defines embedded control registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_embedded_control.EMBEDDED_CTRL_R</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_embedded_control.EMBEDDED_CTRL_R</csr:referenceName>
       <csr:identifier>EMBEDDED_CTRL_R</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9513</csr:linenumber>
       <csr:title>Embedded Control register</csr:title>
       <csr:offset>0x0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_embedded_control_EMBEDDED_CTRL_R</csr:typeName>
        <csr:description>
         <csr:p>This register controls the embedded device. When the Host Controller is connected to a removable device, this register is not used.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>NUM_CLK_PIN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_CLK_PIN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_CLK_PIN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_CLK_PIN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_CLK_PIN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_CLK_PIN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_CLK_PIN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_CLK_PIN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_CLK_PIN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9365</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Number of Clock Pins (SD Mode)</csr:p>
         <csr:p></csr:p>
         <csr:p>This field indicates support of clock pins to select one of devices for shared bus system. Up to 7 clock pins can be supported.</csr:p>
         <csr:p> - 0x0 - Shared bus is not supported</csr:p>
         <csr:p> - 0x1 - 1 SDCLK is supported</csr:p>
         <csr:p> - 0x2 - 2 SDCLK is supported</csr:p>
         <csr:p> -  .    . </csr:p>
         <csr:p> -  .    . </csr:p>
         <csr:p> -  .    . </csr:p>
         <csr:p> - 0x7 - 7 SDCLK is supported</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>2</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9374</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (RSVD_3) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>3</csr:msb>
         <csr:lsb>3</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>NUM_INT_PIN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_INT_PIN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_INT_PIN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_INT_PIN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_INT_PIN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_INT_PIN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_INT_PIN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_INT_PIN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_NUM_INT_PIN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9386</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Number of Interrupt Input Pins</csr:p>
         <csr:p></csr:p>
         <csr:p>This field indicates support of interrupt input pins for an embedded system. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>5</csr:msb>
         <csr:lsb>4</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_7_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_7_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_7_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_7_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_7_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_7_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_7_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_7_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_7_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9395</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (RSVD_7_6) of the EMBEDDED_CTRL_R register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>6</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BUS_WIDTH_PRESET</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9419</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Bus Width Preset (SD Mode)</csr:p>
         <csr:p></csr:p>
         <csr:p>Each bit of this field specifies the bus width for each embedded device. The shared bus supports mixing of 4-bit and 8-bit bus width devices.</csr:p>
         <csr:p> - D08 - Bus Width Preset for Device 1</csr:p>
         <csr:p> - D09 - Bus Width Preset for Device 2</csr:p>
         <csr:p> - D10 - Bus Width Preset for Device 3</csr:p>
         <csr:p> - D11 - Bus Width Preset for Device 4</csr:p>
         <csr:p> - D12 - Bus Width Preset for Device 5</csr:p>
         <csr:p> - D13 - Bus Width Preset for Device 6</csr:p>
         <csr:p> - D14 - Bus Width Preset for Device 7</csr:p>
         <csr:p></csr:p>
         <csr:p>Function of each bit is defined as follows:</csr:p>
         <csr:p> - 0 - 4-bit bus width mode</csr:p>
         <csr:p> - 1 - 8-bit bus width mode</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>14</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9428</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (RSVD_15) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>15</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CLK_PIN_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_CLK_PIN_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_CLK_PIN_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_CLK_PIN_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_CLK_PIN_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_CLK_PIN_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_CLK_PIN_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_CLK_PIN_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_CLK_PIN_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9445</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Clock Pin Select (SD Mode)</csr:p>
         <csr:p></csr:p>
         <csr:p>This bit is selected by one of clock pin outputs.</csr:p>
         <csr:p> - 0x0 - Clock pins are disabled</csr:p>
         <csr:p> - 0x1 - CLK[1] is selected</csr:p>
         <csr:p> - 0x2 - CLK[2] is selected</csr:p>
         <csr:p> -  .      .  </csr:p>
         <csr:p> -  .      .  </csr:p>
         <csr:p> -  .      .  </csr:p>
         <csr:p> - 0x7 - CLK[7] is selected</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>18</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_19</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_19_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_19_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_19_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_19_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_19_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_19_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_19_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_19_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9454</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (RSVD_19) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>19</csr:msb>
         <csr:lsb>19</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>INT_PIN_SEL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_INT_PIN_SEL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_INT_PIN_SEL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_INT_PIN_SEL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_INT_PIN_SEL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_INT_PIN_SEL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_INT_PIN_SEL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_INT_PIN_SEL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_INT_PIN_SEL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9467</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Interrupt Pin Select</csr:p>
         <csr:p></csr:p>
         <csr:p>These bits enable the interrupt pin inputs.</csr:p>
         <csr:p> - 000 - Interrupts (INT_A,INT_B,INT_C) are disabled</csr:p>
         <csr:p> - xx1 - INT_A is enabled</csr:p>
         <csr:p> - x1x - INT_B is enabled</csr:p>
         <csr:p> - 1xx - INT_C is enabled</csr:p>
        </csr:description>
         <csr:msb>22</csr:msb>
         <csr:lsb>20</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_23</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_23_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_23_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_23_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_23_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_23_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_23_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_23_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_23_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9476</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (RSVD_23) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>23</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>BACK_END_PWR_CTRL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9503</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Back-End Power Control (SD Mode)</csr:p>
         <csr:p></csr:p>
         <csr:p>Each bit of this field controls back-end power supply for an embedded device.</csr:p>
         <csr:p> - 0 - Back-End Power is off</csr:p>
         <csr:p> - 1 - Back-End Power is supplied</csr:p>
         <csr:p></csr:p>
         <csr:p>D24 - Back-End Power for Device 1</csr:p>
         <csr:p></csr:p>
         <csr:p>D25 - Back-End Power for Device 2</csr:p>
         <csr:p></csr:p>
         <csr:p>D26 - Back-End Power for Device 3</csr:p>
         <csr:p></csr:p>
         <csr:p>D27 - Back-End Power for Device 4</csr:p>
         <csr:p></csr:p>
         <csr:p>D28 - Back-End Power for Device 5</csr:p>
         <csr:p></csr:p>
         <csr:p>D29 - Back-End Power for Device 6</csr:p>
         <csr:p></csr:p>
         <csr:p>D30 - Back-End Power for Device 7</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>RSVD_31</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_31_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_31_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_31_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_31_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_31_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_31_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_31_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_EMBEDDED_CONTROL_EMBEDDED_CTRL_R_RSVD_31_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9512</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>This bit (RSVD_31) of the EMBEDDED_CTRL_R register is reserved. It always returns 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>group</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2</csr:referenceName>
       <csr:identifier>crypto_vendor2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21908</csr:linenumber>
       <csr:title></csr:title>
       <csr:offset>0x1000</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:typeName>Emmc_crypto_vendor2</csr:typeName>
        <csr:description>
         <csr:p>This register block defines Vendor-2 related registers</csr:p>
        </csr:description>
       <csr:references>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CQCAP</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CQCFG</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRNQP</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRNQDUN</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRNQIS</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRNQIE</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRCAP</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_31</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_0</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_1</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_2</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_3</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_4</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_5</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_6</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_7</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_8</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_9</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_10</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_11</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_12</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_13</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_14</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_15</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_16</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_17</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_18</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_19</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_20</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_21</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_22</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_23</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_24</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_25</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_26</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_27</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_28</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_29</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_30</csr:referenceName>
        </csr:reference>
        <csr:reference>
         <csr:referenceType>register</csr:referenceType>
         <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_31</csr:referenceName>
        </csr:reference>
       </csr:references>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CQCAP</csr:referenceName>
       <csr:identifier>CQCAP</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CQCAP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CQCAP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CQCAP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9621</csr:linenumber>
       <csr:title>Command Queuing Capabilities register</csr:title>
       <csr:offset>0x4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x100030c8</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CQCAP</csr:typeName>
        <csr:description>
         <csr:p>This register indicates the capabilities of the command queuing engine.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ITCFVAL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFVAL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFVAL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFVAL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFVAL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFVAL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFVAL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFVAL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFVAL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9537</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Internal Timer Clock Frequency Value (ITCFVAL)</csr:p>
         <csr:p>This field scales the frequency of the timer clock provided by ITCFMUL. The Final clock frequency of actual timer clock is calculated as ITCFVAL* ITCFMUL. </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>9</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0c8</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQCCAP_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9545</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CQCAP register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>10</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ITCFMUL</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFMUL_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFMUL_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFMUL_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFMUL_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFMUL_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFMUL_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFMUL_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCAP_ITCFMUL_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9579</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Internal Timer Clock Frequency Multiplier (ITCFMUL)</csr:p>
         <csr:p>This field indicates the frequency of the clock used for interrupt coalescing timer and for</csr:p>
         <csr:p>determining the SQS polling period. See ITCFVAL definition for details. Values 0x5 to 0xF are reserved.</csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x3</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>CLK_100KHz</csr:identifier>
           <csr:value>0x2</csr:value>
           <csr:title>100KHz clock</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CLK_10KHz</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>10KHz clock</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CLK_10MHz</csr:identifier>
           <csr:value>0x4</csr:value>
           <csr:title>10MHz clock</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CLK_1KHz</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>1KHz clock</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>CLK_1MHz</csr:identifier>
           <csr:value>0x3</csr:value>
           <csr:title>1MHz clock</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQCCAP_RSVD2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9588</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits [27:16] of the CQCAP register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>27</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTO_SUPPORT</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CRYPTO_SUPPORT_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CRYPTO_SUPPORT_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CRYPTO_SUPPORT_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CRYPTO_SUPPORT_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CRYPTO_SUPPORT_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CRYPTO_SUPPORT_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CRYPTO_SUPPORT_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CRYPTO_SUPPORT_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9611</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>    Crypto Support</csr:p>
         <csr:p>    </csr:p>
         <csr:p>This bit indicates whether the Host Controller supports cryptographic operations.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>28</csr:msb>
         <csr:lsb>28</csr:lsb>
         <csr:resetValue>0x1</csr:resetValue>
         <csr:access>R</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>FALSE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Crypto not Supported</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>TRUE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Crypto Supported</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQCCAP_RSVD3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCAP_CQCCAP_RSVD3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9620</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits [31:29] of the CQCAP register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>29</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CQCFG</csr:referenceName>
       <csr:identifier>CQCFG</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CQCFG_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CQCFG_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CQCFG_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CQCFG_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9680</csr:linenumber>
       <csr:title>Command Queuing Configuration register</csr:title>
       <csr:offset>0x8</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CQCFG</csr:typeName>
        <csr:description>
         <csr:p>This register controls CQE behavior affecting the general operation of command queuing engine.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CR_GENERAL_EN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CR_GENERAL_EN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CR_GENERAL_EN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CR_GENERAL_EN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CR_GENERAL_EN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CR_GENERAL_EN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CR_GENERAL_EN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CR_GENERAL_EN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CR_GENERAL_EN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9652</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto General Enable </csr:p>
         <csr:p>Enable/Disable bit for Crypto Engine. If cryptographic operations are not supported, this status bit is reserved.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable cryptographic operations for all transactions</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable cryptographic operations for transactions where TD.CE=1 or CRNQP.CE=1</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQCCFG_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9661</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (CQCCFG_RSVD1) of the CQCFG register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQCCFG_RSVD2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9670</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (CQCCFG_RSVD2) of the CQCFG register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>11</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>12</csr:msb>
         <csr:lsb>12</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CQCCFG_RSVD3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CQCFG_CQCCFG_RSVD3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9679</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits (CQCCFG_RSVD3) of the CQCFG register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>13</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRNQP</csr:referenceName>
       <csr:identifier>CRNQP</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRNQP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRNQP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRNQP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRNQP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9742</csr:linenumber>
       <csr:title>Crypto Non-Queue parameter register</csr:title>
       <csr:offset>0x70</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRNQP</csr:typeName>
        <csr:description>
         <csr:p>This register is used to provide crypto information for non CQ transactions.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CCI</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CCI_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CCI_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CCI_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CCI_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CCI_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CCI_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CCI_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CCI_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9702</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>  Crypto Configuration Index for Non-Queue Data Transfers </csr:p>
         <csr:p></csr:p>
         <csr:p>  This field indicates to the eMMC host controller which CRYPTOCFG index shall be used with data transactions issued via its non-CQ interface.</csr:p>
         <csr:p>  The values allowed are between 0 and CRCAP.CFGC-1. When CRNQP.CE is 0, this field is reserved</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9732</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>  Crypto Enable for Non-Queue Data Transfers </csr:p>
         <csr:p></csr:p>
         <csr:p>  This field indicates to the eMMC host controller whether data (read/write) transactions issued via its non-CQ interface shall be decrypted/encrypted.</csr:p>
         <csr:p>  Host COntroller shall decrypt the payload in Read transactions (CMD17/CMD18) and encrypt the payload in Write transactions (CMD24/CMD25). Host Controller shall not encrypt/decrypt any other transaction.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>8</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Disable cryptographic operations for data transactions issued via the non-CQ interface</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Enable cryptographic operations for data transactions issued via the non-CQ interface</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRNQP_RSDV1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CRNQP_RSDV1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CRNQP_RSDV1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CRNQP_RSDV1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CRNQP_RSDV1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CRNQP_RSDV1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CRNQP_RSDV1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CRNQP_RSDV1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQP_CRNQP_RSDV1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9741</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRNQP register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>9</csr:lsb>
         <csr:resetValue>0x000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRNQDUN</csr:referenceName>
       <csr:identifier>CRNQDUN</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9763</csr:linenumber>
       <csr:title>Crypto Non-Queue Data Unit Number</csr:title>
       <csr:offset>0x74</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRNQDUN</csr:typeName>
        <csr:description>
         <csr:p>This register is used to provide Data Unit Number for non CQ transactions.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUN</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_DUN_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_DUN_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_DUN_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_DUN_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_DUN_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_DUN_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_DUN_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQDUN_DUN_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9762</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p></csr:p>
         <csr:p>  Data Unit Number </csr:p>
         <csr:p></csr:p>
         <csr:p>  A 32-bit cryptographic parameter which is used by AES-XTS for key generation. When CRNQP.CE is 0, this field is reserved.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRNQIS</csr:referenceName>
       <csr:identifier>CRNQIS</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9857</csr:linenumber>
       <csr:title>Crypto Non-Queue Interrupt Status register</csr:title>
       <csr:offset>0x78</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRNQIS</csr:typeName>
        <csr:description>
         <csr:p>This register indicates pending interrupts that require service. Each bit in this register is asserted in response to a specific event, only if the respective bit  is set in the CRNQIE register. </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GCE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_GCE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_GCE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_GCE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_GCE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_GCE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_GCE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_GCE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_GCE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9809</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>General Crypto Error </csr:p>
         <csr:p>If cryptographic operations is supported by host controller (CQCAP.CS=1) and (CQCFG.GCE=1); and encryption/decryption is enabled (CRNQP.CE=1), this status bit is asserted (if CRNQIE.GCE_IE=1) when the crypto hardware encounters any of the following error in the processing of a transaction. </csr:p>
         <csr:p>    - Block size is not multiple of 16 bytes</csr:p>
         <csr:p>    - Total transfer length (Block size * Block count) is not an integral multiple of DUSize</csr:p>
         <csr:p>    - Device data block transfer starting address is not aligned to DUSize</csr:p>
         <csr:p>    - ADMA2 descriptor data transfer length is not multiple of 16 bytes</csr:p>
         <csr:p>    - SDMA system address is not aligned to 16 bytes</csr:p>
         <csr:p> </csr:p>
         <csr:p>If cryptographic operations are not supported, this status bit is reserved.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SET</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>GCE interrupt is set</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNSET</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>GCE interrupt is not set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ICCE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ICCE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ICCE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ICCE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ICCE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ICCE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ICCE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ICCE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_ICCE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9847</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Invalid Crypto Configuration Error </csr:p>
         <csr:p>If cryptographic operations is supported by host controller (CQCAP.CS=1) and (CQCFG.GCE=1); and encryption/decryption is enabled (CRNQP.CE=1), this status bit is asserted (if CRNQIE.ICCE_IE=1) if either of the below conditions are met.</csr:p>
         <csr:p>       - CRYPTOCFG disabled (CRYPTOCFG_i_16[CRNQP.CCI].CFGE_i=0) OR nonexistent (CRNQP.CCI&gt;=CRCAP.CFGC)</csr:p>
         <csr:p>       - Capability index in Configuration (CRYPTOCFG_i_16[CRNQP.CCI].CAPIDX_i ) is greater than maximum number of capabilities supported (CAPIDX_i &gt; CRCAP.CC)</csr:p>
         <csr:p>       - Data unit size in Configuration (CRYPTOCFG_i_16[CRNQP.CCI].DUSIZE_i) is not supported by selected capability (CRYPTOCAP_x[CAPIDX_i].SDUSB)     </csr:p>
         <csr:p></csr:p>
         <csr:p> If cryptographic operations are not supported, this status bit is reserved.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W1C</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>SET</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>ICCE interrupt is set</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>UNSET</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>ICCE interrupt is not set</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRNQIS_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_CRNQIS_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_CRNQIS_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_CRNQIS_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_CRNQIS_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_CRNQIS_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_CRNQIS_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_CRNQIS_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQIS_CRNQIS_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9856</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRNQIS register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRNQIE</csr:referenceName>
       <csr:identifier>CRNQIE</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9918</csr:linenumber>
       <csr:title>Crypto Non Queue Interrupt Enable register</csr:title>
       <csr:offset>0x7C</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRNQIE</csr:typeName>
        <csr:description>
         <csr:p>This register enables and disables the reporting of the corresponding interrupt to host software in the CRNQIS register.</csr:p>
         <csr:p>  When a bit is set (1) and the corresponding interrupt condition is active, then the bit in CRNQIS is asserted. Interrupt sources that are disabled (when '0') are not indicated in the CRNQIS register. </csr:p>
         <csr:p>  This register is bit-index matched to the CRNQIS register.</csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>GCE_IE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_GCE_IE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_GCE_IE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_GCE_IE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_GCE_IE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_GCE_IE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_GCE_IE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_GCE_IE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_GCE_IE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9889</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>General Crypto Error interrupt enable</csr:p>
        </csr:description>
         <csr:msb>0</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>INT_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>CRNQIS.GCE is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INT_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>CRNQIS.GCE is set when its interrupt condition is active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>ICCE_IE</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ICCE_IE_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ICCE_IE_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ICCE_IE_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ICCE_IE_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ICCE_IE_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ICCE_IE_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ICCE_IE_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_ICCE_IE_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9908</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Invalid Crypto Configuration Error interrupt enable</csr:p>
        </csr:description>
         <csr:msb>1</csr:msb>
         <csr:lsb>1</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>INT_DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>CRNQIS.ICCE is disabled</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>INT_ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>CRNQIS.ICCE is set when its interrupt condition is active</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRNQIE_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_CRNQIE_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_CRNQIE_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_CRNQIE_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_CRNQIE_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_CRNQIE_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_CRNQIE_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_CRNQIE_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRNQIE_CRNQIE_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9917</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRNQIE register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>21</csr:msb>
         <csr:lsb>2</csr:lsb>
         <csr:resetValue>0x00000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>-</csr:identifier>
         <csr:title>-</csr:title>
         <csr:msb>31</csr:msb>
         <csr:lsb>22</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>r</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRCAP</csr:referenceName>
       <csr:identifier>CRCAP</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRCAP_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRCAP_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRCAP_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRCAP_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>9975</csr:linenumber>
       <csr:title>Crypto Capability register</csr:title>
       <csr:offset>0x100</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x08000f04</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRCAP</csr:typeName>
        <csr:description>
         <csr:p>This register indicates the capabilities of the Host Controller's Cryptographic hardware.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9937</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capabilities</csr:p>
         <csr:p></csr:p>
         <csr:p>  The number of crypto capabilities that the host controller provides   </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x04</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGC</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGC_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGC_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGC_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGC_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGC_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGC_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGC_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGC_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9949</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration count</csr:p>
         <csr:p></csr:p>
         <csr:p>  The maximum number of configurations supported by the host controller. The actual number of configurations is equal to (CFGC+1).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x0f</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRCAP_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CRCAP_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CRCAP_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CRCAP_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CRCAP_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CRCAP_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CRCAP_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CRCAP_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CRCAP_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9957</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRCAP register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGPTR</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGPTR_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGPTR_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGPTR_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGPTR_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGPTR_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGPTR_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGPTR_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRCAP_CFGPTR_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>9974</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Array Pointer</csr:p>
         <csr:p></csr:p>
         <csr:p>  An offset pointer to the base of the Configuration Array (x-CRYPTOCFG registers), in 256B units.</csr:p>
         <csr:p>  CFGPTR value shall be larger than 04h, so that it does not conflict with the x-CRYPTOCAP array.</csr:p>
         <csr:p>  The address for entry x of the x-CRYPTOCFG array is calculated as follows:</csr:p>
         <csr:p>  ADDR (x-CRYPTOCFG) = P_VENDOR2_SPECIFIC_AREA + CFGPTR*100h + x*80h</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x08</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_0</csr:referenceName>
       <csr:identifier>CRYPTOCAP_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10042</csr:linenumber>
       <csr:title>Crypto Capability Array-0 register</csr:title>
       <csr:offset>0x104</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0001ff00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCAP_0</csr:typeName>
        <csr:description>
         <csr:p>This register indicates crypto capability array-0 of the Host Controller's Cryptographic hardware.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ALGID</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ALGID_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ALGID_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ALGID_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ALGID_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ALGID_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ALGID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ALGID_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_ALGID_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10000</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Algorithm ID</csr:p>
         <csr:p></csr:p>
         <csr:p>  The identification code of the crypto algorithm according to the following:</csr:p>
         <csr:p>   - 0x00: AES-XTS</csr:p>
         <csr:p>   - 0x01: Bitlocker AES-CBC</csr:p>
         <csr:p>   - 0x02: AES-ECB</csr:p>
         <csr:p>   - 0x03: ESSIV AES-CBC</csr:p>
         <csr:p>   - 0x04-0x07: Reserved</csr:p>
         <csr:p>   - 0x80-0xFF: Vendor Specific</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SDUSB</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_SDUSB_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_SDUSB_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_SDUSB_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_SDUSB_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_SDUSB_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_SDUSB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_SDUSB_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_SDUSB_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10018</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Supported Data Unit Size Bitmask</csr:p>
         <csr:p></csr:p>
         <csr:p>  Specifies the data unit sizes supported by the capability, in bitmask encoding.</csr:p>
         <csr:p>  When bit j in this field (j=0..7) is set, data unit size of 512*2j bytes is supported by the hardware. The values that might be encoded are 512B (indicated by bit 0) through 64KB (indicated by bit 7).</csr:p>
         <csr:p>  One or more bits in this field may be set. For example, if sizes 1 KB, 4 KB, and 16 KB are supported by the capability, then SDUSB=00101010b (=2Ah).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0xff</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>KS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_KS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_KS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_KS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_KS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_KS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_KS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_KS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_KS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10033</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Key Size</csr:p>
         <csr:p></csr:p>
         <csr:p>   - 0x00: Reserved</csr:p>
         <csr:p>   - 0x01: 128-bit</csr:p>
         <csr:p>   - 0x02: 192-bit</csr:p>
         <csr:p>   - 0x03: 256-bit</csr:p>
         <csr:p>   - 0x04: 512-bit</csr:p>
         <csr:p>   - 0x05-0xFF: Reserved</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x01</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCAP_0_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_CRYPTPCAP_0_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_CRYPTPCAP_0_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_CRYPTPCAP_0_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_CRYPTPCAP_0_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_CRYPTPCAP_0_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_CRYPTPCAP_0_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_CRYPTPCAP_0_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_0_CRYPTPCAP_0_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10041</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTOCAP_0 register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_1</csr:referenceName>
       <csr:identifier>CRYPTOCAP_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10109</csr:linenumber>
       <csr:title>Crypto Capability Array-1 register</csr:title>
       <csr:offset>0x108</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0003ff00</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCAP_1</csr:typeName>
        <csr:description>
         <csr:p>This register indicates crypto capability array-1 of the Host Controller's Cryptographic hardware.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ALGID</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ALGID_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ALGID_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ALGID_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ALGID_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ALGID_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ALGID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ALGID_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_ALGID_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10067</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Algorithm ID</csr:p>
         <csr:p></csr:p>
         <csr:p>  The identification code of the crypto algorithm according to the following:</csr:p>
         <csr:p>   - 0x00: AES-XTS</csr:p>
         <csr:p>   - 0x01: Bitlocker AES-CBC</csr:p>
         <csr:p>   - 0x02: AES-ECB</csr:p>
         <csr:p>   - 0x03: ESSIV AES-CBC</csr:p>
         <csr:p>   - 0x04-0x07: Reserved</csr:p>
         <csr:p>   - 0x80-0xFF: Vendor Specific</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SDUSB</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_SDUSB_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_SDUSB_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_SDUSB_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_SDUSB_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_SDUSB_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_SDUSB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_SDUSB_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_SDUSB_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10085</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Supported Data Unit Size Bitmask</csr:p>
         <csr:p></csr:p>
         <csr:p>  Specifies the data unit sizes supported by the capability, in bitmask encoding.</csr:p>
         <csr:p>  When bit j in this field (j=0..7) is set, data unit size of 512*2j bytes is supported by the hardware. The values that might be encoded are 512B (indicated by bit 0) through 64KB (indicated by bit 7).</csr:p>
         <csr:p>  One or more bits in this field may be set. For example, if sizes 1 KB, 4 KB, and 16 KB are supported by the capability, then SDUSB=00101010b (=2Ah).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0xff</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>KS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_KS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_KS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_KS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_KS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_KS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_KS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_KS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_KS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10100</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Key Size</csr:p>
         <csr:p></csr:p>
         <csr:p>   - 0x00: Reserved</csr:p>
         <csr:p>   - 0x01: 128-bit</csr:p>
         <csr:p>   - 0x02: 192-bit</csr:p>
         <csr:p>   - 0x03: 256-bit</csr:p>
         <csr:p>   - 0x04: 512-bit</csr:p>
         <csr:p>   - 0x05-0xFF: Reserved</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x03</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCAP_1_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_CRYPTPCAP_1_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_CRYPTPCAP_1_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_CRYPTPCAP_1_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_CRYPTPCAP_1_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_CRYPTPCAP_1_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_CRYPTPCAP_1_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_CRYPTPCAP_1_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_1_CRYPTPCAP_1_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10108</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTOCAP_1 register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_2</csr:referenceName>
       <csr:identifier>CRYPTOCAP_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10176</csr:linenumber>
       <csr:title>Crypto Capability Array-2 register</csr:title>
       <csr:offset>0x10C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0001ff01</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCAP_2</csr:typeName>
        <csr:description>
         <csr:p>This register indicates crypto capability array-2 of the Host Controller's Cryptographic hardware.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ALGID</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ALGID_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ALGID_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ALGID_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ALGID_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ALGID_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ALGID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ALGID_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_ALGID_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10134</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Algorithm ID</csr:p>
         <csr:p></csr:p>
         <csr:p>  The identification code of the crypto algorithm according to the following:</csr:p>
         <csr:p>   - 0x00: AES-XTS</csr:p>
         <csr:p>   - 0x01: Bitlocker AES-CBC</csr:p>
         <csr:p>   - 0x02: AES-ECB</csr:p>
         <csr:p>   - 0x03: ESSIV AES-CBC</csr:p>
         <csr:p>   - 0x04-0x07: Reserved</csr:p>
         <csr:p>   - 0x80-0xFF: Vendor Specific</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x01</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SDUSB</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_SDUSB_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_SDUSB_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_SDUSB_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_SDUSB_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_SDUSB_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_SDUSB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_SDUSB_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_SDUSB_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10152</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Supported Data Unit Size Bitmask</csr:p>
         <csr:p></csr:p>
         <csr:p>  Specifies the data unit sizes supported by the capability, in bitmask encoding.</csr:p>
         <csr:p>  When bit j in this field (j=0..7) is set, data unit size of 512*2j bytes is supported by the hardware. The values that might be encoded are 512B (indicated by bit 0) through 64KB (indicated by bit 7).</csr:p>
         <csr:p>  One or more bits in this field may be set. For example, if sizes 1 KB, 4 KB, and 16 KB are supported by the capability, then SDUSB=00101010b (=2Ah).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0xff</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>KS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_KS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_KS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_KS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_KS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_KS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_KS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_KS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_KS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10167</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Key Size</csr:p>
         <csr:p></csr:p>
         <csr:p>   - 0x00: Reserved</csr:p>
         <csr:p>   - 0x01: 128-bit</csr:p>
         <csr:p>   - 0x02: 192-bit</csr:p>
         <csr:p>   - 0x03: 256-bit</csr:p>
         <csr:p>   - 0x04: 512-bit</csr:p>
         <csr:p>   - 0x05-0xFF: Reserved</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x01</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCAP_2_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_CRYPTPCAP_2_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_CRYPTPCAP_2_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_CRYPTPCAP_2_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_CRYPTPCAP_2_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_CRYPTPCAP_2_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_CRYPTPCAP_2_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_CRYPTPCAP_2_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_2_CRYPTPCAP_2_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10175</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTOCAP_2 register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCAP_3</csr:referenceName>
       <csr:identifier>CRYPTOCAP_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10243</csr:linenumber>
       <csr:title>Crypto Capability Array-3 register</csr:title>
       <csr:offset>0x110</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x0003ff01</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCAP_3</csr:typeName>
        <csr:description>
         <csr:p>This register indicates crypto capability array-3 of the Host Controller's Cryptographic hardware.  </csr:p>
         <csr:p></csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>ALGID</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ALGID_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ALGID_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ALGID_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ALGID_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ALGID_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ALGID_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ALGID_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_ALGID_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10201</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Algorithm ID</csr:p>
         <csr:p></csr:p>
         <csr:p>  The identification code of the crypto algorithm according to the following:</csr:p>
         <csr:p>   - 0x00: AES-XTS</csr:p>
         <csr:p>   - 0x01: Bitlocker AES-CBC</csr:p>
         <csr:p>   - 0x02: AES-ECB</csr:p>
         <csr:p>   - 0x03: ESSIV AES-CBC</csr:p>
         <csr:p>   - 0x04-0x07: Reserved</csr:p>
         <csr:p>   - 0x80-0xFF: Vendor Specific</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x01</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>SDUSB</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_SDUSB_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_SDUSB_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_SDUSB_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_SDUSB_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_SDUSB_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_SDUSB_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_SDUSB_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_SDUSB_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10219</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Supported Data Unit Size Bitmask</csr:p>
         <csr:p></csr:p>
         <csr:p>  Specifies the data unit sizes supported by the capability, in bitmask encoding.</csr:p>
         <csr:p>  When bit j in this field (j=0..7) is set, data unit size of 512*2j bytes is supported by the hardware. The values that might be encoded are 512B (indicated by bit 0) through 64KB (indicated by bit 7).</csr:p>
         <csr:p>  One or more bits in this field may be set. For example, if sizes 1 KB, 4 KB, and 16 KB are supported by the capability, then SDUSB=00101010b (=2Ah).</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0xff</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>KS</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_KS_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_KS_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_KS_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_KS_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_KS_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_KS_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_KS_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_KS_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10234</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Key Size</csr:p>
         <csr:p></csr:p>
         <csr:p>   - 0x00: Reserved</csr:p>
         <csr:p>   - 0x01: 128-bit</csr:p>
         <csr:p>   - 0x02: 192-bit</csr:p>
         <csr:p>   - 0x03: 256-bit</csr:p>
         <csr:p>   - 0x04: 512-bit</csr:p>
         <csr:p>   - 0x05-0xFF: Reserved</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>23</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x03</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCAP_3_RSVD1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_CRYPTPCAP_3_RSVD1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_CRYPTPCAP_3_RSVD1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_CRYPTPCAP_3_RSVD1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_CRYPTPCAP_3_RSVD1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_CRYPTPCAP_3_RSVD1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_CRYPTPCAP_3_RSVD1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_CRYPTPCAP_3_RSVD1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCAP_3_CRYPTPCAP_3_RSVD1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10242</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTOCAP_3 register are reserved. They always return 0.</csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>24</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10269</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x800</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_CRYPTOKEY_0_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_CRYPTOKEY_0_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_CRYPTOKEY_0_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_CRYPTOKEY_0_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_CRYPTOKEY_0_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_CRYPTOKEY_0_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_CRYPTOKEY_0_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_0_CRYPTOKEY_0_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10268</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10295</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x804</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_CRYPTOKEY_0_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_CRYPTOKEY_0_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_CRYPTOKEY_0_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_CRYPTOKEY_0_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_CRYPTOKEY_0_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_CRYPTOKEY_0_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_CRYPTOKEY_0_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_1_CRYPTOKEY_0_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10294</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10321</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x808</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_CRYPTOKEY_0_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_CRYPTOKEY_0_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_CRYPTOKEY_0_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_CRYPTOKEY_0_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_CRYPTOKEY_0_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_CRYPTOKEY_0_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_CRYPTOKEY_0_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_2_CRYPTOKEY_0_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10320</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10347</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x80C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_CRYPTOKEY_0_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_CRYPTOKEY_0_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_CRYPTOKEY_0_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_CRYPTOKEY_0_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_CRYPTOKEY_0_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_CRYPTOKEY_0_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_CRYPTOKEY_0_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_3_CRYPTOKEY_0_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10346</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10373</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x810</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_CRYPTOKEY_0_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_CRYPTOKEY_0_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_CRYPTOKEY_0_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_CRYPTOKEY_0_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_CRYPTOKEY_0_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_CRYPTOKEY_0_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_CRYPTOKEY_0_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_4_CRYPTOKEY_0_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10372</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10399</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x814</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_CRYPTOKEY_0_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_CRYPTOKEY_0_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_CRYPTOKEY_0_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_CRYPTOKEY_0_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_CRYPTOKEY_0_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_CRYPTOKEY_0_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_CRYPTOKEY_0_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_5_CRYPTOKEY_0_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10398</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10425</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x818</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_CRYPTOKEY_0_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_CRYPTOKEY_0_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_CRYPTOKEY_0_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_CRYPTOKEY_0_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_CRYPTOKEY_0_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_CRYPTOKEY_0_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_CRYPTOKEY_0_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_6_CRYPTOKEY_0_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10424</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10451</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x81C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_CRYPTOKEY_0_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_CRYPTOKEY_0_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_CRYPTOKEY_0_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_CRYPTOKEY_0_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_CRYPTOKEY_0_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_CRYPTOKEY_0_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_CRYPTOKEY_0_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_7_CRYPTOKEY_0_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10450</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10477</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x820</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_CRYPTOKEY_0_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_CRYPTOKEY_0_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_CRYPTOKEY_0_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_CRYPTOKEY_0_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_CRYPTOKEY_0_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_CRYPTOKEY_0_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_CRYPTOKEY_0_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_8_CRYPTOKEY_0_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10476</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10503</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x824</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_CRYPTOKEY_0_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_CRYPTOKEY_0_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_CRYPTOKEY_0_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_CRYPTOKEY_0_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_CRYPTOKEY_0_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_CRYPTOKEY_0_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_CRYPTOKEY_0_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_9_CRYPTOKEY_0_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10502</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10529</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x828</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_CRYPTOKEY_0_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_CRYPTOKEY_0_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_CRYPTOKEY_0_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_CRYPTOKEY_0_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_CRYPTOKEY_0_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_CRYPTOKEY_0_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_CRYPTOKEY_0_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_10_CRYPTOKEY_0_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10528</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10555</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x82C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_CRYPTOKEY_0_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_CRYPTOKEY_0_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_CRYPTOKEY_0_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_CRYPTOKEY_0_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_CRYPTOKEY_0_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_CRYPTOKEY_0_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_CRYPTOKEY_0_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_11_CRYPTOKEY_0_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10554</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10581</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x830</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_CRYPTOKEY_0_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_CRYPTOKEY_0_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_CRYPTOKEY_0_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_CRYPTOKEY_0_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_CRYPTOKEY_0_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_CRYPTOKEY_0_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_CRYPTOKEY_0_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_12_CRYPTOKEY_0_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10580</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10607</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x834</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_CRYPTOKEY_0_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_CRYPTOKEY_0_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_CRYPTOKEY_0_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_CRYPTOKEY_0_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_CRYPTOKEY_0_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_CRYPTOKEY_0_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_CRYPTOKEY_0_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_13_CRYPTOKEY_0_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10606</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10633</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x838</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_CRYPTOKEY_0_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_CRYPTOKEY_0_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_CRYPTOKEY_0_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_CRYPTOKEY_0_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_CRYPTOKEY_0_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_CRYPTOKEY_0_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_CRYPTOKEY_0_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_14_CRYPTOKEY_0_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10632</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10659</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x83C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_0_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_CRYPTOKEY_0_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_CRYPTOKEY_0_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_CRYPTOKEY_0_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_CRYPTOKEY_0_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_CRYPTOKEY_0_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_CRYPTOKEY_0_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_CRYPTOKEY_0_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_15_CRYPTOKEY_0_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10658</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10732</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x840</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_DUSIZE_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_DUSIZE_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_DUSIZE_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_DUSIZE_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_DUSIZE_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_DUSIZE_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_DUSIZE_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_DUSIZE_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10681</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CAPIDX_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CAPIDX_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CAPIDX_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CAPIDX_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CAPIDX_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CAPIDX_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CAPIDX_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CAPIDX_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10693</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CRYPTPCFG_RSVD_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CRYPTPCFG_RSVD_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CRYPTPCFG_RSVD_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CRYPTPCFG_RSVD_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CRYPTPCFG_RSVD_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CRYPTPCFG_RSVD_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CRYPTPCFG_RSVD_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CRYPTPCFG_RSVD_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10703</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CFGE_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CFGE_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CFGE_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CFGE_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CFGE_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CFGE_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CFGE_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_16_CFGE_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10731</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10748</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x844</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_17_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10747</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10764</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x848</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_18_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10763</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10780</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x84C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_19_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10779</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10796</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x850</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_20_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10795</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10812</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x854</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_21_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10811</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10828</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x858</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_22_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10827</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10844</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x85C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_23_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10843</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10860</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x860</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_24_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10859</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10876</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x864</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_25_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10875</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10892</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x868</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_26_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10891</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10908</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x86C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_27_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10907</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10924</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x870</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_28_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10923</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10940</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x874</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_29_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10939</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10956</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x878</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_30_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10955</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_0_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_0_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10972</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x87C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_0_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_RESERVED_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_RESERVED_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_RESERVED_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_RESERVED_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_RESERVED_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_RESERVED_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_RESERVED_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_0_31_RESERVED_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10971</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>10998</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x880</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_CRYPTOKEY_1_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_CRYPTOKEY_1_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_CRYPTOKEY_1_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_CRYPTOKEY_1_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_CRYPTOKEY_1_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_CRYPTOKEY_1_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_CRYPTOKEY_1_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_0_CRYPTOKEY_1_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>10997</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11024</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x884</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_CRYPTOKEY_1_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_CRYPTOKEY_1_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_CRYPTOKEY_1_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_CRYPTOKEY_1_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_CRYPTOKEY_1_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_CRYPTOKEY_1_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_CRYPTOKEY_1_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_1_CRYPTOKEY_1_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11023</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11050</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x888</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_CRYPTOKEY_1_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_CRYPTOKEY_1_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_CRYPTOKEY_1_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_CRYPTOKEY_1_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_CRYPTOKEY_1_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_CRYPTOKEY_1_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_CRYPTOKEY_1_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_2_CRYPTOKEY_1_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11049</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11076</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x88C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_CRYPTOKEY_1_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_CRYPTOKEY_1_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_CRYPTOKEY_1_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_CRYPTOKEY_1_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_CRYPTOKEY_1_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_CRYPTOKEY_1_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_CRYPTOKEY_1_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_3_CRYPTOKEY_1_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11075</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11102</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x890</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_CRYPTOKEY_1_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_CRYPTOKEY_1_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_CRYPTOKEY_1_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_CRYPTOKEY_1_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_CRYPTOKEY_1_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_CRYPTOKEY_1_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_CRYPTOKEY_1_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_4_CRYPTOKEY_1_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11101</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11128</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x894</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_CRYPTOKEY_1_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_CRYPTOKEY_1_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_CRYPTOKEY_1_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_CRYPTOKEY_1_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_CRYPTOKEY_1_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_CRYPTOKEY_1_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_CRYPTOKEY_1_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_5_CRYPTOKEY_1_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11127</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11154</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x898</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_CRYPTOKEY_1_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_CRYPTOKEY_1_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_CRYPTOKEY_1_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_CRYPTOKEY_1_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_CRYPTOKEY_1_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_CRYPTOKEY_1_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_CRYPTOKEY_1_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_6_CRYPTOKEY_1_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11153</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11180</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x89C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_CRYPTOKEY_1_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_CRYPTOKEY_1_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_CRYPTOKEY_1_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_CRYPTOKEY_1_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_CRYPTOKEY_1_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_CRYPTOKEY_1_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_CRYPTOKEY_1_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_7_CRYPTOKEY_1_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11179</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11206</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8A0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_CRYPTOKEY_1_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_CRYPTOKEY_1_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_CRYPTOKEY_1_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_CRYPTOKEY_1_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_CRYPTOKEY_1_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_CRYPTOKEY_1_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_CRYPTOKEY_1_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_8_CRYPTOKEY_1_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11205</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11232</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8A4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_CRYPTOKEY_1_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_CRYPTOKEY_1_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_CRYPTOKEY_1_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_CRYPTOKEY_1_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_CRYPTOKEY_1_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_CRYPTOKEY_1_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_CRYPTOKEY_1_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_9_CRYPTOKEY_1_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11231</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11258</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8A8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_CRYPTOKEY_1_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_CRYPTOKEY_1_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_CRYPTOKEY_1_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_CRYPTOKEY_1_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_CRYPTOKEY_1_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_CRYPTOKEY_1_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_CRYPTOKEY_1_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_10_CRYPTOKEY_1_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11257</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11284</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8AC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_CRYPTOKEY_1_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_CRYPTOKEY_1_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_CRYPTOKEY_1_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_CRYPTOKEY_1_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_CRYPTOKEY_1_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_CRYPTOKEY_1_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_CRYPTOKEY_1_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_11_CRYPTOKEY_1_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11283</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11310</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8B0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_CRYPTOKEY_1_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_CRYPTOKEY_1_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_CRYPTOKEY_1_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_CRYPTOKEY_1_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_CRYPTOKEY_1_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_CRYPTOKEY_1_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_CRYPTOKEY_1_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_12_CRYPTOKEY_1_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11309</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11336</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8B4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_CRYPTOKEY_1_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_CRYPTOKEY_1_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_CRYPTOKEY_1_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_CRYPTOKEY_1_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_CRYPTOKEY_1_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_CRYPTOKEY_1_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_CRYPTOKEY_1_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_13_CRYPTOKEY_1_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11335</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11362</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8B8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_CRYPTOKEY_1_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_CRYPTOKEY_1_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_CRYPTOKEY_1_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_CRYPTOKEY_1_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_CRYPTOKEY_1_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_CRYPTOKEY_1_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_CRYPTOKEY_1_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_14_CRYPTOKEY_1_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11361</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11388</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8BC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_1_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_CRYPTOKEY_1_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_CRYPTOKEY_1_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_CRYPTOKEY_1_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_CRYPTOKEY_1_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_CRYPTOKEY_1_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_CRYPTOKEY_1_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_CRYPTOKEY_1_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_15_CRYPTOKEY_1_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11387</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11461</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8C0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_DUSIZE_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_DUSIZE_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_DUSIZE_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_DUSIZE_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_DUSIZE_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_DUSIZE_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_DUSIZE_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_DUSIZE_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11410</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CAPIDX_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CAPIDX_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CAPIDX_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CAPIDX_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CAPIDX_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CAPIDX_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CAPIDX_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CAPIDX_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11422</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CRYPTPCFG_RSVD_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CRYPTPCFG_RSVD_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CRYPTPCFG_RSVD_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CRYPTPCFG_RSVD_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CRYPTPCFG_RSVD_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CRYPTPCFG_RSVD_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CRYPTPCFG_RSVD_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CRYPTPCFG_RSVD_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11432</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CFGE_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CFGE_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CFGE_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CFGE_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CFGE_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CFGE_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CFGE_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_16_CFGE_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11460</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11477</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8C4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_17_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11476</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11493</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8C8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_18_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11492</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11509</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8CC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_19_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11508</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11525</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8D0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_20_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11524</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11541</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8D4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_21_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11540</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11557</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8D8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_22_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11556</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11573</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8DC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_23_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11572</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11589</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8E0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_24_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11588</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11605</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8E4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_25_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11604</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11621</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8E8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_26_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11620</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11637</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8EC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_27_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11636</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11653</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8F0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_28_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11652</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11669</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8F4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_29_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11668</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11685</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8F8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_30_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11684</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_1_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_1_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11701</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x8FC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_1_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_RESERVED_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_RESERVED_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_RESERVED_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_RESERVED_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_RESERVED_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_RESERVED_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_RESERVED_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_1_31_RESERVED_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11700</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11727</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x900</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_CRYPTOKEY_2_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_CRYPTOKEY_2_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_CRYPTOKEY_2_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_CRYPTOKEY_2_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_CRYPTOKEY_2_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_CRYPTOKEY_2_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_CRYPTOKEY_2_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_0_CRYPTOKEY_2_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11726</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11753</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x904</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_CRYPTOKEY_2_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_CRYPTOKEY_2_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_CRYPTOKEY_2_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_CRYPTOKEY_2_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_CRYPTOKEY_2_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_CRYPTOKEY_2_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_CRYPTOKEY_2_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_1_CRYPTOKEY_2_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11752</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11779</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x908</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_CRYPTOKEY_2_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_CRYPTOKEY_2_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_CRYPTOKEY_2_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_CRYPTOKEY_2_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_CRYPTOKEY_2_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_CRYPTOKEY_2_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_CRYPTOKEY_2_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_2_CRYPTOKEY_2_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11778</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11805</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x90C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_CRYPTOKEY_2_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_CRYPTOKEY_2_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_CRYPTOKEY_2_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_CRYPTOKEY_2_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_CRYPTOKEY_2_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_CRYPTOKEY_2_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_CRYPTOKEY_2_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_3_CRYPTOKEY_2_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11804</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11831</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x910</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_CRYPTOKEY_2_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_CRYPTOKEY_2_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_CRYPTOKEY_2_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_CRYPTOKEY_2_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_CRYPTOKEY_2_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_CRYPTOKEY_2_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_CRYPTOKEY_2_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_4_CRYPTOKEY_2_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11830</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11857</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x914</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_CRYPTOKEY_2_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_CRYPTOKEY_2_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_CRYPTOKEY_2_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_CRYPTOKEY_2_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_CRYPTOKEY_2_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_CRYPTOKEY_2_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_CRYPTOKEY_2_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_5_CRYPTOKEY_2_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11856</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11883</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x918</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_CRYPTOKEY_2_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_CRYPTOKEY_2_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_CRYPTOKEY_2_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_CRYPTOKEY_2_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_CRYPTOKEY_2_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_CRYPTOKEY_2_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_CRYPTOKEY_2_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_6_CRYPTOKEY_2_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11882</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11909</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x91C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_CRYPTOKEY_2_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_CRYPTOKEY_2_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_CRYPTOKEY_2_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_CRYPTOKEY_2_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_CRYPTOKEY_2_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_CRYPTOKEY_2_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_CRYPTOKEY_2_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_7_CRYPTOKEY_2_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11908</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11935</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x920</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_CRYPTOKEY_2_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_CRYPTOKEY_2_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_CRYPTOKEY_2_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_CRYPTOKEY_2_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_CRYPTOKEY_2_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_CRYPTOKEY_2_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_CRYPTOKEY_2_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_8_CRYPTOKEY_2_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11934</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11961</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x924</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_CRYPTOKEY_2_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_CRYPTOKEY_2_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_CRYPTOKEY_2_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_CRYPTOKEY_2_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_CRYPTOKEY_2_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_CRYPTOKEY_2_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_CRYPTOKEY_2_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_9_CRYPTOKEY_2_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11960</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>11987</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x928</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_CRYPTOKEY_2_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_CRYPTOKEY_2_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_CRYPTOKEY_2_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_CRYPTOKEY_2_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_CRYPTOKEY_2_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_CRYPTOKEY_2_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_CRYPTOKEY_2_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_10_CRYPTOKEY_2_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>11986</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12013</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x92C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_CRYPTOKEY_2_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_CRYPTOKEY_2_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_CRYPTOKEY_2_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_CRYPTOKEY_2_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_CRYPTOKEY_2_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_CRYPTOKEY_2_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_CRYPTOKEY_2_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_11_CRYPTOKEY_2_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12012</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12039</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x930</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_CRYPTOKEY_2_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_CRYPTOKEY_2_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_CRYPTOKEY_2_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_CRYPTOKEY_2_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_CRYPTOKEY_2_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_CRYPTOKEY_2_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_CRYPTOKEY_2_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_12_CRYPTOKEY_2_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12038</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12065</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x934</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_CRYPTOKEY_2_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_CRYPTOKEY_2_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_CRYPTOKEY_2_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_CRYPTOKEY_2_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_CRYPTOKEY_2_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_CRYPTOKEY_2_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_CRYPTOKEY_2_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_13_CRYPTOKEY_2_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12064</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12091</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x938</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_CRYPTOKEY_2_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_CRYPTOKEY_2_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_CRYPTOKEY_2_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_CRYPTOKEY_2_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_CRYPTOKEY_2_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_CRYPTOKEY_2_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_CRYPTOKEY_2_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_14_CRYPTOKEY_2_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12090</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12117</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x93C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_2_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_CRYPTOKEY_2_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_CRYPTOKEY_2_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_CRYPTOKEY_2_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_CRYPTOKEY_2_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_CRYPTOKEY_2_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_CRYPTOKEY_2_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_CRYPTOKEY_2_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_15_CRYPTOKEY_2_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12116</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12190</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x940</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_DUSIZE_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_DUSIZE_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_DUSIZE_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_DUSIZE_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_DUSIZE_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_DUSIZE_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_DUSIZE_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_DUSIZE_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12139</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CAPIDX_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CAPIDX_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CAPIDX_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CAPIDX_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CAPIDX_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CAPIDX_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CAPIDX_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CAPIDX_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12151</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CRYPTPCFG_RSVD_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CRYPTPCFG_RSVD_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CRYPTPCFG_RSVD_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CRYPTPCFG_RSVD_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CRYPTPCFG_RSVD_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CRYPTPCFG_RSVD_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CRYPTPCFG_RSVD_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CRYPTPCFG_RSVD_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12161</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CFGE_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CFGE_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CFGE_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CFGE_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CFGE_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CFGE_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CFGE_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_16_CFGE_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12189</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12206</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x944</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_17_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12205</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12222</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x948</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_18_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12221</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12238</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x94C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_19_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12237</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12254</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x950</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_20_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12253</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12270</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x954</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_21_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12269</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12286</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x958</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_22_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12285</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12302</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x95C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_23_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12301</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12318</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x960</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_24_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12317</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12334</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x964</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_25_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12333</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12350</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x968</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_26_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12349</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12366</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x96C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_27_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12365</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12382</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x970</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_28_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12381</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12398</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x974</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_29_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12397</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12414</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x978</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_30_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12413</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_2_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_2_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12430</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x97C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_2_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_RESERVED_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_RESERVED_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_RESERVED_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_RESERVED_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_RESERVED_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_RESERVED_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_RESERVED_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_2_31_RESERVED_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12429</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12456</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x980</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_CRYPTOKEY_3_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_CRYPTOKEY_3_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_CRYPTOKEY_3_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_CRYPTOKEY_3_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_CRYPTOKEY_3_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_CRYPTOKEY_3_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_CRYPTOKEY_3_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_0_CRYPTOKEY_3_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12455</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12482</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x984</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_CRYPTOKEY_3_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_CRYPTOKEY_3_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_CRYPTOKEY_3_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_CRYPTOKEY_3_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_CRYPTOKEY_3_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_CRYPTOKEY_3_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_CRYPTOKEY_3_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_1_CRYPTOKEY_3_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12481</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12508</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x988</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_CRYPTOKEY_3_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_CRYPTOKEY_3_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_CRYPTOKEY_3_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_CRYPTOKEY_3_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_CRYPTOKEY_3_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_CRYPTOKEY_3_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_CRYPTOKEY_3_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_2_CRYPTOKEY_3_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12507</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12534</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x98C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_CRYPTOKEY_3_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_CRYPTOKEY_3_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_CRYPTOKEY_3_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_CRYPTOKEY_3_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_CRYPTOKEY_3_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_CRYPTOKEY_3_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_CRYPTOKEY_3_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_3_CRYPTOKEY_3_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12533</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12560</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x990</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_CRYPTOKEY_3_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_CRYPTOKEY_3_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_CRYPTOKEY_3_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_CRYPTOKEY_3_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_CRYPTOKEY_3_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_CRYPTOKEY_3_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_CRYPTOKEY_3_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_4_CRYPTOKEY_3_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12559</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12586</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x994</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_CRYPTOKEY_3_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_CRYPTOKEY_3_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_CRYPTOKEY_3_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_CRYPTOKEY_3_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_CRYPTOKEY_3_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_CRYPTOKEY_3_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_CRYPTOKEY_3_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_5_CRYPTOKEY_3_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12585</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12612</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x998</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_CRYPTOKEY_3_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_CRYPTOKEY_3_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_CRYPTOKEY_3_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_CRYPTOKEY_3_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_CRYPTOKEY_3_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_CRYPTOKEY_3_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_CRYPTOKEY_3_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_6_CRYPTOKEY_3_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12611</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12638</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x99C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_CRYPTOKEY_3_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_CRYPTOKEY_3_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_CRYPTOKEY_3_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_CRYPTOKEY_3_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_CRYPTOKEY_3_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_CRYPTOKEY_3_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_CRYPTOKEY_3_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_7_CRYPTOKEY_3_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12637</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12664</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9A0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_CRYPTOKEY_3_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_CRYPTOKEY_3_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_CRYPTOKEY_3_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_CRYPTOKEY_3_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_CRYPTOKEY_3_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_CRYPTOKEY_3_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_CRYPTOKEY_3_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_8_CRYPTOKEY_3_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12663</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12690</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9A4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_CRYPTOKEY_3_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_CRYPTOKEY_3_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_CRYPTOKEY_3_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_CRYPTOKEY_3_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_CRYPTOKEY_3_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_CRYPTOKEY_3_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_CRYPTOKEY_3_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_9_CRYPTOKEY_3_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12689</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12716</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9A8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_CRYPTOKEY_3_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_CRYPTOKEY_3_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_CRYPTOKEY_3_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_CRYPTOKEY_3_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_CRYPTOKEY_3_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_CRYPTOKEY_3_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_CRYPTOKEY_3_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_10_CRYPTOKEY_3_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12715</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12742</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9AC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_CRYPTOKEY_3_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_CRYPTOKEY_3_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_CRYPTOKEY_3_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_CRYPTOKEY_3_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_CRYPTOKEY_3_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_CRYPTOKEY_3_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_CRYPTOKEY_3_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_11_CRYPTOKEY_3_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12741</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12768</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9B0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_CRYPTOKEY_3_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_CRYPTOKEY_3_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_CRYPTOKEY_3_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_CRYPTOKEY_3_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_CRYPTOKEY_3_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_CRYPTOKEY_3_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_CRYPTOKEY_3_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_12_CRYPTOKEY_3_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12767</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12794</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9B4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_CRYPTOKEY_3_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_CRYPTOKEY_3_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_CRYPTOKEY_3_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_CRYPTOKEY_3_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_CRYPTOKEY_3_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_CRYPTOKEY_3_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_CRYPTOKEY_3_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_13_CRYPTOKEY_3_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12793</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12820</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9B8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_CRYPTOKEY_3_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_CRYPTOKEY_3_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_CRYPTOKEY_3_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_CRYPTOKEY_3_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_CRYPTOKEY_3_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_CRYPTOKEY_3_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_CRYPTOKEY_3_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_14_CRYPTOKEY_3_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12819</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12846</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9BC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_3_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_CRYPTOKEY_3_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_CRYPTOKEY_3_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_CRYPTOKEY_3_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_CRYPTOKEY_3_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_CRYPTOKEY_3_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_CRYPTOKEY_3_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_CRYPTOKEY_3_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_15_CRYPTOKEY_3_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12845</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12919</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9C0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_DUSIZE_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_DUSIZE_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_DUSIZE_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_DUSIZE_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_DUSIZE_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_DUSIZE_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_DUSIZE_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_DUSIZE_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12868</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CAPIDX_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CAPIDX_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CAPIDX_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CAPIDX_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CAPIDX_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CAPIDX_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CAPIDX_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CAPIDX_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12880</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CRYPTPCFG_RSVD_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CRYPTPCFG_RSVD_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CRYPTPCFG_RSVD_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CRYPTPCFG_RSVD_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CRYPTPCFG_RSVD_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CRYPTPCFG_RSVD_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CRYPTPCFG_RSVD_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CRYPTPCFG_RSVD_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12890</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CFGE_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CFGE_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CFGE_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CFGE_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CFGE_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CFGE_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CFGE_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_16_CFGE_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12918</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12935</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9C4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_17_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12934</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12951</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9C8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_18_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12950</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12967</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9CC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_19_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12966</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12983</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9D0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_20_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12982</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>12999</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9D4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_21_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>12998</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13015</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9D8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_22_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13014</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13031</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9DC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_23_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13030</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13047</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9E0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_24_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13046</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13063</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9E4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_25_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13062</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13079</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9E8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_26_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13078</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13095</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9EC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_27_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13094</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13111</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9F0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_28_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13110</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13127</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9F4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_29_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13126</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13143</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9F8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_30_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13142</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_3_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_3_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13159</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0x9FC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_3_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_RESERVED_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_RESERVED_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_RESERVED_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_RESERVED_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_RESERVED_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_RESERVED_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_RESERVED_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_3_31_RESERVED_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13158</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13185</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA00</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_CRYPTOKEY_4_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_CRYPTOKEY_4_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_CRYPTOKEY_4_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_CRYPTOKEY_4_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_CRYPTOKEY_4_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_CRYPTOKEY_4_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_CRYPTOKEY_4_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_0_CRYPTOKEY_4_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13184</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13211</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA04</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_CRYPTOKEY_4_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_CRYPTOKEY_4_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_CRYPTOKEY_4_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_CRYPTOKEY_4_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_CRYPTOKEY_4_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_CRYPTOKEY_4_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_CRYPTOKEY_4_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_1_CRYPTOKEY_4_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13210</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13237</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA08</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_CRYPTOKEY_4_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_CRYPTOKEY_4_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_CRYPTOKEY_4_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_CRYPTOKEY_4_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_CRYPTOKEY_4_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_CRYPTOKEY_4_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_CRYPTOKEY_4_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_2_CRYPTOKEY_4_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13236</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13263</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA0C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_CRYPTOKEY_4_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_CRYPTOKEY_4_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_CRYPTOKEY_4_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_CRYPTOKEY_4_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_CRYPTOKEY_4_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_CRYPTOKEY_4_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_CRYPTOKEY_4_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_3_CRYPTOKEY_4_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13262</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13289</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA10</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_CRYPTOKEY_4_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_CRYPTOKEY_4_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_CRYPTOKEY_4_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_CRYPTOKEY_4_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_CRYPTOKEY_4_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_CRYPTOKEY_4_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_CRYPTOKEY_4_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_4_CRYPTOKEY_4_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13288</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13315</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA14</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_CRYPTOKEY_4_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_CRYPTOKEY_4_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_CRYPTOKEY_4_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_CRYPTOKEY_4_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_CRYPTOKEY_4_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_CRYPTOKEY_4_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_CRYPTOKEY_4_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_5_CRYPTOKEY_4_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13314</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13341</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA18</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_CRYPTOKEY_4_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_CRYPTOKEY_4_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_CRYPTOKEY_4_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_CRYPTOKEY_4_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_CRYPTOKEY_4_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_CRYPTOKEY_4_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_CRYPTOKEY_4_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_6_CRYPTOKEY_4_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13340</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13367</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA1C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_CRYPTOKEY_4_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_CRYPTOKEY_4_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_CRYPTOKEY_4_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_CRYPTOKEY_4_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_CRYPTOKEY_4_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_CRYPTOKEY_4_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_CRYPTOKEY_4_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_7_CRYPTOKEY_4_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13366</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13393</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA20</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_CRYPTOKEY_4_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_CRYPTOKEY_4_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_CRYPTOKEY_4_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_CRYPTOKEY_4_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_CRYPTOKEY_4_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_CRYPTOKEY_4_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_CRYPTOKEY_4_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_8_CRYPTOKEY_4_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13392</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13419</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA24</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_CRYPTOKEY_4_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_CRYPTOKEY_4_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_CRYPTOKEY_4_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_CRYPTOKEY_4_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_CRYPTOKEY_4_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_CRYPTOKEY_4_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_CRYPTOKEY_4_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_9_CRYPTOKEY_4_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13418</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13445</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA28</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_CRYPTOKEY_4_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_CRYPTOKEY_4_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_CRYPTOKEY_4_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_CRYPTOKEY_4_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_CRYPTOKEY_4_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_CRYPTOKEY_4_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_CRYPTOKEY_4_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_10_CRYPTOKEY_4_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13444</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13471</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA2C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_CRYPTOKEY_4_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_CRYPTOKEY_4_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_CRYPTOKEY_4_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_CRYPTOKEY_4_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_CRYPTOKEY_4_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_CRYPTOKEY_4_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_CRYPTOKEY_4_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_11_CRYPTOKEY_4_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13470</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13497</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA30</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_CRYPTOKEY_4_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_CRYPTOKEY_4_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_CRYPTOKEY_4_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_CRYPTOKEY_4_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_CRYPTOKEY_4_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_CRYPTOKEY_4_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_CRYPTOKEY_4_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_12_CRYPTOKEY_4_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13496</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13523</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA34</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_CRYPTOKEY_4_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_CRYPTOKEY_4_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_CRYPTOKEY_4_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_CRYPTOKEY_4_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_CRYPTOKEY_4_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_CRYPTOKEY_4_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_CRYPTOKEY_4_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_13_CRYPTOKEY_4_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13522</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13549</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA38</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_CRYPTOKEY_4_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_CRYPTOKEY_4_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_CRYPTOKEY_4_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_CRYPTOKEY_4_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_CRYPTOKEY_4_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_CRYPTOKEY_4_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_CRYPTOKEY_4_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_14_CRYPTOKEY_4_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13548</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13575</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA3C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_4_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_CRYPTOKEY_4_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_CRYPTOKEY_4_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_CRYPTOKEY_4_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_CRYPTOKEY_4_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_CRYPTOKEY_4_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_CRYPTOKEY_4_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_CRYPTOKEY_4_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_15_CRYPTOKEY_4_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13574</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13648</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_DUSIZE_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_DUSIZE_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_DUSIZE_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_DUSIZE_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_DUSIZE_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_DUSIZE_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_DUSIZE_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_DUSIZE_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13597</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CAPIDX_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CAPIDX_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CAPIDX_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CAPIDX_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CAPIDX_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CAPIDX_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CAPIDX_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CAPIDX_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13609</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CRYPTPCFG_RSVD_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CRYPTPCFG_RSVD_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CRYPTPCFG_RSVD_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CRYPTPCFG_RSVD_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CRYPTPCFG_RSVD_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CRYPTPCFG_RSVD_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CRYPTPCFG_RSVD_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CRYPTPCFG_RSVD_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13619</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CFGE_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CFGE_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CFGE_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CFGE_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CFGE_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CFGE_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CFGE_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_16_CFGE_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13647</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13664</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_17_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13663</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13680</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_18_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13679</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13696</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_19_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13695</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13712</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA50</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_20_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13711</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13728</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA54</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_21_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13727</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13744</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA58</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_22_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13743</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13760</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA5C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_23_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13759</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13776</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_24_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13775</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13792</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA64</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_25_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13791</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13808</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA68</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_26_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13807</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13824</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA6C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_27_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13823</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13840</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA70</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_28_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13839</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13856</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA74</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_29_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13855</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13872</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA78</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_30_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13871</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_4_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_4_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13888</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA7C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_4_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_RESERVED_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_RESERVED_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_RESERVED_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_RESERVED_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_RESERVED_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_RESERVED_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_RESERVED_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_4_31_RESERVED_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13887</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13914</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA80</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_CRYPTOKEY_5_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_CRYPTOKEY_5_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_CRYPTOKEY_5_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_CRYPTOKEY_5_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_CRYPTOKEY_5_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_CRYPTOKEY_5_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_CRYPTOKEY_5_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_0_CRYPTOKEY_5_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13913</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13940</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA84</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_CRYPTOKEY_5_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_CRYPTOKEY_5_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_CRYPTOKEY_5_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_CRYPTOKEY_5_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_CRYPTOKEY_5_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_CRYPTOKEY_5_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_CRYPTOKEY_5_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_1_CRYPTOKEY_5_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13939</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13966</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA88</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_CRYPTOKEY_5_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_CRYPTOKEY_5_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_CRYPTOKEY_5_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_CRYPTOKEY_5_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_CRYPTOKEY_5_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_CRYPTOKEY_5_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_CRYPTOKEY_5_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_2_CRYPTOKEY_5_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13965</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>13992</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA8C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_CRYPTOKEY_5_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_CRYPTOKEY_5_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_CRYPTOKEY_5_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_CRYPTOKEY_5_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_CRYPTOKEY_5_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_CRYPTOKEY_5_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_CRYPTOKEY_5_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_3_CRYPTOKEY_5_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>13991</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14018</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA90</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_CRYPTOKEY_5_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_CRYPTOKEY_5_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_CRYPTOKEY_5_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_CRYPTOKEY_5_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_CRYPTOKEY_5_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_CRYPTOKEY_5_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_CRYPTOKEY_5_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_4_CRYPTOKEY_5_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14017</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14044</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA94</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_CRYPTOKEY_5_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_CRYPTOKEY_5_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_CRYPTOKEY_5_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_CRYPTOKEY_5_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_CRYPTOKEY_5_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_CRYPTOKEY_5_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_CRYPTOKEY_5_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_5_CRYPTOKEY_5_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14043</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14070</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA98</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_CRYPTOKEY_5_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_CRYPTOKEY_5_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_CRYPTOKEY_5_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_CRYPTOKEY_5_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_CRYPTOKEY_5_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_CRYPTOKEY_5_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_CRYPTOKEY_5_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_6_CRYPTOKEY_5_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14069</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14096</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xA9C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_CRYPTOKEY_5_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_CRYPTOKEY_5_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_CRYPTOKEY_5_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_CRYPTOKEY_5_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_CRYPTOKEY_5_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_CRYPTOKEY_5_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_CRYPTOKEY_5_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_7_CRYPTOKEY_5_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14095</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14122</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAA0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_CRYPTOKEY_5_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_CRYPTOKEY_5_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_CRYPTOKEY_5_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_CRYPTOKEY_5_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_CRYPTOKEY_5_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_CRYPTOKEY_5_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_CRYPTOKEY_5_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_8_CRYPTOKEY_5_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14121</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14148</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAA4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_CRYPTOKEY_5_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_CRYPTOKEY_5_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_CRYPTOKEY_5_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_CRYPTOKEY_5_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_CRYPTOKEY_5_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_CRYPTOKEY_5_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_CRYPTOKEY_5_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_9_CRYPTOKEY_5_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14147</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14174</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAA8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_CRYPTOKEY_5_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_CRYPTOKEY_5_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_CRYPTOKEY_5_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_CRYPTOKEY_5_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_CRYPTOKEY_5_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_CRYPTOKEY_5_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_CRYPTOKEY_5_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_10_CRYPTOKEY_5_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14173</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14200</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAAC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_CRYPTOKEY_5_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_CRYPTOKEY_5_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_CRYPTOKEY_5_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_CRYPTOKEY_5_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_CRYPTOKEY_5_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_CRYPTOKEY_5_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_CRYPTOKEY_5_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_11_CRYPTOKEY_5_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14199</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14226</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAB0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_CRYPTOKEY_5_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_CRYPTOKEY_5_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_CRYPTOKEY_5_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_CRYPTOKEY_5_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_CRYPTOKEY_5_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_CRYPTOKEY_5_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_CRYPTOKEY_5_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_12_CRYPTOKEY_5_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14225</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14252</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAB4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_CRYPTOKEY_5_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_CRYPTOKEY_5_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_CRYPTOKEY_5_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_CRYPTOKEY_5_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_CRYPTOKEY_5_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_CRYPTOKEY_5_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_CRYPTOKEY_5_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_13_CRYPTOKEY_5_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14251</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14278</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAB8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_CRYPTOKEY_5_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_CRYPTOKEY_5_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_CRYPTOKEY_5_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_CRYPTOKEY_5_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_CRYPTOKEY_5_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_CRYPTOKEY_5_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_CRYPTOKEY_5_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_14_CRYPTOKEY_5_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14277</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14304</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xABC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_5_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_CRYPTOKEY_5_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_CRYPTOKEY_5_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_CRYPTOKEY_5_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_CRYPTOKEY_5_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_CRYPTOKEY_5_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_CRYPTOKEY_5_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_CRYPTOKEY_5_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_15_CRYPTOKEY_5_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14303</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14377</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_DUSIZE_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_DUSIZE_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_DUSIZE_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_DUSIZE_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_DUSIZE_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_DUSIZE_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_DUSIZE_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_DUSIZE_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14326</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CAPIDX_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CAPIDX_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CAPIDX_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CAPIDX_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CAPIDX_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CAPIDX_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CAPIDX_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CAPIDX_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14338</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CRYPTPCFG_RSVD_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CRYPTPCFG_RSVD_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CRYPTPCFG_RSVD_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CRYPTPCFG_RSVD_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CRYPTPCFG_RSVD_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CRYPTPCFG_RSVD_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CRYPTPCFG_RSVD_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CRYPTPCFG_RSVD_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14348</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CFGE_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CFGE_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CFGE_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CFGE_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CFGE_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CFGE_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CFGE_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_16_CFGE_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14376</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14393</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAC4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_17_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14392</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14409</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAC8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_18_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14408</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14425</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xACC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_19_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14424</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14441</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_20_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14440</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14457</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_21_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14456</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14473</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_22_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14472</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14489</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xADC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_23_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14488</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14505</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_24_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14504</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14521</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_25_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14520</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14537</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_26_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14536</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14553</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_27_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14552</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14569</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_28_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14568</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14585</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_29_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14584</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14601</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_30_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14600</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_5_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_5_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14617</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xAFC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_5_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_RESERVED_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_RESERVED_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_RESERVED_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_RESERVED_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_RESERVED_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_RESERVED_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_RESERVED_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_5_31_RESERVED_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14616</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14643</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB00</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_CRYPTOKEY_6_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_CRYPTOKEY_6_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_CRYPTOKEY_6_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_CRYPTOKEY_6_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_CRYPTOKEY_6_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_CRYPTOKEY_6_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_CRYPTOKEY_6_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_0_CRYPTOKEY_6_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14642</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14669</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB04</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_CRYPTOKEY_6_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_CRYPTOKEY_6_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_CRYPTOKEY_6_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_CRYPTOKEY_6_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_CRYPTOKEY_6_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_CRYPTOKEY_6_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_CRYPTOKEY_6_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_1_CRYPTOKEY_6_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14668</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14695</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB08</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_CRYPTOKEY_6_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_CRYPTOKEY_6_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_CRYPTOKEY_6_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_CRYPTOKEY_6_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_CRYPTOKEY_6_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_CRYPTOKEY_6_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_CRYPTOKEY_6_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_2_CRYPTOKEY_6_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14694</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14721</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB0C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_CRYPTOKEY_6_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_CRYPTOKEY_6_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_CRYPTOKEY_6_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_CRYPTOKEY_6_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_CRYPTOKEY_6_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_CRYPTOKEY_6_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_CRYPTOKEY_6_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_3_CRYPTOKEY_6_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14720</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14747</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB10</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_CRYPTOKEY_6_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_CRYPTOKEY_6_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_CRYPTOKEY_6_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_CRYPTOKEY_6_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_CRYPTOKEY_6_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_CRYPTOKEY_6_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_CRYPTOKEY_6_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_4_CRYPTOKEY_6_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14746</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14773</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB14</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_CRYPTOKEY_6_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_CRYPTOKEY_6_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_CRYPTOKEY_6_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_CRYPTOKEY_6_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_CRYPTOKEY_6_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_CRYPTOKEY_6_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_CRYPTOKEY_6_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_5_CRYPTOKEY_6_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14772</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14799</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB18</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_CRYPTOKEY_6_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_CRYPTOKEY_6_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_CRYPTOKEY_6_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_CRYPTOKEY_6_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_CRYPTOKEY_6_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_CRYPTOKEY_6_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_CRYPTOKEY_6_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_6_CRYPTOKEY_6_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14798</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14825</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB1C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_CRYPTOKEY_6_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_CRYPTOKEY_6_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_CRYPTOKEY_6_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_CRYPTOKEY_6_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_CRYPTOKEY_6_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_CRYPTOKEY_6_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_CRYPTOKEY_6_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_7_CRYPTOKEY_6_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14824</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14851</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB20</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_CRYPTOKEY_6_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_CRYPTOKEY_6_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_CRYPTOKEY_6_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_CRYPTOKEY_6_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_CRYPTOKEY_6_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_CRYPTOKEY_6_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_CRYPTOKEY_6_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_8_CRYPTOKEY_6_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14850</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14877</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB24</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_CRYPTOKEY_6_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_CRYPTOKEY_6_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_CRYPTOKEY_6_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_CRYPTOKEY_6_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_CRYPTOKEY_6_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_CRYPTOKEY_6_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_CRYPTOKEY_6_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_9_CRYPTOKEY_6_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14876</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14903</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB28</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_CRYPTOKEY_6_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_CRYPTOKEY_6_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_CRYPTOKEY_6_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_CRYPTOKEY_6_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_CRYPTOKEY_6_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_CRYPTOKEY_6_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_CRYPTOKEY_6_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_10_CRYPTOKEY_6_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14902</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14929</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB2C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_CRYPTOKEY_6_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_CRYPTOKEY_6_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_CRYPTOKEY_6_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_CRYPTOKEY_6_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_CRYPTOKEY_6_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_CRYPTOKEY_6_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_CRYPTOKEY_6_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_11_CRYPTOKEY_6_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14928</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14955</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB30</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_CRYPTOKEY_6_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_CRYPTOKEY_6_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_CRYPTOKEY_6_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_CRYPTOKEY_6_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_CRYPTOKEY_6_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_CRYPTOKEY_6_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_CRYPTOKEY_6_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_12_CRYPTOKEY_6_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14954</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>14981</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB34</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_CRYPTOKEY_6_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_CRYPTOKEY_6_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_CRYPTOKEY_6_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_CRYPTOKEY_6_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_CRYPTOKEY_6_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_CRYPTOKEY_6_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_CRYPTOKEY_6_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_13_CRYPTOKEY_6_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>14980</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15007</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB38</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_CRYPTOKEY_6_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_CRYPTOKEY_6_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_CRYPTOKEY_6_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_CRYPTOKEY_6_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_CRYPTOKEY_6_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_CRYPTOKEY_6_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_CRYPTOKEY_6_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_14_CRYPTOKEY_6_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15006</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15033</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB3C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_6_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_CRYPTOKEY_6_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_CRYPTOKEY_6_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_CRYPTOKEY_6_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_CRYPTOKEY_6_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_CRYPTOKEY_6_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_CRYPTOKEY_6_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_CRYPTOKEY_6_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_15_CRYPTOKEY_6_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15032</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15106</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_DUSIZE_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_DUSIZE_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_DUSIZE_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_DUSIZE_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_DUSIZE_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_DUSIZE_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_DUSIZE_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_DUSIZE_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15055</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CAPIDX_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CAPIDX_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CAPIDX_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CAPIDX_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CAPIDX_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CAPIDX_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CAPIDX_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CAPIDX_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15067</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CRYPTPCFG_RSVD_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CRYPTPCFG_RSVD_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CRYPTPCFG_RSVD_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CRYPTPCFG_RSVD_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CRYPTPCFG_RSVD_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CRYPTPCFG_RSVD_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CRYPTPCFG_RSVD_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CRYPTPCFG_RSVD_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15077</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CFGE_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CFGE_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CFGE_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CFGE_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CFGE_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CFGE_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CFGE_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_16_CFGE_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15105</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15122</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_17_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15121</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15138</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_18_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15137</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15154</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_19_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15153</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15170</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB50</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_20_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15169</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15186</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB54</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_21_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15185</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15202</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB58</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_22_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15201</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15218</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB5C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_23_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15217</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15234</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_24_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15233</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15250</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB64</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_25_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15249</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15266</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB68</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_26_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15265</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15282</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB6C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_27_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15281</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15298</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB70</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_28_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15297</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15314</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB74</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_29_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15313</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15330</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB78</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_30_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15329</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_6_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_6_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15346</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB7C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_6_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_RESERVED_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_RESERVED_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_RESERVED_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_RESERVED_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_RESERVED_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_RESERVED_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_RESERVED_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_6_31_RESERVED_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15345</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15372</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB80</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_CRYPTOKEY_7_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_CRYPTOKEY_7_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_CRYPTOKEY_7_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_CRYPTOKEY_7_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_CRYPTOKEY_7_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_CRYPTOKEY_7_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_CRYPTOKEY_7_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_0_CRYPTOKEY_7_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15371</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15398</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB84</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_CRYPTOKEY_7_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_CRYPTOKEY_7_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_CRYPTOKEY_7_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_CRYPTOKEY_7_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_CRYPTOKEY_7_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_CRYPTOKEY_7_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_CRYPTOKEY_7_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_1_CRYPTOKEY_7_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15397</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15424</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB88</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_CRYPTOKEY_7_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_CRYPTOKEY_7_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_CRYPTOKEY_7_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_CRYPTOKEY_7_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_CRYPTOKEY_7_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_CRYPTOKEY_7_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_CRYPTOKEY_7_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_2_CRYPTOKEY_7_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15423</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15450</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB8C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_CRYPTOKEY_7_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_CRYPTOKEY_7_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_CRYPTOKEY_7_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_CRYPTOKEY_7_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_CRYPTOKEY_7_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_CRYPTOKEY_7_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_CRYPTOKEY_7_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_3_CRYPTOKEY_7_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15449</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15476</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB90</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_CRYPTOKEY_7_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_CRYPTOKEY_7_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_CRYPTOKEY_7_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_CRYPTOKEY_7_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_CRYPTOKEY_7_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_CRYPTOKEY_7_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_CRYPTOKEY_7_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_4_CRYPTOKEY_7_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15475</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15502</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB94</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_CRYPTOKEY_7_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_CRYPTOKEY_7_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_CRYPTOKEY_7_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_CRYPTOKEY_7_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_CRYPTOKEY_7_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_CRYPTOKEY_7_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_CRYPTOKEY_7_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_5_CRYPTOKEY_7_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15501</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15528</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB98</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_CRYPTOKEY_7_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_CRYPTOKEY_7_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_CRYPTOKEY_7_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_CRYPTOKEY_7_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_CRYPTOKEY_7_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_CRYPTOKEY_7_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_CRYPTOKEY_7_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_6_CRYPTOKEY_7_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15527</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15554</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xB9C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_CRYPTOKEY_7_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_CRYPTOKEY_7_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_CRYPTOKEY_7_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_CRYPTOKEY_7_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_CRYPTOKEY_7_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_CRYPTOKEY_7_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_CRYPTOKEY_7_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_7_CRYPTOKEY_7_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15553</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15580</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBA0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_CRYPTOKEY_7_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_CRYPTOKEY_7_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_CRYPTOKEY_7_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_CRYPTOKEY_7_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_CRYPTOKEY_7_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_CRYPTOKEY_7_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_CRYPTOKEY_7_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_8_CRYPTOKEY_7_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15579</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15606</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBA4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_CRYPTOKEY_7_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_CRYPTOKEY_7_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_CRYPTOKEY_7_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_CRYPTOKEY_7_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_CRYPTOKEY_7_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_CRYPTOKEY_7_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_CRYPTOKEY_7_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_9_CRYPTOKEY_7_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15605</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15632</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBA8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_CRYPTOKEY_7_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_CRYPTOKEY_7_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_CRYPTOKEY_7_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_CRYPTOKEY_7_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_CRYPTOKEY_7_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_CRYPTOKEY_7_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_CRYPTOKEY_7_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_10_CRYPTOKEY_7_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15631</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15658</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBAC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_CRYPTOKEY_7_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_CRYPTOKEY_7_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_CRYPTOKEY_7_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_CRYPTOKEY_7_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_CRYPTOKEY_7_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_CRYPTOKEY_7_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_CRYPTOKEY_7_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_11_CRYPTOKEY_7_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15657</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15684</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBB0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_CRYPTOKEY_7_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_CRYPTOKEY_7_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_CRYPTOKEY_7_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_CRYPTOKEY_7_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_CRYPTOKEY_7_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_CRYPTOKEY_7_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_CRYPTOKEY_7_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_12_CRYPTOKEY_7_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15683</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15710</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBB4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_CRYPTOKEY_7_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_CRYPTOKEY_7_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_CRYPTOKEY_7_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_CRYPTOKEY_7_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_CRYPTOKEY_7_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_CRYPTOKEY_7_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_CRYPTOKEY_7_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_13_CRYPTOKEY_7_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15709</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15736</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBB8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_CRYPTOKEY_7_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_CRYPTOKEY_7_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_CRYPTOKEY_7_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_CRYPTOKEY_7_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_CRYPTOKEY_7_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_CRYPTOKEY_7_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_CRYPTOKEY_7_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_14_CRYPTOKEY_7_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15735</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15762</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBBC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_7_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_CRYPTOKEY_7_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_CRYPTOKEY_7_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_CRYPTOKEY_7_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_CRYPTOKEY_7_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_CRYPTOKEY_7_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_CRYPTOKEY_7_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_CRYPTOKEY_7_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_15_CRYPTOKEY_7_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15761</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15835</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_DUSIZE_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_DUSIZE_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_DUSIZE_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_DUSIZE_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_DUSIZE_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_DUSIZE_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_DUSIZE_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_DUSIZE_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15784</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CAPIDX_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CAPIDX_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CAPIDX_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CAPIDX_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CAPIDX_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CAPIDX_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CAPIDX_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CAPIDX_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15796</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CRYPTPCFG_RSVD_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CRYPTPCFG_RSVD_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CRYPTPCFG_RSVD_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CRYPTPCFG_RSVD_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CRYPTPCFG_RSVD_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CRYPTPCFG_RSVD_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CRYPTPCFG_RSVD_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CRYPTPCFG_RSVD_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15806</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CFGE_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CFGE_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CFGE_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CFGE_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CFGE_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CFGE_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CFGE_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_16_CFGE_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15834</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15851</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBC4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_17_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15850</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15867</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBC8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_18_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15866</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15883</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBCC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_19_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15882</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15899</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_20_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15898</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15915</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_21_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15914</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15931</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_22_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15930</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15947</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_23_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15946</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15963</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_24_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15962</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15979</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_25_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15978</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>15995</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_26_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>15994</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16011</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_27_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16010</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16027</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_28_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16026</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16043</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_29_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16042</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16059</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_30_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16058</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_7_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_7_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16075</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xBFC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_7_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_RESERVED_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_RESERVED_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_RESERVED_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_RESERVED_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_RESERVED_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_RESERVED_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_RESERVED_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_7_31_RESERVED_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16074</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16101</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC00</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_CRYPTOKEY_8_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_CRYPTOKEY_8_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_CRYPTOKEY_8_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_CRYPTOKEY_8_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_CRYPTOKEY_8_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_CRYPTOKEY_8_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_CRYPTOKEY_8_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_0_CRYPTOKEY_8_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16100</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16127</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC04</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_CRYPTOKEY_8_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_CRYPTOKEY_8_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_CRYPTOKEY_8_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_CRYPTOKEY_8_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_CRYPTOKEY_8_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_CRYPTOKEY_8_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_CRYPTOKEY_8_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_1_CRYPTOKEY_8_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16126</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16153</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC08</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_CRYPTOKEY_8_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_CRYPTOKEY_8_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_CRYPTOKEY_8_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_CRYPTOKEY_8_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_CRYPTOKEY_8_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_CRYPTOKEY_8_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_CRYPTOKEY_8_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_2_CRYPTOKEY_8_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16152</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16179</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC0C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_CRYPTOKEY_8_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_CRYPTOKEY_8_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_CRYPTOKEY_8_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_CRYPTOKEY_8_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_CRYPTOKEY_8_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_CRYPTOKEY_8_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_CRYPTOKEY_8_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_3_CRYPTOKEY_8_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16178</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16205</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC10</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_CRYPTOKEY_8_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_CRYPTOKEY_8_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_CRYPTOKEY_8_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_CRYPTOKEY_8_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_CRYPTOKEY_8_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_CRYPTOKEY_8_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_CRYPTOKEY_8_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_4_CRYPTOKEY_8_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16204</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16231</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC14</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_CRYPTOKEY_8_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_CRYPTOKEY_8_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_CRYPTOKEY_8_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_CRYPTOKEY_8_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_CRYPTOKEY_8_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_CRYPTOKEY_8_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_CRYPTOKEY_8_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_5_CRYPTOKEY_8_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16230</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16257</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC18</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_CRYPTOKEY_8_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_CRYPTOKEY_8_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_CRYPTOKEY_8_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_CRYPTOKEY_8_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_CRYPTOKEY_8_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_CRYPTOKEY_8_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_CRYPTOKEY_8_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_6_CRYPTOKEY_8_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16256</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16283</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC1C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_CRYPTOKEY_8_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_CRYPTOKEY_8_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_CRYPTOKEY_8_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_CRYPTOKEY_8_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_CRYPTOKEY_8_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_CRYPTOKEY_8_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_CRYPTOKEY_8_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_7_CRYPTOKEY_8_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16282</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16309</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC20</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_CRYPTOKEY_8_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_CRYPTOKEY_8_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_CRYPTOKEY_8_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_CRYPTOKEY_8_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_CRYPTOKEY_8_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_CRYPTOKEY_8_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_CRYPTOKEY_8_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_8_CRYPTOKEY_8_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16308</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16335</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC24</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_CRYPTOKEY_8_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_CRYPTOKEY_8_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_CRYPTOKEY_8_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_CRYPTOKEY_8_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_CRYPTOKEY_8_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_CRYPTOKEY_8_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_CRYPTOKEY_8_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_9_CRYPTOKEY_8_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16334</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16361</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC28</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_CRYPTOKEY_8_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_CRYPTOKEY_8_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_CRYPTOKEY_8_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_CRYPTOKEY_8_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_CRYPTOKEY_8_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_CRYPTOKEY_8_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_CRYPTOKEY_8_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_10_CRYPTOKEY_8_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16360</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16387</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC2C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_CRYPTOKEY_8_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_CRYPTOKEY_8_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_CRYPTOKEY_8_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_CRYPTOKEY_8_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_CRYPTOKEY_8_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_CRYPTOKEY_8_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_CRYPTOKEY_8_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_11_CRYPTOKEY_8_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16386</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16413</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC30</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_CRYPTOKEY_8_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_CRYPTOKEY_8_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_CRYPTOKEY_8_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_CRYPTOKEY_8_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_CRYPTOKEY_8_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_CRYPTOKEY_8_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_CRYPTOKEY_8_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_12_CRYPTOKEY_8_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16412</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16439</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC34</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_CRYPTOKEY_8_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_CRYPTOKEY_8_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_CRYPTOKEY_8_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_CRYPTOKEY_8_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_CRYPTOKEY_8_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_CRYPTOKEY_8_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_CRYPTOKEY_8_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_13_CRYPTOKEY_8_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16438</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16465</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC38</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_CRYPTOKEY_8_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_CRYPTOKEY_8_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_CRYPTOKEY_8_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_CRYPTOKEY_8_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_CRYPTOKEY_8_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_CRYPTOKEY_8_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_CRYPTOKEY_8_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_14_CRYPTOKEY_8_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16464</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16491</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC3C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_8_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_CRYPTOKEY_8_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_CRYPTOKEY_8_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_CRYPTOKEY_8_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_CRYPTOKEY_8_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_CRYPTOKEY_8_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_CRYPTOKEY_8_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_CRYPTOKEY_8_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_15_CRYPTOKEY_8_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16490</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16564</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_DUSIZE_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_DUSIZE_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_DUSIZE_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_DUSIZE_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_DUSIZE_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_DUSIZE_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_DUSIZE_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_DUSIZE_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16513</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CAPIDX_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CAPIDX_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CAPIDX_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CAPIDX_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CAPIDX_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CAPIDX_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CAPIDX_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CAPIDX_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16525</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CRYPTPCFG_RSVD_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CRYPTPCFG_RSVD_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CRYPTPCFG_RSVD_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CRYPTPCFG_RSVD_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CRYPTPCFG_RSVD_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CRYPTPCFG_RSVD_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CRYPTPCFG_RSVD_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CRYPTPCFG_RSVD_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16535</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CFGE_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CFGE_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CFGE_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CFGE_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CFGE_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CFGE_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CFGE_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_16_CFGE_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16563</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16580</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_17_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16579</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16596</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_18_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16595</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16612</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_19_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16611</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16628</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC50</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_20_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16627</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16644</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC54</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_21_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16643</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16660</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC58</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_22_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16659</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16676</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC5C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_23_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16675</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16692</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_24_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16691</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16708</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC64</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_25_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16707</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16724</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC68</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_26_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16723</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16740</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC6C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_27_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16739</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16756</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC70</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_28_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16755</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16772</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC74</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_29_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16771</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16788</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC78</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_30_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16787</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_8_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_8_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16804</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC7C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_8_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_RESERVED_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_RESERVED_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_RESERVED_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_RESERVED_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_RESERVED_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_RESERVED_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_RESERVED_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_8_31_RESERVED_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16803</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16830</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC80</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_CRYPTOKEY_9_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_CRYPTOKEY_9_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_CRYPTOKEY_9_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_CRYPTOKEY_9_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_CRYPTOKEY_9_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_CRYPTOKEY_9_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_CRYPTOKEY_9_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_0_CRYPTOKEY_9_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16829</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16856</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC84</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_CRYPTOKEY_9_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_CRYPTOKEY_9_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_CRYPTOKEY_9_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_CRYPTOKEY_9_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_CRYPTOKEY_9_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_CRYPTOKEY_9_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_CRYPTOKEY_9_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_1_CRYPTOKEY_9_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16855</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16882</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC88</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_CRYPTOKEY_9_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_CRYPTOKEY_9_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_CRYPTOKEY_9_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_CRYPTOKEY_9_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_CRYPTOKEY_9_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_CRYPTOKEY_9_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_CRYPTOKEY_9_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_2_CRYPTOKEY_9_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16881</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16908</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC8C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_CRYPTOKEY_9_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_CRYPTOKEY_9_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_CRYPTOKEY_9_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_CRYPTOKEY_9_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_CRYPTOKEY_9_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_CRYPTOKEY_9_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_CRYPTOKEY_9_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_3_CRYPTOKEY_9_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16907</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16934</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC90</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_CRYPTOKEY_9_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_CRYPTOKEY_9_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_CRYPTOKEY_9_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_CRYPTOKEY_9_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_CRYPTOKEY_9_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_CRYPTOKEY_9_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_CRYPTOKEY_9_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_4_CRYPTOKEY_9_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16933</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16960</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC94</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_CRYPTOKEY_9_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_CRYPTOKEY_9_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_CRYPTOKEY_9_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_CRYPTOKEY_9_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_CRYPTOKEY_9_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_CRYPTOKEY_9_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_CRYPTOKEY_9_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_5_CRYPTOKEY_9_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16959</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>16986</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC98</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_CRYPTOKEY_9_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_CRYPTOKEY_9_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_CRYPTOKEY_9_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_CRYPTOKEY_9_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_CRYPTOKEY_9_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_CRYPTOKEY_9_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_CRYPTOKEY_9_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_6_CRYPTOKEY_9_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>16985</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17012</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xC9C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_CRYPTOKEY_9_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_CRYPTOKEY_9_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_CRYPTOKEY_9_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_CRYPTOKEY_9_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_CRYPTOKEY_9_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_CRYPTOKEY_9_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_CRYPTOKEY_9_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_7_CRYPTOKEY_9_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17011</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17038</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCA0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_CRYPTOKEY_9_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_CRYPTOKEY_9_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_CRYPTOKEY_9_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_CRYPTOKEY_9_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_CRYPTOKEY_9_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_CRYPTOKEY_9_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_CRYPTOKEY_9_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_8_CRYPTOKEY_9_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17037</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17064</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCA4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_CRYPTOKEY_9_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_CRYPTOKEY_9_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_CRYPTOKEY_9_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_CRYPTOKEY_9_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_CRYPTOKEY_9_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_CRYPTOKEY_9_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_CRYPTOKEY_9_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_9_CRYPTOKEY_9_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17063</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17090</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCA8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_CRYPTOKEY_9_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_CRYPTOKEY_9_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_CRYPTOKEY_9_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_CRYPTOKEY_9_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_CRYPTOKEY_9_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_CRYPTOKEY_9_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_CRYPTOKEY_9_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_10_CRYPTOKEY_9_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17089</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17116</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCAC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_CRYPTOKEY_9_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_CRYPTOKEY_9_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_CRYPTOKEY_9_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_CRYPTOKEY_9_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_CRYPTOKEY_9_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_CRYPTOKEY_9_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_CRYPTOKEY_9_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_11_CRYPTOKEY_9_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17115</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17142</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCB0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_CRYPTOKEY_9_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_CRYPTOKEY_9_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_CRYPTOKEY_9_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_CRYPTOKEY_9_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_CRYPTOKEY_9_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_CRYPTOKEY_9_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_CRYPTOKEY_9_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_12_CRYPTOKEY_9_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17141</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17168</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCB4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_CRYPTOKEY_9_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_CRYPTOKEY_9_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_CRYPTOKEY_9_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_CRYPTOKEY_9_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_CRYPTOKEY_9_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_CRYPTOKEY_9_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_CRYPTOKEY_9_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_13_CRYPTOKEY_9_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17167</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17194</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCB8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_CRYPTOKEY_9_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_CRYPTOKEY_9_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_CRYPTOKEY_9_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_CRYPTOKEY_9_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_CRYPTOKEY_9_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_CRYPTOKEY_9_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_CRYPTOKEY_9_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_14_CRYPTOKEY_9_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17193</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17220</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCBC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_9_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_CRYPTOKEY_9_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_CRYPTOKEY_9_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_CRYPTOKEY_9_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_CRYPTOKEY_9_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_CRYPTOKEY_9_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_CRYPTOKEY_9_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_CRYPTOKEY_9_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_15_CRYPTOKEY_9_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17219</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17293</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_DUSIZE_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_DUSIZE_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_DUSIZE_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_DUSIZE_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_DUSIZE_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_DUSIZE_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_DUSIZE_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_DUSIZE_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17242</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CAPIDX_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CAPIDX_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CAPIDX_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CAPIDX_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CAPIDX_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CAPIDX_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CAPIDX_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CAPIDX_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17254</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CRYPTPCFG_RSVD_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CRYPTPCFG_RSVD_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CRYPTPCFG_RSVD_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CRYPTPCFG_RSVD_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CRYPTPCFG_RSVD_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CRYPTPCFG_RSVD_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CRYPTPCFG_RSVD_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CRYPTPCFG_RSVD_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17264</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CFGE_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CFGE_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CFGE_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CFGE_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CFGE_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CFGE_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CFGE_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_16_CFGE_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17292</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17309</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCC4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_17_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17308</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17325</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCC8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_18_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17324</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17341</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCCC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_19_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17340</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17357</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_20_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17356</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17373</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_21_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17372</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17389</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_22_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17388</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17405</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_23_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17404</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17421</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_24_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17420</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17437</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_25_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17436</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17453</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_26_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17452</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17469</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_27_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17468</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17485</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_28_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17484</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17501</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_29_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17500</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17517</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_30_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17516</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_9_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_9_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17533</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xCFC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_9_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_RESERVED_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_RESERVED_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_RESERVED_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_RESERVED_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_RESERVED_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_RESERVED_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_RESERVED_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_9_31_RESERVED_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17532</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17559</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD00</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_CRYPTOKEY_10_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_CRYPTOKEY_10_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_CRYPTOKEY_10_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_CRYPTOKEY_10_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_CRYPTOKEY_10_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_CRYPTOKEY_10_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_CRYPTOKEY_10_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_0_CRYPTOKEY_10_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17558</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17585</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD04</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_CRYPTOKEY_10_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_CRYPTOKEY_10_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_CRYPTOKEY_10_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_CRYPTOKEY_10_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_CRYPTOKEY_10_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_CRYPTOKEY_10_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_CRYPTOKEY_10_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_1_CRYPTOKEY_10_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17584</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17611</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD08</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_CRYPTOKEY_10_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_CRYPTOKEY_10_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_CRYPTOKEY_10_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_CRYPTOKEY_10_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_CRYPTOKEY_10_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_CRYPTOKEY_10_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_CRYPTOKEY_10_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_2_CRYPTOKEY_10_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17610</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17637</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD0C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_CRYPTOKEY_10_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_CRYPTOKEY_10_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_CRYPTOKEY_10_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_CRYPTOKEY_10_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_CRYPTOKEY_10_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_CRYPTOKEY_10_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_CRYPTOKEY_10_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_3_CRYPTOKEY_10_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17636</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17663</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD10</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_CRYPTOKEY_10_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_CRYPTOKEY_10_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_CRYPTOKEY_10_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_CRYPTOKEY_10_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_CRYPTOKEY_10_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_CRYPTOKEY_10_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_CRYPTOKEY_10_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_4_CRYPTOKEY_10_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17662</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17689</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD14</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_CRYPTOKEY_10_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_CRYPTOKEY_10_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_CRYPTOKEY_10_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_CRYPTOKEY_10_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_CRYPTOKEY_10_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_CRYPTOKEY_10_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_CRYPTOKEY_10_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_5_CRYPTOKEY_10_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17688</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17715</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD18</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_CRYPTOKEY_10_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_CRYPTOKEY_10_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_CRYPTOKEY_10_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_CRYPTOKEY_10_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_CRYPTOKEY_10_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_CRYPTOKEY_10_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_CRYPTOKEY_10_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_6_CRYPTOKEY_10_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17714</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17741</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD1C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_CRYPTOKEY_10_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_CRYPTOKEY_10_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_CRYPTOKEY_10_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_CRYPTOKEY_10_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_CRYPTOKEY_10_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_CRYPTOKEY_10_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_CRYPTOKEY_10_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_7_CRYPTOKEY_10_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17740</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17767</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD20</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_CRYPTOKEY_10_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_CRYPTOKEY_10_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_CRYPTOKEY_10_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_CRYPTOKEY_10_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_CRYPTOKEY_10_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_CRYPTOKEY_10_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_CRYPTOKEY_10_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_8_CRYPTOKEY_10_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17766</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17793</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD24</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_CRYPTOKEY_10_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_CRYPTOKEY_10_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_CRYPTOKEY_10_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_CRYPTOKEY_10_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_CRYPTOKEY_10_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_CRYPTOKEY_10_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_CRYPTOKEY_10_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_9_CRYPTOKEY_10_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17792</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17819</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD28</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_CRYPTOKEY_10_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_CRYPTOKEY_10_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_CRYPTOKEY_10_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_CRYPTOKEY_10_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_CRYPTOKEY_10_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_CRYPTOKEY_10_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_CRYPTOKEY_10_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_10_CRYPTOKEY_10_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17818</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17845</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD2C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_CRYPTOKEY_10_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_CRYPTOKEY_10_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_CRYPTOKEY_10_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_CRYPTOKEY_10_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_CRYPTOKEY_10_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_CRYPTOKEY_10_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_CRYPTOKEY_10_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_11_CRYPTOKEY_10_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17844</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17871</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD30</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_CRYPTOKEY_10_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_CRYPTOKEY_10_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_CRYPTOKEY_10_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_CRYPTOKEY_10_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_CRYPTOKEY_10_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_CRYPTOKEY_10_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_CRYPTOKEY_10_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_12_CRYPTOKEY_10_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17870</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17897</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD34</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_CRYPTOKEY_10_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_CRYPTOKEY_10_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_CRYPTOKEY_10_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_CRYPTOKEY_10_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_CRYPTOKEY_10_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_CRYPTOKEY_10_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_CRYPTOKEY_10_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_13_CRYPTOKEY_10_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17896</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17923</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD38</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_CRYPTOKEY_10_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_CRYPTOKEY_10_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_CRYPTOKEY_10_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_CRYPTOKEY_10_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_CRYPTOKEY_10_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_CRYPTOKEY_10_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_CRYPTOKEY_10_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_14_CRYPTOKEY_10_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17922</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>17949</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD3C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_10_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_CRYPTOKEY_10_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_CRYPTOKEY_10_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_CRYPTOKEY_10_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_CRYPTOKEY_10_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_CRYPTOKEY_10_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_CRYPTOKEY_10_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_CRYPTOKEY_10_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_15_CRYPTOKEY_10_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17948</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18022</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_DUSIZE_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_DUSIZE_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_DUSIZE_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_DUSIZE_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_DUSIZE_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_DUSIZE_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_DUSIZE_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_DUSIZE_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17971</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CAPIDX_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CAPIDX_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CAPIDX_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CAPIDX_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CAPIDX_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CAPIDX_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CAPIDX_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CAPIDX_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17983</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CRYPTPCFG_RSVD_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CRYPTPCFG_RSVD_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CRYPTPCFG_RSVD_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CRYPTPCFG_RSVD_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CRYPTPCFG_RSVD_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CRYPTPCFG_RSVD_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CRYPTPCFG_RSVD_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CRYPTPCFG_RSVD_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>17993</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CFGE_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CFGE_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CFGE_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CFGE_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CFGE_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CFGE_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CFGE_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_16_CFGE_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18021</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18038</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_17_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18037</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18054</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_18_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18053</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18070</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_19_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18069</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18086</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD50</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_20_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18085</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18102</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD54</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_21_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18101</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18118</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD58</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_22_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18117</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18134</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD5C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_23_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18133</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18150</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_24_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18149</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18166</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD64</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_25_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18165</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18182</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD68</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_26_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18181</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18198</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD6C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_27_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18197</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18214</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD70</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_28_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18213</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18230</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD74</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_29_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18229</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18246</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD78</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_30_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18245</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_10_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_10_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18262</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD7C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_10_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_RESERVED_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_RESERVED_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_RESERVED_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_RESERVED_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_RESERVED_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_RESERVED_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_RESERVED_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_10_31_RESERVED_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18261</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18288</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD80</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_CRYPTOKEY_11_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_CRYPTOKEY_11_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_CRYPTOKEY_11_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_CRYPTOKEY_11_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_CRYPTOKEY_11_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_CRYPTOKEY_11_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_CRYPTOKEY_11_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_0_CRYPTOKEY_11_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18287</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18314</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD84</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_CRYPTOKEY_11_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_CRYPTOKEY_11_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_CRYPTOKEY_11_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_CRYPTOKEY_11_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_CRYPTOKEY_11_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_CRYPTOKEY_11_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_CRYPTOKEY_11_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_1_CRYPTOKEY_11_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18313</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18340</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD88</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_CRYPTOKEY_11_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_CRYPTOKEY_11_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_CRYPTOKEY_11_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_CRYPTOKEY_11_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_CRYPTOKEY_11_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_CRYPTOKEY_11_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_CRYPTOKEY_11_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_2_CRYPTOKEY_11_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18339</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18366</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD8C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_CRYPTOKEY_11_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_CRYPTOKEY_11_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_CRYPTOKEY_11_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_CRYPTOKEY_11_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_CRYPTOKEY_11_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_CRYPTOKEY_11_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_CRYPTOKEY_11_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_3_CRYPTOKEY_11_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18365</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18392</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD90</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_CRYPTOKEY_11_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_CRYPTOKEY_11_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_CRYPTOKEY_11_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_CRYPTOKEY_11_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_CRYPTOKEY_11_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_CRYPTOKEY_11_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_CRYPTOKEY_11_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_4_CRYPTOKEY_11_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18391</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18418</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD94</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_CRYPTOKEY_11_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_CRYPTOKEY_11_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_CRYPTOKEY_11_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_CRYPTOKEY_11_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_CRYPTOKEY_11_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_CRYPTOKEY_11_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_CRYPTOKEY_11_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_5_CRYPTOKEY_11_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18417</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18444</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD98</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_CRYPTOKEY_11_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_CRYPTOKEY_11_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_CRYPTOKEY_11_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_CRYPTOKEY_11_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_CRYPTOKEY_11_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_CRYPTOKEY_11_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_CRYPTOKEY_11_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_6_CRYPTOKEY_11_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18443</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18470</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xD9C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_CRYPTOKEY_11_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_CRYPTOKEY_11_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_CRYPTOKEY_11_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_CRYPTOKEY_11_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_CRYPTOKEY_11_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_CRYPTOKEY_11_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_CRYPTOKEY_11_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_7_CRYPTOKEY_11_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18469</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18496</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDA0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_CRYPTOKEY_11_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_CRYPTOKEY_11_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_CRYPTOKEY_11_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_CRYPTOKEY_11_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_CRYPTOKEY_11_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_CRYPTOKEY_11_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_CRYPTOKEY_11_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_8_CRYPTOKEY_11_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18495</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18522</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDA4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_CRYPTOKEY_11_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_CRYPTOKEY_11_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_CRYPTOKEY_11_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_CRYPTOKEY_11_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_CRYPTOKEY_11_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_CRYPTOKEY_11_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_CRYPTOKEY_11_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_9_CRYPTOKEY_11_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18521</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18548</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDA8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_CRYPTOKEY_11_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_CRYPTOKEY_11_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_CRYPTOKEY_11_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_CRYPTOKEY_11_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_CRYPTOKEY_11_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_CRYPTOKEY_11_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_CRYPTOKEY_11_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_10_CRYPTOKEY_11_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18547</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18574</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDAC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_CRYPTOKEY_11_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_CRYPTOKEY_11_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_CRYPTOKEY_11_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_CRYPTOKEY_11_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_CRYPTOKEY_11_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_CRYPTOKEY_11_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_CRYPTOKEY_11_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_11_CRYPTOKEY_11_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18573</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18600</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDB0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_CRYPTOKEY_11_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_CRYPTOKEY_11_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_CRYPTOKEY_11_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_CRYPTOKEY_11_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_CRYPTOKEY_11_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_CRYPTOKEY_11_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_CRYPTOKEY_11_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_12_CRYPTOKEY_11_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18599</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18626</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDB4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_CRYPTOKEY_11_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_CRYPTOKEY_11_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_CRYPTOKEY_11_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_CRYPTOKEY_11_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_CRYPTOKEY_11_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_CRYPTOKEY_11_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_CRYPTOKEY_11_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_13_CRYPTOKEY_11_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18625</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18652</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDB8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_CRYPTOKEY_11_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_CRYPTOKEY_11_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_CRYPTOKEY_11_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_CRYPTOKEY_11_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_CRYPTOKEY_11_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_CRYPTOKEY_11_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_CRYPTOKEY_11_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_14_CRYPTOKEY_11_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18651</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18678</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDBC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_11_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_CRYPTOKEY_11_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_CRYPTOKEY_11_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_CRYPTOKEY_11_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_CRYPTOKEY_11_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_CRYPTOKEY_11_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_CRYPTOKEY_11_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_CRYPTOKEY_11_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_15_CRYPTOKEY_11_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18677</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18751</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_DUSIZE_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_DUSIZE_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_DUSIZE_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_DUSIZE_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_DUSIZE_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_DUSIZE_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_DUSIZE_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_DUSIZE_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18700</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CAPIDX_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CAPIDX_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CAPIDX_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CAPIDX_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CAPIDX_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CAPIDX_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CAPIDX_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CAPIDX_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18712</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CRYPTPCFG_RSVD_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CRYPTPCFG_RSVD_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CRYPTPCFG_RSVD_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CRYPTPCFG_RSVD_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CRYPTPCFG_RSVD_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CRYPTPCFG_RSVD_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CRYPTPCFG_RSVD_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CRYPTPCFG_RSVD_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18722</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CFGE_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CFGE_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CFGE_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CFGE_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CFGE_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CFGE_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CFGE_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_16_CFGE_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18750</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18767</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDC4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_17_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18766</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18783</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDC8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_18_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18782</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18799</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDCC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_19_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18798</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18815</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_20_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18814</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18831</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_21_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18830</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18847</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_22_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18846</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18863</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_23_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18862</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18879</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_24_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18878</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18895</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_25_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18894</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18911</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_26_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18910</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18927</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_27_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18926</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18943</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_28_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18942</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18959</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_29_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18958</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18975</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_30_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18974</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_11_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_11_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>18991</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xDFC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_11_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_RESERVED_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_RESERVED_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_RESERVED_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_RESERVED_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_RESERVED_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_RESERVED_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_RESERVED_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_11_31_RESERVED_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>18990</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19017</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE00</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_CRYPTOKEY_12_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_CRYPTOKEY_12_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_CRYPTOKEY_12_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_CRYPTOKEY_12_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_CRYPTOKEY_12_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_CRYPTOKEY_12_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_CRYPTOKEY_12_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_0_CRYPTOKEY_12_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19016</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19043</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE04</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_CRYPTOKEY_12_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_CRYPTOKEY_12_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_CRYPTOKEY_12_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_CRYPTOKEY_12_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_CRYPTOKEY_12_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_CRYPTOKEY_12_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_CRYPTOKEY_12_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_1_CRYPTOKEY_12_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19042</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19069</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE08</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_CRYPTOKEY_12_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_CRYPTOKEY_12_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_CRYPTOKEY_12_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_CRYPTOKEY_12_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_CRYPTOKEY_12_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_CRYPTOKEY_12_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_CRYPTOKEY_12_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_2_CRYPTOKEY_12_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19068</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19095</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE0C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_CRYPTOKEY_12_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_CRYPTOKEY_12_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_CRYPTOKEY_12_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_CRYPTOKEY_12_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_CRYPTOKEY_12_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_CRYPTOKEY_12_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_CRYPTOKEY_12_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_3_CRYPTOKEY_12_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19094</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19121</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE10</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_CRYPTOKEY_12_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_CRYPTOKEY_12_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_CRYPTOKEY_12_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_CRYPTOKEY_12_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_CRYPTOKEY_12_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_CRYPTOKEY_12_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_CRYPTOKEY_12_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_4_CRYPTOKEY_12_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19120</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19147</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE14</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_CRYPTOKEY_12_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_CRYPTOKEY_12_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_CRYPTOKEY_12_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_CRYPTOKEY_12_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_CRYPTOKEY_12_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_CRYPTOKEY_12_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_CRYPTOKEY_12_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_5_CRYPTOKEY_12_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19146</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19173</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE18</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_CRYPTOKEY_12_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_CRYPTOKEY_12_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_CRYPTOKEY_12_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_CRYPTOKEY_12_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_CRYPTOKEY_12_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_CRYPTOKEY_12_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_CRYPTOKEY_12_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_6_CRYPTOKEY_12_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19172</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19199</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE1C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_CRYPTOKEY_12_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_CRYPTOKEY_12_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_CRYPTOKEY_12_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_CRYPTOKEY_12_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_CRYPTOKEY_12_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_CRYPTOKEY_12_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_CRYPTOKEY_12_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_7_CRYPTOKEY_12_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19198</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19225</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE20</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_CRYPTOKEY_12_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_CRYPTOKEY_12_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_CRYPTOKEY_12_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_CRYPTOKEY_12_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_CRYPTOKEY_12_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_CRYPTOKEY_12_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_CRYPTOKEY_12_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_8_CRYPTOKEY_12_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19224</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19251</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE24</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_CRYPTOKEY_12_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_CRYPTOKEY_12_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_CRYPTOKEY_12_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_CRYPTOKEY_12_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_CRYPTOKEY_12_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_CRYPTOKEY_12_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_CRYPTOKEY_12_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_9_CRYPTOKEY_12_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19250</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19277</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE28</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_CRYPTOKEY_12_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_CRYPTOKEY_12_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_CRYPTOKEY_12_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_CRYPTOKEY_12_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_CRYPTOKEY_12_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_CRYPTOKEY_12_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_CRYPTOKEY_12_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_10_CRYPTOKEY_12_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19276</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19303</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE2C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_CRYPTOKEY_12_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_CRYPTOKEY_12_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_CRYPTOKEY_12_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_CRYPTOKEY_12_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_CRYPTOKEY_12_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_CRYPTOKEY_12_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_CRYPTOKEY_12_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_11_CRYPTOKEY_12_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19302</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19329</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE30</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_CRYPTOKEY_12_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_CRYPTOKEY_12_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_CRYPTOKEY_12_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_CRYPTOKEY_12_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_CRYPTOKEY_12_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_CRYPTOKEY_12_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_CRYPTOKEY_12_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_12_CRYPTOKEY_12_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19328</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19355</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE34</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_CRYPTOKEY_12_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_CRYPTOKEY_12_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_CRYPTOKEY_12_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_CRYPTOKEY_12_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_CRYPTOKEY_12_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_CRYPTOKEY_12_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_CRYPTOKEY_12_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_13_CRYPTOKEY_12_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19354</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19381</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE38</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_CRYPTOKEY_12_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_CRYPTOKEY_12_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_CRYPTOKEY_12_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_CRYPTOKEY_12_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_CRYPTOKEY_12_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_CRYPTOKEY_12_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_CRYPTOKEY_12_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_14_CRYPTOKEY_12_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19380</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19407</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE3C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_12_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_CRYPTOKEY_12_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_CRYPTOKEY_12_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_CRYPTOKEY_12_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_CRYPTOKEY_12_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_CRYPTOKEY_12_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_CRYPTOKEY_12_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_CRYPTOKEY_12_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_15_CRYPTOKEY_12_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19406</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19480</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_DUSIZE_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_DUSIZE_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_DUSIZE_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_DUSIZE_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_DUSIZE_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_DUSIZE_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_DUSIZE_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_DUSIZE_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19429</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CAPIDX_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CAPIDX_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CAPIDX_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CAPIDX_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CAPIDX_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CAPIDX_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CAPIDX_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CAPIDX_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19441</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CRYPTPCFG_RSVD_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CRYPTPCFG_RSVD_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CRYPTPCFG_RSVD_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CRYPTPCFG_RSVD_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CRYPTPCFG_RSVD_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CRYPTPCFG_RSVD_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CRYPTPCFG_RSVD_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CRYPTPCFG_RSVD_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19451</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CFGE_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CFGE_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CFGE_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CFGE_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CFGE_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CFGE_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CFGE_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_16_CFGE_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19479</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19496</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_17_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19495</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19512</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_18_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19511</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19528</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_19_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19527</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19544</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE50</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_20_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19543</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19560</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE54</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_21_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19559</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19576</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE58</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_22_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19575</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19592</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE5C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_23_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19591</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19608</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_24_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19607</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19624</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE64</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_25_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19623</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19640</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE68</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_26_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19639</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19656</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE6C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_27_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19655</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19672</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE70</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_28_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19671</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19688</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE74</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_29_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19687</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19704</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE78</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_30_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19703</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_12_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_12_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19720</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE7C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_12_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_RESERVED_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_RESERVED_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_RESERVED_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_RESERVED_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_RESERVED_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_RESERVED_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_RESERVED_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_12_31_RESERVED_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19719</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19746</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE80</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_CRYPTOKEY_13_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_CRYPTOKEY_13_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_CRYPTOKEY_13_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_CRYPTOKEY_13_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_CRYPTOKEY_13_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_CRYPTOKEY_13_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_CRYPTOKEY_13_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_0_CRYPTOKEY_13_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19745</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19772</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE84</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_CRYPTOKEY_13_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_CRYPTOKEY_13_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_CRYPTOKEY_13_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_CRYPTOKEY_13_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_CRYPTOKEY_13_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_CRYPTOKEY_13_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_CRYPTOKEY_13_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_1_CRYPTOKEY_13_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19771</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19798</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE88</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_CRYPTOKEY_13_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_CRYPTOKEY_13_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_CRYPTOKEY_13_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_CRYPTOKEY_13_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_CRYPTOKEY_13_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_CRYPTOKEY_13_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_CRYPTOKEY_13_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_2_CRYPTOKEY_13_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19797</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19824</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE8C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_CRYPTOKEY_13_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_CRYPTOKEY_13_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_CRYPTOKEY_13_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_CRYPTOKEY_13_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_CRYPTOKEY_13_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_CRYPTOKEY_13_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_CRYPTOKEY_13_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_3_CRYPTOKEY_13_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19823</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19850</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE90</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_CRYPTOKEY_13_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_CRYPTOKEY_13_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_CRYPTOKEY_13_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_CRYPTOKEY_13_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_CRYPTOKEY_13_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_CRYPTOKEY_13_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_CRYPTOKEY_13_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_4_CRYPTOKEY_13_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19849</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19876</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE94</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_CRYPTOKEY_13_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_CRYPTOKEY_13_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_CRYPTOKEY_13_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_CRYPTOKEY_13_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_CRYPTOKEY_13_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_CRYPTOKEY_13_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_CRYPTOKEY_13_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_5_CRYPTOKEY_13_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19875</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19902</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE98</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_CRYPTOKEY_13_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_CRYPTOKEY_13_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_CRYPTOKEY_13_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_CRYPTOKEY_13_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_CRYPTOKEY_13_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_CRYPTOKEY_13_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_CRYPTOKEY_13_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_6_CRYPTOKEY_13_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19901</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19928</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xE9C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_CRYPTOKEY_13_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_CRYPTOKEY_13_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_CRYPTOKEY_13_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_CRYPTOKEY_13_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_CRYPTOKEY_13_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_CRYPTOKEY_13_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_CRYPTOKEY_13_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_7_CRYPTOKEY_13_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19927</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19954</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEA0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_CRYPTOKEY_13_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_CRYPTOKEY_13_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_CRYPTOKEY_13_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_CRYPTOKEY_13_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_CRYPTOKEY_13_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_CRYPTOKEY_13_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_CRYPTOKEY_13_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_8_CRYPTOKEY_13_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19953</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>19980</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEA4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_CRYPTOKEY_13_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_CRYPTOKEY_13_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_CRYPTOKEY_13_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_CRYPTOKEY_13_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_CRYPTOKEY_13_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_CRYPTOKEY_13_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_CRYPTOKEY_13_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_9_CRYPTOKEY_13_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>19979</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20006</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEA8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_CRYPTOKEY_13_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_CRYPTOKEY_13_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_CRYPTOKEY_13_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_CRYPTOKEY_13_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_CRYPTOKEY_13_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_CRYPTOKEY_13_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_CRYPTOKEY_13_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_10_CRYPTOKEY_13_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20005</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20032</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEAC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_CRYPTOKEY_13_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_CRYPTOKEY_13_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_CRYPTOKEY_13_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_CRYPTOKEY_13_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_CRYPTOKEY_13_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_CRYPTOKEY_13_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_CRYPTOKEY_13_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_11_CRYPTOKEY_13_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20031</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20058</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEB0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_CRYPTOKEY_13_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_CRYPTOKEY_13_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_CRYPTOKEY_13_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_CRYPTOKEY_13_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_CRYPTOKEY_13_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_CRYPTOKEY_13_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_CRYPTOKEY_13_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_12_CRYPTOKEY_13_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20057</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20084</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEB4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_CRYPTOKEY_13_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_CRYPTOKEY_13_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_CRYPTOKEY_13_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_CRYPTOKEY_13_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_CRYPTOKEY_13_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_CRYPTOKEY_13_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_CRYPTOKEY_13_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_13_CRYPTOKEY_13_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20083</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20110</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEB8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_CRYPTOKEY_13_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_CRYPTOKEY_13_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_CRYPTOKEY_13_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_CRYPTOKEY_13_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_CRYPTOKEY_13_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_CRYPTOKEY_13_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_CRYPTOKEY_13_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_14_CRYPTOKEY_13_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20109</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20136</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEBC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_13_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_CRYPTOKEY_13_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_CRYPTOKEY_13_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_CRYPTOKEY_13_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_CRYPTOKEY_13_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_CRYPTOKEY_13_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_CRYPTOKEY_13_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_CRYPTOKEY_13_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_15_CRYPTOKEY_13_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20135</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20209</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_DUSIZE_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_DUSIZE_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_DUSIZE_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_DUSIZE_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_DUSIZE_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_DUSIZE_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_DUSIZE_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_DUSIZE_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20158</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CAPIDX_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CAPIDX_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CAPIDX_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CAPIDX_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CAPIDX_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CAPIDX_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CAPIDX_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CAPIDX_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20170</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CRYPTPCFG_RSVD_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CRYPTPCFG_RSVD_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CRYPTPCFG_RSVD_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CRYPTPCFG_RSVD_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CRYPTPCFG_RSVD_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CRYPTPCFG_RSVD_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CRYPTPCFG_RSVD_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CRYPTPCFG_RSVD_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20180</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CFGE_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CFGE_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CFGE_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CFGE_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CFGE_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CFGE_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CFGE_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_16_CFGE_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20208</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20225</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEC4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_17_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20224</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20241</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEC8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_18_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20240</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20257</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xECC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_19_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20256</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20273</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xED0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_20_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20272</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20289</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xED4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_21_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20288</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20305</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xED8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_22_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20304</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20321</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_23_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20320</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20337</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_24_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20336</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20353</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_25_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20352</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20369</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_26_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20368</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20385</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_27_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20384</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20401</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_28_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20400</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20417</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_29_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20416</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20433</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_30_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20432</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_13_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_13_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20449</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xEFC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_13_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_RESERVED_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_RESERVED_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_RESERVED_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_RESERVED_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_RESERVED_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_RESERVED_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_RESERVED_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_13_31_RESERVED_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20448</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20475</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF00</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_CRYPTOKEY_14_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_CRYPTOKEY_14_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_CRYPTOKEY_14_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_CRYPTOKEY_14_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_CRYPTOKEY_14_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_CRYPTOKEY_14_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_CRYPTOKEY_14_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_0_CRYPTOKEY_14_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20474</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20501</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF04</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_CRYPTOKEY_14_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_CRYPTOKEY_14_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_CRYPTOKEY_14_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_CRYPTOKEY_14_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_CRYPTOKEY_14_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_CRYPTOKEY_14_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_CRYPTOKEY_14_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_1_CRYPTOKEY_14_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20500</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20527</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF08</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_CRYPTOKEY_14_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_CRYPTOKEY_14_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_CRYPTOKEY_14_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_CRYPTOKEY_14_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_CRYPTOKEY_14_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_CRYPTOKEY_14_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_CRYPTOKEY_14_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_2_CRYPTOKEY_14_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20526</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20553</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF0C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_CRYPTOKEY_14_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_CRYPTOKEY_14_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_CRYPTOKEY_14_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_CRYPTOKEY_14_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_CRYPTOKEY_14_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_CRYPTOKEY_14_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_CRYPTOKEY_14_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_3_CRYPTOKEY_14_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20552</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20579</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF10</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_CRYPTOKEY_14_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_CRYPTOKEY_14_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_CRYPTOKEY_14_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_CRYPTOKEY_14_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_CRYPTOKEY_14_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_CRYPTOKEY_14_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_CRYPTOKEY_14_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_4_CRYPTOKEY_14_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20578</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20605</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF14</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_CRYPTOKEY_14_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_CRYPTOKEY_14_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_CRYPTOKEY_14_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_CRYPTOKEY_14_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_CRYPTOKEY_14_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_CRYPTOKEY_14_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_CRYPTOKEY_14_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_5_CRYPTOKEY_14_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20604</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20631</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF18</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_CRYPTOKEY_14_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_CRYPTOKEY_14_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_CRYPTOKEY_14_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_CRYPTOKEY_14_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_CRYPTOKEY_14_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_CRYPTOKEY_14_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_CRYPTOKEY_14_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_6_CRYPTOKEY_14_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20630</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20657</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF1C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_CRYPTOKEY_14_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_CRYPTOKEY_14_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_CRYPTOKEY_14_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_CRYPTOKEY_14_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_CRYPTOKEY_14_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_CRYPTOKEY_14_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_CRYPTOKEY_14_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_7_CRYPTOKEY_14_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20656</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20683</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF20</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_CRYPTOKEY_14_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_CRYPTOKEY_14_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_CRYPTOKEY_14_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_CRYPTOKEY_14_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_CRYPTOKEY_14_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_CRYPTOKEY_14_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_CRYPTOKEY_14_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_8_CRYPTOKEY_14_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20682</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20709</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF24</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_CRYPTOKEY_14_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_CRYPTOKEY_14_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_CRYPTOKEY_14_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_CRYPTOKEY_14_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_CRYPTOKEY_14_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_CRYPTOKEY_14_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_CRYPTOKEY_14_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_9_CRYPTOKEY_14_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20708</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20735</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF28</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_CRYPTOKEY_14_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_CRYPTOKEY_14_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_CRYPTOKEY_14_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_CRYPTOKEY_14_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_CRYPTOKEY_14_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_CRYPTOKEY_14_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_CRYPTOKEY_14_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_10_CRYPTOKEY_14_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20734</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20761</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF2C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_CRYPTOKEY_14_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_CRYPTOKEY_14_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_CRYPTOKEY_14_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_CRYPTOKEY_14_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_CRYPTOKEY_14_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_CRYPTOKEY_14_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_CRYPTOKEY_14_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_11_CRYPTOKEY_14_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20760</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20787</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF30</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_CRYPTOKEY_14_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_CRYPTOKEY_14_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_CRYPTOKEY_14_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_CRYPTOKEY_14_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_CRYPTOKEY_14_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_CRYPTOKEY_14_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_CRYPTOKEY_14_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_12_CRYPTOKEY_14_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20786</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20813</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF34</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_CRYPTOKEY_14_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_CRYPTOKEY_14_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_CRYPTOKEY_14_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_CRYPTOKEY_14_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_CRYPTOKEY_14_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_CRYPTOKEY_14_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_CRYPTOKEY_14_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_13_CRYPTOKEY_14_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20812</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20839</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF38</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_CRYPTOKEY_14_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_CRYPTOKEY_14_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_CRYPTOKEY_14_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_CRYPTOKEY_14_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_CRYPTOKEY_14_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_CRYPTOKEY_14_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_CRYPTOKEY_14_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_14_CRYPTOKEY_14_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20838</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20865</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF3C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_14_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_CRYPTOKEY_14_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_CRYPTOKEY_14_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_CRYPTOKEY_14_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_CRYPTOKEY_14_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_CRYPTOKEY_14_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_CRYPTOKEY_14_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_CRYPTOKEY_14_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_15_CRYPTOKEY_14_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20864</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20938</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF40</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_DUSIZE_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_DUSIZE_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_DUSIZE_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_DUSIZE_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_DUSIZE_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_DUSIZE_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_DUSIZE_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_DUSIZE_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20887</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CAPIDX_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CAPIDX_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CAPIDX_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CAPIDX_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CAPIDX_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CAPIDX_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CAPIDX_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CAPIDX_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20899</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CRYPTPCFG_RSVD_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CRYPTPCFG_RSVD_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CRYPTPCFG_RSVD_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CRYPTPCFG_RSVD_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CRYPTPCFG_RSVD_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CRYPTPCFG_RSVD_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CRYPTPCFG_RSVD_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CRYPTPCFG_RSVD_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20909</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CFGE_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CFGE_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CFGE_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CFGE_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CFGE_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CFGE_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CFGE_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_16_CFGE_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20937</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20954</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF44</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_17_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20953</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20970</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF48</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_18_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20969</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>20986</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF4C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_19_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>20985</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21002</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF50</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_20_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21001</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21018</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF54</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_21_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21017</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21034</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF58</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_22_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21033</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21050</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF5C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_23_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21049</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21066</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF60</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_24_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21065</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21082</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF64</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_25_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21081</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21098</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF68</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_26_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21097</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21114</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF6C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_27_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21113</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21130</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF70</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_28_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21129</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21146</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF74</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_29_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21145</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21162</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF78</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_30_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21161</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_14_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_14_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21178</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF7C</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_14_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_RESERVED_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_RESERVED_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_RESERVED_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_RESERVED_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_RESERVED_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_RESERVED_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_RESERVED_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_14_31_RESERVED_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21177</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_0</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_0</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21204</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF80</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_0</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_0</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_CRYPTOKEY_15_0_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_CRYPTOKEY_15_0_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_CRYPTOKEY_15_0_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_CRYPTOKEY_15_0_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_CRYPTOKEY_15_0_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_CRYPTOKEY_15_0_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_CRYPTOKEY_15_0_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_0_CRYPTOKEY_15_0_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21203</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_1</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_1</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21230</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF84</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_1</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_1</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_CRYPTOKEY_15_1_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_CRYPTOKEY_15_1_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_CRYPTOKEY_15_1_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_CRYPTOKEY_15_1_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_CRYPTOKEY_15_1_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_CRYPTOKEY_15_1_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_CRYPTOKEY_15_1_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_1_CRYPTOKEY_15_1_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21229</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_2</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_2</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21256</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF88</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_2</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_2</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_CRYPTOKEY_15_2_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_CRYPTOKEY_15_2_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_CRYPTOKEY_15_2_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_CRYPTOKEY_15_2_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_CRYPTOKEY_15_2_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_CRYPTOKEY_15_2_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_CRYPTOKEY_15_2_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_2_CRYPTOKEY_15_2_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21255</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_3</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_3</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21282</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF8C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_3</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_3</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_CRYPTOKEY_15_3_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_CRYPTOKEY_15_3_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_CRYPTOKEY_15_3_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_CRYPTOKEY_15_3_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_CRYPTOKEY_15_3_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_CRYPTOKEY_15_3_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_CRYPTOKEY_15_3_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_3_CRYPTOKEY_15_3_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21281</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_4</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_4</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21308</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF90</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_4</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_4</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_CRYPTOKEY_15_4_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_CRYPTOKEY_15_4_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_CRYPTOKEY_15_4_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_CRYPTOKEY_15_4_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_CRYPTOKEY_15_4_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_CRYPTOKEY_15_4_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_CRYPTOKEY_15_4_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_4_CRYPTOKEY_15_4_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21307</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_5</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_5</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21334</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF94</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_5</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_5</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_CRYPTOKEY_15_5_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_CRYPTOKEY_15_5_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_CRYPTOKEY_15_5_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_CRYPTOKEY_15_5_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_CRYPTOKEY_15_5_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_CRYPTOKEY_15_5_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_CRYPTOKEY_15_5_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_5_CRYPTOKEY_15_5_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21333</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_6</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_6</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21360</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF98</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_6</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_6</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_CRYPTOKEY_15_6_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_CRYPTOKEY_15_6_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_CRYPTOKEY_15_6_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_CRYPTOKEY_15_6_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_CRYPTOKEY_15_6_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_CRYPTOKEY_15_6_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_CRYPTOKEY_15_6_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_6_CRYPTOKEY_15_6_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21359</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_7</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_7</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21386</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xF9C</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_7</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_7</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_CRYPTOKEY_15_7_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_CRYPTOKEY_15_7_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_CRYPTOKEY_15_7_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_CRYPTOKEY_15_7_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_CRYPTOKEY_15_7_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_CRYPTOKEY_15_7_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_CRYPTOKEY_15_7_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_7_CRYPTOKEY_15_7_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21385</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_8</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_8</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21412</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFA0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_8</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_8</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_CRYPTOKEY_15_8_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_CRYPTOKEY_15_8_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_CRYPTOKEY_15_8_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_CRYPTOKEY_15_8_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_CRYPTOKEY_15_8_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_CRYPTOKEY_15_8_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_CRYPTOKEY_15_8_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_8_CRYPTOKEY_15_8_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21411</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_9</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_9</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21438</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFA4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_9</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_9</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_CRYPTOKEY_15_9_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_CRYPTOKEY_15_9_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_CRYPTOKEY_15_9_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_CRYPTOKEY_15_9_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_CRYPTOKEY_15_9_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_CRYPTOKEY_15_9_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_CRYPTOKEY_15_9_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_9_CRYPTOKEY_15_9_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21437</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_10</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_10</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21464</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFA8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_10</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_10</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_CRYPTOKEY_15_10_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_CRYPTOKEY_15_10_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_CRYPTOKEY_15_10_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_CRYPTOKEY_15_10_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_CRYPTOKEY_15_10_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_CRYPTOKEY_15_10_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_CRYPTOKEY_15_10_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_10_CRYPTOKEY_15_10_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21463</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_11</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_11</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21490</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFAC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_11</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_11</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_CRYPTOKEY_15_11_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_CRYPTOKEY_15_11_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_CRYPTOKEY_15_11_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_CRYPTOKEY_15_11_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_CRYPTOKEY_15_11_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_CRYPTOKEY_15_11_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_CRYPTOKEY_15_11_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_11_CRYPTOKEY_15_11_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21489</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_12</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_12</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21516</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFB0</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_12</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_12</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_CRYPTOKEY_15_12_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_CRYPTOKEY_15_12_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_CRYPTOKEY_15_12_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_CRYPTOKEY_15_12_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_CRYPTOKEY_15_12_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_CRYPTOKEY_15_12_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_CRYPTOKEY_15_12_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_12_CRYPTOKEY_15_12_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21515</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_13</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_13</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21542</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFB4</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_13</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_13</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_CRYPTOKEY_15_13_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_CRYPTOKEY_15_13_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_CRYPTOKEY_15_13_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_CRYPTOKEY_15_13_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_CRYPTOKEY_15_13_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_CRYPTOKEY_15_13_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_CRYPTOKEY_15_13_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_13_CRYPTOKEY_15_13_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21541</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_14</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_14</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21568</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFB8</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_14</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_14</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_CRYPTOKEY_15_14_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_CRYPTOKEY_15_14_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_CRYPTOKEY_15_14_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_CRYPTOKEY_15_14_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_CRYPTOKEY_15_14_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_CRYPTOKEY_15_14_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_CRYPTOKEY_15_14_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_14_CRYPTOKEY_15_14_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21567</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_15</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_15</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21594</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFBC</csr:offset>
       <csr:addressedAccess>W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_15</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>CRYPTOKEY_15_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_CRYPTOKEY_15_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_CRYPTOKEY_15_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_CRYPTOKEY_15_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_CRYPTOKEY_15_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_CRYPTOKEY_15_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_CRYPTOKEY_15_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_CRYPTOKEY_15_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_15_CRYPTOKEY_15_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21593</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Key</csr:p>
         <csr:p></csr:p>
         <csr:p>      Specifies the key to be used for this configuration. </csr:p>
         <csr:p>      The specific key layout is defined according to the key size and algorithm specified in the Crypto Capability with index value specified in CAPIDX.</csr:p>
         <csr:p>      When configuring CRYPTOKEY field software shall write the entire key from DW0 to DW15, sequentially, in one atomic set of operations. </csr:p>
         <csr:p>      The unused regions of CRYPTOKEY, according to the selected key size and algorithm shall be written with zeros by software</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>W</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_16</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_16</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21667</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFC0</csr:offset>
       <csr:addressedAccess>R/W</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_16</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>DUSIZE_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_DUSIZE_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_DUSIZE_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_DUSIZE_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_DUSIZE_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_DUSIZE_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_DUSIZE_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_DUSIZE_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_DUSIZE_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21616</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Data Unit Size</csr:p>
         <csr:p></csr:p>
         <csr:p>        Size of data unit used with this configuration, encoded in one-hot encoding, analogous to bitmask used in CRYPTOCAP.SDUSB field.</csr:p>
         <csr:p>        When bit j in this field (j=0..7) is set, a data unit size of 512*2j bytes is selected.</csr:p>
         <csr:p>        Bit j may be set only if the same bit is also set in the SDUSB field of the capability referenced in CAPIDX field.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>7</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CAPIDX_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CAPIDX_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CAPIDX_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CAPIDX_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CAPIDX_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CAPIDX_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CAPIDX_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CAPIDX_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CAPIDX_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21628</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Crypto Capability Index </csr:p>
         <csr:p></csr:p>
         <csr:p>        Specifies the index of the Crypto Capability to be used for this configuration. Values allowed are between 0 and CRCAP.CC-1</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>15</csr:msb>
         <csr:lsb>8</csr:lsb>
         <csr:resetValue>0x00</csr:resetValue>
         <csr:access>R/W</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CRYPTPCFG_RSVD_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CRYPTPCFG_RSVD_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CRYPTPCFG_RSVD_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CRYPTPCFG_RSVD_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CRYPTPCFG_RSVD_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CRYPTPCFG_RSVD_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CRYPTPCFG_RSVD_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CRYPTPCFG_RSVD_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CRYPTPCFG_RSVD_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21638</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>30</csr:msb>
         <csr:lsb>16</csr:lsb>
         <csr:resetValue>0x0000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
        <csr:bitfield>
         <csr:identifier>CFGE_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CFGE_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CFGE_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CFGE_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CFGE_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CFGE_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CFGE_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CFGE_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_16_CFGE_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21666</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>Configuration Enable </csr:p>
         <csr:p></csr:p>
         <csr:p>        This field is used by software to enable/disable a Crypto Configuration usage by software  </csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>31</csr:lsb>
         <csr:resetValue>0x0</csr:resetValue>
         <csr:access>R/W</csr:access>
         <csr:enumeration>
          <csr:titles>true</csr:titles>
          <csr:descriptions>false</csr:descriptions>
          <csr:enumeratorsHavePartialAccess>false</csr:enumeratorsHavePartialAccess>
          <csr:enumerator>
           <csr:identifier>DISABLE</csr:identifier>
           <csr:value>0x0</csr:value>
           <csr:title>Configuration Disabled. Transactions using this Crypto Configuration in the CCI field shall be terminated with error by host controller,
  and generate a Invalid Crypto Configuration Error (ICCE) interrupt</csr:title>
          </csr:enumerator>
          <csr:enumerator>
           <csr:identifier>ENABLE</csr:identifier>
           <csr:value>0x1</csr:value>
           <csr:title>Configuration Enabled. Transactions using this Crypto Configuration in the CCI field can be executed</csr:title>
          </csr:enumerator>
         </csr:enumeration>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_17</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_17</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21683</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFC4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_17</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_17_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21682</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_18</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_18</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21699</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFC8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_18</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_18_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21698</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_19</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_19</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21715</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFCC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_19</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_19_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21714</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_20</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_20</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21731</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFD0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_20</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_20_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21730</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_21</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_21</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21747</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFD4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_21</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_21_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21746</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_22</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_22</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21763</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFD8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_22</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_22_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21762</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_23</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_23</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21779</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFDC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_23</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_23_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21778</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_24</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_24</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21795</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFE0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_24</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_24_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21794</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_25</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_25</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21811</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFE4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_25</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_25_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21810</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_26</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_26</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21827</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFE8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_26</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_26_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21826</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_27</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_27</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21843</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFEC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_27</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_27_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21842</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_28</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_28</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21859</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFF0</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_28</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_28_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21858</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_29</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_29</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21875</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFF4</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_29</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_29_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21874</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_30</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_30</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21891</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFF8</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_30</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_30_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21890</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
      <csr:definition>
       <csr:referenceType>register</csr:referenceType>
       <csr:referenceName>emmc.crypto_vendor2.CRYPTOCFG_15_31</csr:referenceName>
       <csr:identifier>CRYPTOCFG_15_31</csr:identifier>
       <csr:addressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_ADDRESS</csr:addressMacro>
       <csr:byteAddressMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_BYTE_ADDRESS</csr:byteAddressMacro>
       <csr:offsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_OFFSET</csr:offsetMacro>
       <csr:byteOffsetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_BYTE_OFFSET</csr:byteOffsetMacro>
       <csr:filename>DWC_mshc_crypto.csr</csr:filename>
       <csr:linenumber>21907</csr:linenumber>
       <csr:title>Crypto Configuration Register</csr:title>
       <csr:offset>0xFFC</csr:offset>
       <csr:addressedAccess>R</csr:addressedAccess>
       <csr:registerResetValue>0x00000000</csr:registerResetValue>
       <csr:typeName>Emmc_crypto_vendor2_CRYPTOCFG_15_31</csr:typeName>
        <csr:description>
         <csr:p>This register is used to store the crypto configuration.</csr:p>
        </csr:description>
       <csr:clockDomains>false</csr:clockDomains>
       <csr:synchronizers>false</csr:synchronizers>
       <csr:fieldsHaveAttributes>false</csr:fieldsHaveAttributes>
       <csr:fieldsHaveShortDescriptions>false</csr:fieldsHaveShortDescriptions>
       <csr:bitfields>
        <csr:bitfield>
         <csr:identifier>RESERVED_15</csr:identifier>
         <csr:widthMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_RESERVED_15_WIDTH</csr:widthMacro>
         <csr:msbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_RESERVED_15_MSB</csr:msbMacro>
         <csr:lsbMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_RESERVED_15_LSB</csr:lsbMacro>
         <csr:rangeMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_RESERVED_15_RANGE</csr:rangeMacro>
         <csr:resetMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_RESERVED_15_RESET</csr:resetMacro>
         <csr:maskMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_RESERVED_15_FIELD_MASK</csr:maskMacro>
         <csr:getMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_RESERVED_15_GET</csr:getMacro>
         <csr:setMacro>EMMC_CRYPTO_VENDOR2_CRYPTOCFG_15_31_RESERVED_15_SET</csr:setMacro>
         <csr:filename>DWC_mshc_crypto.csr</csr:filename>
         <csr:linenumber>21906</csr:linenumber>
         <csr:title></csr:title>
        <csr:description>
         <csr:p>These bits of the CRYPTO configuration register are reserved. They always return 0.</csr:p>
         <csr:p></csr:p>
        </csr:description>
         <csr:msb>31</csr:msb>
         <csr:lsb>0</csr:lsb>
         <csr:resetValue>0x00000000</csr:resetValue>
         <csr:access>R</csr:access>
        </csr:bitfield>
       </csr:bitfields>
      </csr:definition>
     </csr:definitions>
    </csr:csrObject>
   </csr:csrData>
  </xml>
  <div id="docheader">
   <h2>Addressmap Information for 'DWC_mshc_crypto'</h2>
   <table id="optiontable" border="1" cellpadding="1">
    <tr>
     <td>
      <div id="globalFileInfoCheckBoxDiv">
       <label for="globalFileInfoCheckBox">Input File Information</label>
       <input id="globalFileInfoCheckBox" type="checkbox" onclick="globalFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalHeaderFileInfoCheckBoxDiv">
       <label for="globalHeaderFileInfoCheckBox">Header File Information</label>
       <input id="globalHeaderFileInfoCheckBox" type="checkbox" onclick="globalHeaderFileInfoCheckBox_click();"/>
      </div>
     </td>
     <td>
      <div id="globalEnumInfoCheckBoxDiv">
       <label for="globalEnumInfoCheckBox">Enum Information</label>
       <input id="globalEnumInfoCheckBox" type="checkbox" onclick="globalEnumInfoCheckBox_click();"/>
      </div>
     </td>
    </tr>
   </table>
  </div>
  <div id="docinfo"></div>
  <div id="docroot"></div>
  <div id="docfooter"></div>
 </body>
</html>
