Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Thu May  4 12:03:55 2023
| Host         : n-62-27-19 running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file PWF_timing_summary_routed.rpt -pb PWF_timing_summary_routed.pb -rpx PWF_timing_summary_routed.rpx -warn_on_violation
| Design       : PWF
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 40 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[1]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[2]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[3]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[4]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[5]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: MPC/InstDecCont/opcode_reg[6]/Q (HIGH)

 There are 241 register/latch pins with no clock driven by root clock pin: SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 681 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     46.105        0.000                      0                   21        0.517        0.000                      0                   21       24.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                46.105        0.000                      0                   21        0.517        0.000                      0                   21       24.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       46.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.105ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 2.606ns (66.354%)  route 1.321ns (33.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 55.011 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[5]
                         net (fo=2, routed)           1.321     9.053    MPC/InstDecCont/DOADO[5]
    SLICE_X4Y76          LUT4 (Prop_lut4_I3_O)        0.152     9.205 r  MPC/InstDecCont/IR[5]_i_1/O
                         net (fo=1, routed)           0.000     9.205    MPC/InstReg/D[5]
    SLICE_X4Y76          FDCE                                         r  MPC/InstReg/IR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    55.011    MPC/InstReg/CLK
    SLICE_X4Y76          FDCE                                         r  MPC/InstReg/IR_reg[5]/C
                         clock pessimism              0.259    55.270    
                         clock uncertainty           -0.035    55.234    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.075    55.309    MPC/InstReg/IR_reg[5]
  -------------------------------------------------------------------
                         required time                         55.309    
                         arrival time                          -9.205    
  -------------------------------------------------------------------
                         slack                                 46.105    

Slack (MET) :             46.132ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.852ns  (logic 2.578ns (66.926%)  route 1.274ns (33.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 55.009 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[6]
                         net (fo=2, routed)           1.274     9.005    MPC/InstDecCont/DOADO[6]
    SLICE_X4Y75          LUT4 (Prop_lut4_I3_O)        0.124     9.129 r  MPC/InstDecCont/IR[6]_i_1/O
                         net (fo=1, routed)           0.000     9.129    MPC/InstReg/D[6]
    SLICE_X4Y75          FDCE                                         r  MPC/InstReg/IR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.586    55.009    MPC/InstReg/CLK
    SLICE_X4Y75          FDCE                                         r  MPC/InstReg/IR_reg[6]/C
                         clock pessimism              0.259    55.268    
                         clock uncertainty           -0.035    55.232    
    SLICE_X4Y75          FDCE (Setup_fdce_C_D)        0.029    55.261    MPC/InstReg/IR_reg[6]
  -------------------------------------------------------------------
                         required time                         55.261    
                         arrival time                          -9.129    
  -------------------------------------------------------------------
                         slack                                 46.132    

Slack (MET) :             46.175ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 2.604ns (66.805%)  route 1.294ns (33.195%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 55.009 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[3]
                         net (fo=2, routed)           1.294     9.025    MPC/InstDecCont/DOADO[3]
    SLICE_X6Y75          LUT4 (Prop_lut4_I3_O)        0.150     9.175 r  MPC/InstDecCont/IR[3]_i_1/O
                         net (fo=1, routed)           0.000     9.175    MPC/InstReg/D[3]
    SLICE_X6Y75          FDCE                                         r  MPC/InstReg/IR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.586    55.009    MPC/InstReg/CLK
    SLICE_X6Y75          FDCE                                         r  MPC/InstReg/IR_reg[3]/C
                         clock pessimism              0.259    55.268    
                         clock uncertainty           -0.035    55.232    
    SLICE_X6Y75          FDCE (Setup_fdce_C_D)        0.118    55.350    MPC/InstReg/IR_reg[3]
  -------------------------------------------------------------------
                         required time                         55.350    
                         arrival time                          -9.175    
  -------------------------------------------------------------------
                         slack                                 46.175    

Slack (MET) :             46.197ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 2.604ns (67.129%)  route 1.275ns (32.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 55.012 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[2]
                         net (fo=2, routed)           1.275     9.006    MPC/InstDecCont/DOADO[2]
    SLICE_X6Y77          LUT4 (Prop_lut4_I3_O)        0.150     9.156 r  MPC/InstDecCont/IR[2]_i_1/O
                         net (fo=1, routed)           0.000     9.156    MPC/InstReg/D[2]
    SLICE_X6Y77          FDCE                                         r  MPC/InstReg/IR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.589    55.012    MPC/InstReg/CLK
    SLICE_X6Y77          FDCE                                         r  MPC/InstReg/IR_reg[2]/C
                         clock pessimism              0.259    55.271    
                         clock uncertainty           -0.035    55.235    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.118    55.353    MPC/InstReg/IR_reg[2]
  -------------------------------------------------------------------
                         required time                         55.353    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                 46.197    

Slack (MET) :             46.321ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 2.606ns (70.265%)  route 1.103ns (29.735%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 55.009 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[12])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[12]
                         net (fo=1, routed)           1.103     8.834    MPC/InstDecCont/DOADO[12]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.152     8.986 r  MPC/InstDecCont/IR[12]_i_1/O
                         net (fo=1, routed)           0.000     8.986    MPC/InstReg/D[12]
    SLICE_X7Y75          FDCE                                         r  MPC/InstReg/IR_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.586    55.009    MPC/InstReg/CLK
    SLICE_X7Y75          FDCE                                         r  MPC/InstReg/IR_reg[12]/C
                         clock pessimism              0.259    55.268    
                         clock uncertainty           -0.035    55.232    
    SLICE_X7Y75          FDCE (Setup_fdce_C_D)        0.075    55.307    MPC/InstReg/IR_reg[12]
  -------------------------------------------------------------------
                         required time                         55.307    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                 46.321    

Slack (MET) :             46.323ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.712ns  (logic 2.578ns (69.457%)  route 1.134ns (30.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 55.011 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[7]
                         net (fo=2, routed)           1.134     8.865    MPC/InstDecCont/DOADO[7]
    SLICE_X6Y76          LUT4 (Prop_lut4_I3_O)        0.124     8.989 r  MPC/InstDecCont/IR[7]_i_1/O
                         net (fo=1, routed)           0.000     8.989    MPC/InstReg/D[7]
    SLICE_X6Y76          FDCE                                         r  MPC/InstReg/IR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    55.011    MPC/InstReg/CLK
    SLICE_X6Y76          FDCE                                         r  MPC/InstReg/IR_reg[7]/C
                         clock pessimism              0.259    55.270    
                         clock uncertainty           -0.035    55.234    
    SLICE_X6Y76          FDCE (Setup_fdce_C_D)        0.077    55.311    MPC/InstReg/IR_reg[7]
  -------------------------------------------------------------------
                         required time                         55.311    
                         arrival time                          -8.989    
  -------------------------------------------------------------------
                         slack                                 46.323    

Slack (MET) :             46.327ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.659ns  (logic 2.578ns (70.458%)  route 1.081ns (29.542%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 55.011 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[10]
                         net (fo=1, routed)           1.081     8.812    MPC/InstDecCont/DOADO[10]
    SLICE_X4Y76          LUT3 (Prop_lut3_I2_O)        0.124     8.936 r  MPC/InstDecCont/IR[10]_i_1/O
                         net (fo=1, routed)           0.000     8.936    MPC/InstReg/D[10]
    SLICE_X4Y76          FDCE                                         r  MPC/InstReg/IR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    55.011    MPC/InstReg/CLK
    SLICE_X4Y76          FDCE                                         r  MPC/InstReg/IR_reg[10]/C
                         clock pessimism              0.259    55.270    
                         clock uncertainty           -0.035    55.234    
    SLICE_X4Y76          FDCE (Setup_fdce_C_D)        0.029    55.263    MPC/InstReg/IR_reg[10]
  -------------------------------------------------------------------
                         required time                         55.263    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                 46.327    

Slack (MET) :             46.332ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 2.604ns (70.413%)  route 1.094ns (29.587%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 55.009 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[1]
                         net (fo=2, routed)           1.094     8.825    MPC/InstDecCont/DOADO[1]
    SLICE_X7Y75          LUT4 (Prop_lut4_I3_O)        0.150     8.975 r  MPC/InstDecCont/IR[1]_i_1/O
                         net (fo=1, routed)           0.000     8.975    MPC/InstReg/D[1]
    SLICE_X7Y75          FDCE                                         r  MPC/InstReg/IR_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.586    55.009    MPC/InstReg/CLK
    SLICE_X7Y75          FDCE                                         r  MPC/InstReg/IR_reg[1]/C
                         clock pessimism              0.259    55.268    
                         clock uncertainty           -0.035    55.232    
    SLICE_X7Y75          FDCE (Setup_fdce_C_D)        0.075    55.307    MPC/InstReg/IR_reg[1]
  -------------------------------------------------------------------
                         required time                         55.307    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                 46.332    

Slack (MET) :             46.472ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 2.604ns (73.185%)  route 0.954ns (26.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 55.009 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[8]
                         net (fo=1, routed)           0.954     8.685    MPC/InstDecCont/DOADO[8]
    SLICE_X4Y75          LUT3 (Prop_lut3_I2_O)        0.150     8.835 r  MPC/InstDecCont/IR[8]_i_1/O
                         net (fo=1, routed)           0.000     8.835    MPC/InstReg/D[8]
    SLICE_X4Y75          FDCE                                         r  MPC/InstReg/IR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.586    55.009    MPC/InstReg/CLK
    SLICE_X4Y75          FDCE                                         r  MPC/InstReg/IR_reg[8]/C
                         clock pessimism              0.259    55.268    
                         clock uncertainty           -0.035    55.232    
    SLICE_X4Y75          FDCE (Setup_fdce_C_D)        0.075    55.307    MPC/InstReg/IR_reg[8]
  -------------------------------------------------------------------
                         required time                         55.307    
                         arrival time                          -8.835    
  -------------------------------------------------------------------
                         slack                                 46.472    

Slack (MET) :             46.474ns  (required time - arrival time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (CLK rise@50.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.513ns  (logic 2.578ns (73.386%)  route 0.935ns (26.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 55.012 - 50.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.675     5.277    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[14])
                                                      2.454     7.731 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[14]
                         net (fo=1, routed)           0.935     8.666    MPC/InstDecCont/DOADO[14]
    SLICE_X7Y77          LUT3 (Prop_lut3_I2_O)        0.124     8.790 r  MPC/InstDecCont/IR[14]_i_1/O
                         net (fo=1, routed)           0.000     8.790    MPC/InstReg/D[14]
    SLICE_X7Y77          FDCE                                         r  MPC/InstReg/IR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK (IN)
                         net (fo=0)                   0.000    50.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    53.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    53.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.589    55.012    MPC/InstReg/CLK
    SLICE_X7Y77          FDCE                                         r  MPC/InstReg/IR_reg[14]/C
                         clock pessimism              0.259    55.271    
                         clock uncertainty           -0.035    55.235    
    SLICE_X7Y77          FDCE (Setup_fdce_C_D)        0.029    55.264    MPC/InstReg/IR_reg[14]
  -------------------------------------------------------------------
                         required time                         55.264    
                         arrival time                          -8.790    
  -------------------------------------------------------------------
                         slack                                 46.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.226ns (36.214%)  route 0.398ns (63.786%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 f  counter_reg[0]/Q
                         net (fo=2, routed)           0.398     2.009    counter
    SLICE_X52Y96         LUT1 (Prop_lut1_I0_O)        0.098     2.107 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.107    counter[0]_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.227ns (36.316%)  route 0.398ns (63.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.564     1.483    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  counter_reg[0]/Q
                         net (fo=2, routed)           0.398     2.009    counter
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.099     2.108 r  SCLK_i_1/O
                         net (fo=1, routed)           0.000     2.108    SCLK_i_1_n_0
    SLICE_X52Y96         FDRE                                         r  SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.834     1.999    CLK_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  SCLK_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    SCLK_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.246ns (27.657%)  route 0.643ns (72.343%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.593     1.512    MPC/InstReg/CLK
    SLICE_X6Y77          FDCE                                         r  MPC/InstReg/IR_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.148     1.660 r  MPC/InstReg/IR_reg[2]/Q
                         net (fo=3, routed)           0.348     2.008    MPC/InstDecCont/IR_reg[15][2]
    SLICE_X6Y73          LUT5 (Prop_lut5_I0_O)        0.098     2.106 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_15/O
                         net (fo=12, routed)          0.296     2.402    RAM/BRAM_SINGLE_MACRO_inst/D[2]
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.876     2.041    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.858    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.402    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.563ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.226ns (24.784%)  route 0.686ns (75.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.590     1.509    MPC/InstReg/CLK
    SLICE_X7Y75          FDCE                                         r  MPC/InstReg/IR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.128     1.637 r  MPC/InstReg/IR_reg[1]/Q
                         net (fo=3, routed)           0.320     1.957    MPC/InstDecCont/IR_reg[15][1]
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.098     2.055 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_16/O
                         net (fo=11, routed)          0.366     2.421    RAM/BRAM_SINGLE_MACRO_inst/D[1]
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.876     2.041    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.858    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.421    
  -------------------------------------------------------------------
                         slack                                  0.563    

Slack (MET) :             0.719ns  (arrival time - required time)
  Source:                 MPC/InstReg/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.186ns (17.425%)  route 0.881ns (82.575%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.590     1.509    MPC/InstReg/CLK
    SLICE_X7Y75          FDCE                                         r  MPC/InstReg/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  MPC/InstReg/IR_reg[0]/Q
                         net (fo=3, routed)           0.564     2.214    MPC/InstDecCont/IR_reg[15][0]
    SLICE_X9Y72          LUT5 (Prop_lut5_I0_O)        0.045     2.259 r  MPC/InstDecCont/ramb_bl.ramb18_sin_bl.ram18_bl_i_17/O
                         net (fo=9, routed)           0.318     2.577    RAM/BRAM_SINGLE_MACRO_inst/D[0]
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.876     2.041    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                         clock pessimism             -0.479     1.562    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.858    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.633ns (66.998%)  route 0.312ns (33.002%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.607     1.527    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      0.585     2.112 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[4]
                         net (fo=2, routed)           0.312     2.424    MPC/InstDecCont/DOADO[4]
    SLICE_X7Y77          LUT4 (Prop_lut4_I3_O)        0.048     2.472 r  MPC/InstDecCont/IR[4]_i_1/O
                         net (fo=1, routed)           0.000     2.472    MPC/InstReg/D[4]
    SLICE_X7Y77          FDCE                                         r  MPC/InstReg/IR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.026    MPC/InstReg/CLK
    SLICE_X7Y77          FDCE                                         r  MPC/InstReg/IR_reg[4]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X7Y77          FDCE (Hold_fdce_C_D)         0.107     1.653    MPC/InstReg/IR_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.472    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.851ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.630ns (63.585%)  route 0.361ns (36.415%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.607     1.527    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      0.585     2.112 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[13]
                         net (fo=1, routed)           0.361     2.473    MPC/InstDecCont/DOADO[13]
    SLICE_X6Y77          LUT3 (Prop_lut3_I2_O)        0.045     2.518 r  MPC/InstDecCont/IR[13]_i_1/O
                         net (fo=1, routed)           0.000     2.518    MPC/InstReg/D[13]
    SLICE_X6Y77          FDCE                                         r  MPC/InstReg/IR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.861     2.026    MPC/InstReg/CLK
    SLICE_X6Y77          FDCE                                         r  MPC/InstReg/IR_reg[13]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X6Y77          FDCE (Hold_fdce_C_D)         0.120     1.666    MPC/InstReg/IR_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.628ns (62.190%)  route 0.382ns (37.810%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.607     1.527    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.585     2.112 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[9]
                         net (fo=1, routed)           0.382     2.494    MPC/InstDecCont/DOADO[9]
    SLICE_X6Y76          LUT3 (Prop_lut3_I2_O)        0.043     2.537 r  MPC/InstDecCont/IR[9]_i_1/O
                         net (fo=1, routed)           0.000     2.537    MPC/InstReg/D[9]
    SLICE_X6Y76          FDCE                                         r  MPC/InstReg/IR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.859     2.024    MPC/InstReg/CLK
    SLICE_X6Y76          FDCE                                         r  MPC/InstReg/IR_reg[9]/C
                         clock pessimism             -0.479     1.544    
    SLICE_X6Y76          FDCE (Hold_fdce_C_D)         0.131     1.675    MPC/InstReg/IR_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.630ns (62.159%)  route 0.384ns (37.841%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.607     1.527    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      0.585     2.112 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[11]
                         net (fo=1, routed)           0.384     2.495    MPC/InstDecCont/DOADO[11]
    SLICE_X6Y75          LUT3 (Prop_lut3_I2_O)        0.045     2.540 r  MPC/InstDecCont/IR[11]_i_1/O
                         net (fo=1, routed)           0.000     2.540    MPC/InstReg/D[11]
    SLICE_X6Y75          FDCE                                         r  MPC/InstReg/IR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.858     2.023    MPC/InstReg/CLK
    SLICE_X6Y75          FDCE                                         r  MPC/InstReg/IR_reg[11]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y75          FDCE (Hold_fdce_C_D)         0.120     1.663    MPC/InstReg/IR_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            MPC/InstReg/IR_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.630ns (63.916%)  route 0.356ns (36.084%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.607     1.527    RAM/BRAM_SINGLE_MACRO_inst/CLK
    RAMB18_X0Y30         RAMB18E1                                     r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.585     2.112 r  RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/DOADO[15]
                         net (fo=1, routed)           0.356     2.467    MPC/InstDecCont/DOADO[15]
    SLICE_X7Y75          LUT3 (Prop_lut3_I2_O)        0.045     2.512 r  MPC/InstDecCont/IR[15]_i_1/O
                         net (fo=1, routed)           0.000     2.512    MPC/InstReg/D[15]
    SLICE_X7Y75          FDCE                                         r  MPC/InstReg/IR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.858     2.023    MPC/InstReg/CLK
    SLICE_X7Y75          FDCE                                         r  MPC/InstReg/IR_reg[15]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X7Y75          FDCE (Hold_fdce_C_D)         0.092     1.635    MPC/InstReg/IR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.877    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         50.000      47.424     RAMB18_X0Y30    RAM/BRAM_SINGLE_MACRO_inst/ramb_bl.ramb18_sin_bl.ram18_bl/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y75     MPC/InstReg/IR_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X4Y76     MPC/InstReg/IR_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X6Y75     MPC/InstReg/IR_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y75     MPC/InstReg/IR_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X6Y77     MPC/InstReg/IR_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y77     MPC/InstReg/IR_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y75     MPC/InstReg/IR_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X7Y75     MPC/InstReg/IR_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y76     MPC/InstReg/IR_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y77     MPC/InstReg/IR_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y77     MPC/InstReg/IR_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y77     MPC/InstReg/IR_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y77     MPC/InstReg/IR_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y76     MPC/InstReg/IR_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y76     MPC/InstReg/IR_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y76     MPC/InstReg/IR_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y75     MPC/InstReg/IR_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y75     MPC/InstReg/IR_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y75     MPC/InstReg/IR_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y76     MPC/InstReg/IR_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y75     MPC/InstReg/IR_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y75     MPC/InstReg/IR_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y75     MPC/InstReg/IR_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X7Y75     MPC/InstReg/IR_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y96    SCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X52Y96    counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X6Y75     MPC/InstReg/IR_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         25.000      24.500     SLICE_X4Y76     MPC/InstReg/IR_reg[5]/C



