$date
  Mon Apr 29 21:50:01 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module secondordersystem_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 32 # uk[31:0] $end
$var reg 64 $ yk[63:0] $end
$scope module uut $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var reg 32 ' uk[31:0] $end
$var reg 64 ( yk[63:0] $end
$var reg 64 ) yk_0[63:0] $end
$var reg 64 * yk_1[63:0] $end
$var reg 64 + yk_2[63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
1"
b00000000000000000000000000000000 #
b0000000000000000000000000000000000000000000000000000000000000000 $
1%
1&
b00000000000000000000000000000000 '
b0000000000000000000000000000000000000000000000000000000000000000 (
b0000000000000000000000000000000000000000000000000000000000000000 )
b0000000000000000000000000000000000000000000000000000000000000000 *
b0000000000000000000000000000000000000000000000000000000000000000 +
#5000000
0!
0%
#10000000
1!
1%
#15000000
0!
0%
#20000000
1!
1%
#25000000
0!
0%
#30000000
1!
1%
#35000000
0!
0%
#40000000
1!
1%
#45000000
0!
0%
#50000000
1!
1%
#55000000
0!
0%
#60000000
1!
1%
#65000000
0!
0%
#70000000
1!
1%
#75000000
0!
0%
#80000000
1!
1%
#85000000
0!
0%
#90000000
1!
1%
#95000000
0!
0%
