SKETCH version 1.7.5
Benchmark = /home/xiangyug/ruijief/benchmarks/Domino_mutations/dns_ttl_change/dns_ttl_change_equivalent_10_out/comp_2_stateful.sk
/* BEGIN PACKAGE ANONYMOUS*/
/*comp_2_..ateful.sk:153*/

void comp_2 (int ttl_change_0, bit p__br_tmp5, int p_seen00, ref int[2] _out0)/*comp_2_..ateful.sk:153*/
{
  _out0 = ((int[2])0);
  int p_ttl_change01 = (p__br_tmp5 ? 1 + ttl_change_0 : ttl_change_0);
  int p_ttl_change02 = (p_seen00 == 0 ? 0 : p_ttl_change01);
  _out0[0] = p_ttl_change02;
  _out0[1] = 0;
  return;
}
/*comp_2_..ateful.sk:132*/

void salu (int state_0_0, int pkt_0, int pkt_1, ref int[2] _out0)/*comp_2_..ateful.sk:132*/
{
  _out0 = ((int[2])0);
  int state_0 = state_0_0;
  if((pkt_1 - pkt_1) == 1)/*comp_2_..ateful.sk:134*/
  {
    if((pkt_0 - pkt_1) != 0)/*comp_2_..ateful.sk:135*/
    {
      state_0 = state_0_0;
    }
    else
    {
      state_0 = pkt_1 - 0;
    }
  }
  else
  {
    if((pkt_1 - 0) < 1)/*comp_2_..ateful.sk:141*/
    {
      state_0 = pkt_1;
    }
    else
    {
      state_0 = state_0_0 + pkt_0;
    }
  }
  _out0[0] = state_0;
  _out0[1] = 0;
  return;
}
/*comp_2_..ateful.sk:169*/

void sketch (int ttl_change, bit p__br_tmp5, int p_seen00)/*comp_2_..ateful.sk:169*/
{
  int[2] impl_s1 = {0,0};
  salu(ttl_change, p__br_tmp5, p_seen00, impl_s1);
  int[2] spec_s3 = {0,0};
  comp_2(ttl_change, p__br_tmp5, p_seen00, spec_s3);
  assert ((impl_s1[0]) == (spec_s3[0])); //Assert at comp_2_..ateful.sk:172 (1)
  assert ((impl_s1[1]) == (spec_s3[1])); //Assert at comp_2_..ateful.sk:173 (1)
}
/*comp_2_..ateful.sk:169*/

void sketch__Wrapper (int ttl_change, bit p__br_tmp5, int p_seen00)  implements sketch__WrapperNospec/*comp_2_..ateful.sk:169*/
{
  sketch(ttl_change, p__br_tmp5, p_seen00);
}
/*comp_2_..ateful.sk:169*/

void sketch__WrapperNospec (int ttl_change, bit p__br_tmp5, int p_seen00)/*comp_2_..ateful.sk:169*/
{ }
/* END PACKAGE ANONYMOUS*/
[SKETCH] DONE
Total time = 592
