Loading plugins phase: Elapsed time ==> 0s.668ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\PSoC 4 Pioneer Modbus Slave.cyprj -d CY8C4245AXI-483 -s C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.421ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.181ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  PSoC 4 Pioneer Modbus Slave.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\PSoC 4 Pioneer Modbus Slave.cyprj -dcpsoc3 PSoC 4 Pioneer Modbus Slave.v -verilog
======================================================================

======================================================================
Compiling:  PSoC 4 Pioneer Modbus Slave.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\PSoC 4 Pioneer Modbus Slave.cyprj -dcpsoc3 PSoC 4 Pioneer Modbus Slave.v -verilog
======================================================================

======================================================================
Compiling:  PSoC 4 Pioneer Modbus Slave.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\PSoC 4 Pioneer Modbus Slave.cyprj -dcpsoc3 -verilog PSoC 4 Pioneer Modbus Slave.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 18 16:09:47 2015


======================================================================
Compiling:  PSoC 4 Pioneer Modbus Slave.v
Program  :   vpp
Options  :    -yv2 -q10 PSoC 4 Pioneer Modbus Slave.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 18 16:09:47 2015

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'PSoC 4 Pioneer Modbus Slave.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  PSoC 4 Pioneer Modbus Slave.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\PSoC 4 Pioneer Modbus Slave.cyprj -dcpsoc3 -verilog PSoC 4 Pioneer Modbus Slave.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 18 16:09:48 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\codegentemp\PSoC 4 Pioneer Modbus Slave.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\codegentemp\PSoC 4 Pioneer Modbus Slave.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  PSoC 4 Pioneer Modbus Slave.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\PSoC 4 Pioneer Modbus Slave.cyprj -dcpsoc3 -verilog PSoC 4 Pioneer Modbus Slave.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 18 16:09:50 2015

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\codegentemp\PSoC 4 Pioneer Modbus Slave.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\codegentemp\PSoC 4 Pioneer Modbus Slave.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_10\B_PWM_v3_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\Bus_Connect_v2_0\Bus_Connect_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ModbusUART:Net_452\
	\ModbusUART:Net_682\
	\ModbusUART:uncfg_rx_irq\
	\ModbusUART:Net_754\
	\ModbusUART:Net_767\
	\ModbusUART:Net_547\
	\ModbusUART:Net_891\
	\ModbusUART:Net_474\
	\ModbusUART:Net_899\
	\SpeedTimer:TimerUDB:ctrl_ten\
	\SpeedTimer:TimerUDB:ctrl_cmode_0\
	\SpeedTimer:TimerUDB:ctrl_tmode_1\
	\SpeedTimer:TimerUDB:ctrl_tmode_0\
	\SpeedTimer:TimerUDB:ctrl_ic_1\
	\SpeedTimer:TimerUDB:ctrl_ic_0\
	Net_1645
	Net_1644
	\MotorPWM:PWMUDB:km_run\
	\MotorPWM:PWMUDB:ctrl_cmpmode2_2\
	\MotorPWM:PWMUDB:ctrl_cmpmode2_1\
	\MotorPWM:PWMUDB:ctrl_cmpmode2_0\
	\MotorPWM:PWMUDB:ctrl_cmpmode1_2\
	\MotorPWM:PWMUDB:ctrl_cmpmode1_1\
	\MotorPWM:PWMUDB:ctrl_cmpmode1_0\
	\MotorPWM:PWMUDB:capt_rising\
	\MotorPWM:PWMUDB:capt_falling\
	\MotorPWM:PWMUDB:trig_rise\
	\MotorPWM:PWMUDB:trig_fall\
	\MotorPWM:PWMUDB:sc_kill\
	\MotorPWM:PWMUDB:min_kill\
	\MotorPWM:PWMUDB:db_tc\
	\MotorPWM:PWMUDB:dith_sel\
	\MotorPWM:PWMUDB:compare2\
	Net_1732
	Net_1733
	Net_1734
	\MotorPWM:PWMUDB:MODULE_1:b_31\
	\MotorPWM:PWMUDB:MODULE_1:b_30\
	\MotorPWM:PWMUDB:MODULE_1:b_29\
	\MotorPWM:PWMUDB:MODULE_1:b_28\
	\MotorPWM:PWMUDB:MODULE_1:b_27\
	\MotorPWM:PWMUDB:MODULE_1:b_26\
	\MotorPWM:PWMUDB:MODULE_1:b_25\
	\MotorPWM:PWMUDB:MODULE_1:b_24\
	\MotorPWM:PWMUDB:MODULE_1:b_23\
	\MotorPWM:PWMUDB:MODULE_1:b_22\
	\MotorPWM:PWMUDB:MODULE_1:b_21\
	\MotorPWM:PWMUDB:MODULE_1:b_20\
	\MotorPWM:PWMUDB:MODULE_1:b_19\
	\MotorPWM:PWMUDB:MODULE_1:b_18\
	\MotorPWM:PWMUDB:MODULE_1:b_17\
	\MotorPWM:PWMUDB:MODULE_1:b_16\
	\MotorPWM:PWMUDB:MODULE_1:b_15\
	\MotorPWM:PWMUDB:MODULE_1:b_14\
	\MotorPWM:PWMUDB:MODULE_1:b_13\
	\MotorPWM:PWMUDB:MODULE_1:b_12\
	\MotorPWM:PWMUDB:MODULE_1:b_11\
	\MotorPWM:PWMUDB:MODULE_1:b_10\
	\MotorPWM:PWMUDB:MODULE_1:b_9\
	\MotorPWM:PWMUDB:MODULE_1:b_8\
	\MotorPWM:PWMUDB:MODULE_1:b_7\
	\MotorPWM:PWMUDB:MODULE_1:b_6\
	\MotorPWM:PWMUDB:MODULE_1:b_5\
	\MotorPWM:PWMUDB:MODULE_1:b_4\
	\MotorPWM:PWMUDB:MODULE_1:b_3\
	\MotorPWM:PWMUDB:MODULE_1:b_2\
	\MotorPWM:PWMUDB:MODULE_1:b_1\
	\MotorPWM:PWMUDB:MODULE_1:b_0\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MotorPWM:Net_139\
	\MotorPWM:Net_138\
	\MotorPWM:Net_183\
	\MotorPWM:Net_181\
	\MotorCurrentADC:Net_3125\
	\MotorCurrentADC:Net_3126\

    Synthesized names
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 151 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ModbusUART:Net_676\ to \ModbusUART:Net_459\
Aliasing \ModbusUART:Net_245\ to \ModbusUART:Net_459\
Aliasing \ModbusUART:Net_416\ to \ModbusUART:Net_459\
Aliasing zero to \ModbusUART:Net_459\
Aliasing one to \ModbusUART:tmpOE__tx_net_0\
Aliasing \ModbusUART:tmpOE__rx_net_0\ to \ModbusUART:tmpOE__tx_net_0\
Aliasing \ModbusUART:Net_747\ to \ModbusUART:Net_459\
Aliasing tmpOE__TX_LED_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing tmpOE__RX_LED_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing tmpOE__TimerPin_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing tmpOE__P0_2_LED_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing tmpOE__writeEnable_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing \MessageTimer:Net_75\ to \ModbusUART:Net_459\
Aliasing \MessageTimer:Net_69\ to \ModbusUART:tmpOE__tx_net_0\
Aliasing \MessageTimer:Net_66\ to \ModbusUART:Net_459\
Aliasing \MessageTimer:Net_82\ to \ModbusUART:Net_459\
Aliasing \MessageTimer:Net_72\ to \ModbusUART:Net_459\
Aliasing tmpOE__ChannelA_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing tmpOE__ChannelB_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing tmpOE__EncoderInterruptPin_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing Net_12 to \ModbusUART:Net_459\
Aliasing \SpeedTimer:TimerUDB:ctrl_cmode_1\ to \ModbusUART:Net_459\
Aliasing \SpeedTimer:TimerUDB:trigger_enable\ to \ModbusUART:tmpOE__tx_net_0\
Aliasing \SpeedTimer:TimerUDB:status_6\ to \ModbusUART:Net_459\
Aliasing \SpeedTimer:TimerUDB:status_5\ to \ModbusUART:Net_459\
Aliasing \SpeedTimer:TimerUDB:status_4\ to \ModbusUART:Net_459\
Aliasing \SpeedTimer:TimerUDB:status_0\ to \SpeedTimer:TimerUDB:tc_i\
Aliasing tmpOE__PWMOutput_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing \MotorPWM:Net_180\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:hwCapture\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:Net_178\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:trig_out\ to \ModbusUART:tmpOE__tx_net_0\
Aliasing \MotorPWM:PWMUDB:runmode_enable\\S\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:Net_179\ to \ModbusUART:tmpOE__tx_net_0\
Aliasing \MotorPWM:PWMUDB:ltch_kill_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:ltch_kill_reg\\S\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:km_tc\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:min_kill_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:min_kill_reg\\S\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:final_kill\ to \ModbusUART:tmpOE__tx_net_0\
Aliasing \MotorPWM:PWMUDB:dith_count_1\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:dith_count_1\\S\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:dith_count_0\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:dith_count_0\\S\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:status_6\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:status_4\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:cmp2\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:cmp1_status_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:cmp1_status_reg\\S\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:cmp2_status_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:cmp2_status_reg\\S\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:final_kill_reg\\R\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:final_kill_reg\\S\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:cs_addr_0\ to \MotorPWM:PWMUDB:runmode_enable\\R\
Aliasing \MotorPWM:PWMUDB:pwm1_i\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:pwm2_i\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_23\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_22\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_21\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_20\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_19\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_18\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_17\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_16\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_15\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_14\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_13\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_12\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_11\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_10\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_9\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_8\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_7\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_6\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_5\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_4\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_3\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_2\ to \ModbusUART:Net_459\
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \ModbusUART:tmpOE__tx_net_0\
Aliasing Net_1584 to \ModbusUART:Net_459\
Aliasing tmpOE__Direction_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing \MotorCurrentADC:Net_3107\ to \ModbusUART:Net_459\
Aliasing \MotorCurrentADC:Net_3106\ to \ModbusUART:Net_459\
Aliasing \MotorCurrentADC:Net_3105\ to \ModbusUART:Net_459\
Aliasing \MotorCurrentADC:Net_3104\ to \ModbusUART:Net_459\
Aliasing \MotorCurrentADC:Net_3103\ to \ModbusUART:Net_459\
Aliasing \MotorCurrentADC:Net_3207_1\ to \ModbusUART:Net_459\
Aliasing \MotorCurrentADC:Net_3207_0\ to \ModbusUART:Net_459\
Aliasing \MotorCurrentADC:Net_3235\ to \ModbusUART:Net_459\
Aliasing tmpOE__MotorCurrentPin_net_0 to \ModbusUART:tmpOE__tx_net_0\
Aliasing \SpeedTimer:TimerUDB:capture_last\\D\ to \ModbusUART:Net_459\
Aliasing \SpeedTimer:TimerUDB:hwEnable_reg\\D\ to \SpeedTimer:TimerUDB:run_mode\
Aliasing \SpeedTimer:TimerUDB:capture_out_reg_i\\D\ to \SpeedTimer:TimerUDB:capt_fifo_load_int\
Aliasing \MotorPWM:PWMUDB:prevCompare1\\D\ to \MotorPWM:PWMUDB:pwm_temp\
Aliasing \MotorPWM:PWMUDB:tc_i_reg\\D\ to \MotorPWM:PWMUDB:status_2\
Removing Lhs of wire \ModbusUART:Net_652\[3] = \ModbusUART:Net_459\[2]
Removing Lhs of wire \ModbusUART:Net_676\[5] = \ModbusUART:Net_459\[2]
Removing Lhs of wire \ModbusUART:Net_245\[6] = \ModbusUART:Net_459\[2]
Removing Lhs of wire \ModbusUART:Net_416\[7] = \ModbusUART:Net_459\[2]
Removing Rhs of wire \ModbusUART:Net_654\[8] = \ModbusUART:Net_379\[9]
Removing Lhs of wire \ModbusUART:SCBclock\[12] = \ModbusUART:Net_847\[1]
Removing Lhs of wire \ModbusUART:Net_653\[13] = \ModbusUART:Net_459\[2]
Removing Lhs of wire \ModbusUART:Net_909\[14] = \ModbusUART:Net_459\[2]
Removing Lhs of wire \ModbusUART:Net_663\[15] = \ModbusUART:Net_459\[2]
Removing Rhs of wire zero[22] = \ModbusUART:Net_459\[2]
Removing Rhs of wire one[23] = \ModbusUART:tmpOE__tx_net_0\[17]
Removing Lhs of wire \ModbusUART:tmpOE__rx_net_0\[28] = one[23]
Removing Lhs of wire \ModbusUART:Net_739\[32] = zero[22]
Removing Lhs of wire \ModbusUART:Net_747\[33] = zero[22]
Removing Lhs of wire tmpOE__TX_LED_net_0[58] = one[23]
Removing Lhs of wire tmpOE__RX_LED_net_0[64] = one[23]
Removing Lhs of wire tmpOE__TimerPin_net_0[78] = one[23]
Removing Lhs of wire tmpOE__P0_2_LED_net_0[86] = one[23]
Removing Lhs of wire tmpOE__writeEnable_net_0[95] = one[23]
Removing Lhs of wire \MessageTimer:Net_81\[101] = Net_182[112]
Removing Lhs of wire \MessageTimer:Net_75\[102] = zero[22]
Removing Lhs of wire \MessageTimer:Net_69\[103] = one[23]
Removing Lhs of wire \MessageTimer:Net_66\[104] = zero[22]
Removing Lhs of wire \MessageTimer:Net_82\[105] = zero[22]
Removing Lhs of wire \MessageTimer:Net_72\[106] = zero[22]
Removing Lhs of wire tmpOE__ChannelA_net_0[115] = one[23]
Removing Lhs of wire tmpOE__ChannelB_net_0[121] = one[23]
Removing Lhs of wire tmpOE__EncoderInterruptPin_net_0[127] = one[23]
Removing Lhs of wire Net_12[135] = zero[22]
Removing Lhs of wire \SpeedTimer:TimerUDB:ctrl_enable\[149] = \SpeedTimer:TimerUDB:control_7\[141]
Removing Lhs of wire \SpeedTimer:TimerUDB:ctrl_cmode_1\[151] = zero[22]
Removing Rhs of wire \SpeedTimer:TimerUDB:timer_enable\[160] = \SpeedTimer:TimerUDB:runmode_enable\[173]
Removing Rhs of wire \SpeedTimer:TimerUDB:run_mode\[161] = \SpeedTimer:TimerUDB:hwEnable\[162]
Removing Lhs of wire \SpeedTimer:TimerUDB:run_mode\[161] = \SpeedTimer:TimerUDB:control_7\[141]
Removing Lhs of wire \SpeedTimer:TimerUDB:trigger_enable\[164] = one[23]
Removing Lhs of wire \SpeedTimer:TimerUDB:tc_i\[166] = \SpeedTimer:TimerUDB:status_tc\[163]
Removing Lhs of wire \SpeedTimer:TimerUDB:capt_fifo_load_int\[172] = \SpeedTimer:TimerUDB:capt_fifo_load\[159]
Removing Lhs of wire \SpeedTimer:TimerUDB:status_6\[175] = zero[22]
Removing Lhs of wire \SpeedTimer:TimerUDB:status_5\[176] = zero[22]
Removing Lhs of wire \SpeedTimer:TimerUDB:status_4\[177] = zero[22]
Removing Lhs of wire \SpeedTimer:TimerUDB:status_0\[178] = \SpeedTimer:TimerUDB:status_tc\[163]
Removing Lhs of wire \SpeedTimer:TimerUDB:status_1\[179] = \SpeedTimer:TimerUDB:capt_fifo_load\[159]
Removing Rhs of wire \SpeedTimer:TimerUDB:status_2\[180] = \SpeedTimer:TimerUDB:fifo_full\[181]
Removing Rhs of wire \SpeedTimer:TimerUDB:status_3\[182] = \SpeedTimer:TimerUDB:fifo_nempty\[183]
Removing Lhs of wire \SpeedTimer:TimerUDB:cs_addr_2\[186] = zero[22]
Removing Lhs of wire \SpeedTimer:TimerUDB:cs_addr_1\[187] = \SpeedTimer:TimerUDB:trig_reg\[174]
Removing Lhs of wire \SpeedTimer:TimerUDB:cs_addr_0\[188] = \SpeedTimer:TimerUDB:per_zero\[165]
Removing Lhs of wire tmpOE__PWMOutput_net_0[242] = one[23]
Removing Rhs of wire Net_822[243] = \MotorPWM:PWMUDB:pwm_i_reg\[368]
Removing Lhs of wire \MotorPWM:Net_68\[251] = Net_662[578]
Removing Lhs of wire \MotorPWM:PWMUDB:ctrl_enable\[262] = \MotorPWM:PWMUDB:control_7\[254]
Removing Lhs of wire \MotorPWM:Net_180\[270] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:hwCapture\[273] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:hwEnable\[274] = \MotorPWM:PWMUDB:control_7\[254]
Removing Lhs of wire \MotorPWM:Net_178\[276] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:trig_out\[279] = one[23]
Removing Lhs of wire \MotorPWM:PWMUDB:runmode_enable\\R\[281] = \MotorPWM:Net_186\[282]
Removing Lhs of wire \MotorPWM:Net_186\[282] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:runmode_enable\\S\[283] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:final_enable\[284] = \MotorPWM:PWMUDB:runmode_enable\[280]
Removing Lhs of wire \MotorPWM:Net_179\[287] = one[23]
Removing Lhs of wire \MotorPWM:PWMUDB:ltch_kill_reg\\R\[289] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:ltch_kill_reg\\S\[290] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:km_tc\[291] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:min_kill_reg\\R\[292] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:min_kill_reg\\S\[293] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:final_kill\[296] = one[23]
Removing Lhs of wire \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_1\[299] = \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_1\[537]
Removing Lhs of wire \MotorPWM:PWMUDB:add_vi_vv_MODGEN_1_0\[301] = \MotorPWM:PWMUDB:MODULE_1:g2:a0:s_0\[538]
Removing Lhs of wire \MotorPWM:PWMUDB:dith_count_1\\R\[302] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:dith_count_1\\S\[303] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:dith_count_0\\R\[304] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:dith_count_0\\S\[305] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:status_6\[308] = zero[22]
Removing Rhs of wire \MotorPWM:PWMUDB:status_5\[309] = \MotorPWM:PWMUDB:final_kill_reg\[323]
Removing Lhs of wire \MotorPWM:PWMUDB:status_4\[310] = zero[22]
Removing Rhs of wire \MotorPWM:PWMUDB:status_3\[311] = \MotorPWM:PWMUDB:fifo_full\[330]
Removing Rhs of wire \MotorPWM:PWMUDB:status_1\[313] = \MotorPWM:PWMUDB:cmp2_status_reg\[322]
Removing Rhs of wire \MotorPWM:PWMUDB:status_0\[314] = \MotorPWM:PWMUDB:cmp1_status_reg\[321]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2_status\[319] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2\[320] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp1_status_reg\\R\[324] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp1_status_reg\\S\[325] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2_status_reg\\R\[326] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2_status_reg\\S\[327] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:final_kill_reg\\R\[328] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:final_kill_reg\\S\[329] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:cs_addr_2\[331] = \MotorPWM:PWMUDB:tc_i\[286]
Removing Lhs of wire \MotorPWM:PWMUDB:cs_addr_1\[332] = \MotorPWM:PWMUDB:runmode_enable\[280]
Removing Lhs of wire \MotorPWM:PWMUDB:cs_addr_0\[333] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:compare1\[366] = \MotorPWM:PWMUDB:cmp1_less\[337]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm1_i\[371] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm2_i\[373] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm_temp\[378] = \MotorPWM:PWMUDB:cmp1\[317]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_23\[419] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_22\[420] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_21\[421] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_20\[422] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_19\[423] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_18\[424] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_17\[425] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_16\[426] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_15\[427] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_14\[428] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_13\[429] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_12\[430] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_11\[431] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_10\[432] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_9\[433] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_8\[434] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_7\[435] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_6\[436] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_5\[437] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_4\[438] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_3\[439] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_2\[440] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_1\[441] = \MotorPWM:PWMUDB:MODIN1_1\[442]
Removing Lhs of wire \MotorPWM:PWMUDB:MODIN1_1\[442] = \MotorPWM:PWMUDB:dith_count_1\[298]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:a_0\[443] = \MotorPWM:PWMUDB:MODIN1_0\[444]
Removing Lhs of wire \MotorPWM:PWMUDB:MODIN1_0\[444] = \MotorPWM:PWMUDB:dith_count_0\[300]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[576] = one[23]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[577] = one[23]
Removing Lhs of wire Net_1584[584] = zero[22]
Removing Lhs of wire tmpOE__Direction_net_0[587] = one[23]
Removing Lhs of wire \MotorCurrentADC:Net_3107\[663] = zero[22]
Removing Lhs of wire \MotorCurrentADC:Net_3106\[664] = zero[22]
Removing Lhs of wire \MotorCurrentADC:Net_3105\[665] = zero[22]
Removing Lhs of wire \MotorCurrentADC:Net_3104\[666] = zero[22]
Removing Lhs of wire \MotorCurrentADC:Net_3103\[667] = zero[22]
Removing Lhs of wire \MotorCurrentADC:Net_17\[709] = \MotorCurrentADC:Net_1845\[594]
Removing Lhs of wire \MotorCurrentADC:Net_3207_1\[731] = zero[22]
Removing Lhs of wire \MotorCurrentADC:Net_3207_0\[732] = zero[22]
Removing Lhs of wire \MotorCurrentADC:Net_3235\[733] = zero[22]
Removing Lhs of wire tmpOE__MotorCurrentPin_net_0[803] = one[23]
Removing Lhs of wire \SpeedTimer:TimerUDB:capture_last\\D\[808] = zero[22]
Removing Lhs of wire \SpeedTimer:TimerUDB:tc_reg_i\\D\[809] = \SpeedTimer:TimerUDB:status_tc\[163]
Removing Lhs of wire \SpeedTimer:TimerUDB:hwEnable_reg\\D\[810] = \SpeedTimer:TimerUDB:control_7\[141]
Removing Lhs of wire \SpeedTimer:TimerUDB:capture_out_reg_i\\D\[811] = \SpeedTimer:TimerUDB:capt_fifo_load\[159]
Removing Lhs of wire \MotorPWM:PWMUDB:prevCapture\\D\[813] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:trig_last\\D\[814] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:prevCompare1\\D\[820] = \MotorPWM:PWMUDB:cmp1\[317]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp1_status_reg\\D\[821] = \MotorPWM:PWMUDB:cmp1_status\[318]
Removing Lhs of wire \MotorPWM:PWMUDB:cmp2_status_reg\\D\[822] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm_i_reg\\D\[824] = \MotorPWM:PWMUDB:pwm_i\[369]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm1_i_reg\\D\[825] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:pwm2_i_reg\\D\[826] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:tc_i_reg\\D\[827] = \MotorPWM:PWMUDB:status_2\[312]

------------------------------------------------------
Aliased 0 equations, 147 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\SpeedTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\SpeedTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\SpeedTimer:TimerUDB:timer_enable\' (cost = 0):
\SpeedTimer:TimerUDB:timer_enable\ <= (\SpeedTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:cmp1\' (cost = 0):
\MotorPWM:PWMUDB:cmp1\ <= (\MotorPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\MotorPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \MotorPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\MotorPWM:PWMUDB:dith_count_1\ and \MotorPWM:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \MotorPWM:PWMUDB:dith_count_0\ and \MotorPWM:PWMUDB:dith_count_1\)
	OR (not \MotorPWM:PWMUDB:dith_count_1\ and \MotorPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 28 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SpeedTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \MotorPWM:PWMUDB:final_capture\ to zero
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \MotorPWM:PWMUDB:min_kill_reg\\D\ to one
Aliasing \MotorPWM:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \MotorPWM:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \SpeedTimer:TimerUDB:capt_fifo_load\[159] = zero[22]
Removing Lhs of wire \SpeedTimer:TimerUDB:trig_reg\[174] = \SpeedTimer:TimerUDB:control_7\[141]
Removing Lhs of wire \MotorPWM:PWMUDB:final_capture\[335] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[547] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[557] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[567] = zero[22]
Removing Lhs of wire \MotorPWM:PWMUDB:min_kill_reg\\D\[812] = one[23]
Removing Lhs of wire \MotorPWM:PWMUDB:runmode_enable\\D\[815] = \MotorPWM:PWMUDB:control_7\[254]
Removing Lhs of wire \MotorPWM:PWMUDB:ltch_kill_reg\\D\[817] = one[23]
Removing Lhs of wire \MotorPWM:PWMUDB:final_kill_reg\\D\[823] = zero[22]

------------------------------------------------------
Aliased 0 equations, 10 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\PSoC 4 Pioneer Modbus Slave.cyprj" -dcpsoc3 "PSoC 4 Pioneer Modbus Slave.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 5s.141ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.1.0.1570, Family: PSoC3, Started at: Wednesday, 18 February 2015 16:09:51
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Sam\OneDrive\Project\Software\PSoC Software\PSoC 4 Pioneer Modbus Slave.cydsn\PSoC 4 Pioneer Modbus Slave.cyprj -d CY8C4245AXI-483 PSoC 4 Pioneer Modbus Slave.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \MotorPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \MotorPWM:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \MotorPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \SpeedTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \SpeedTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'ModbusUART_SCBCLK'. Signal=\ModbusUART:Net_847_ff2\
    Fixed Function Clock 7: Automatic-assigning  clock 'MotorCurrentADC_intClock'. Signal=\MotorCurrentADC:Net_1845_ff7\
    Fixed Function Clock 8: Automatic-assigning  clock 'MessageTimerClock'. Signal=Net_182_ff8
    Digital Clock 0: Automatic-assigning  clock 'PWMClock'. Fanout=1, Signal=Net_662_digital
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_10_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MotorPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
    UDB Clk/Enable \SpeedTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
    UDB Clk/Enable \SpeedTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_1, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: writeEnable(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = ChannelA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ChannelA(0)__PA ,
            pad => ChannelA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ChannelB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ChannelB(0)__PA ,
            pad => ChannelB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Direction(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Direction(0)__PA ,
            pad => Direction(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EncoderInterruptPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EncoderInterruptPin(0)__PA ,
            pad => EncoderInterruptPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorCurrentPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorCurrentPin(0)__PA ,
            analog_term => \MotorCurrentADC:Net_2020\ ,
            pad => MotorCurrentPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = P0_2_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_2_LED(0)__PA ,
            pad => P0_2_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMOutput(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMOutput(0)__PA ,
            input => Net_822 ,
            pad => PWMOutput(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_LED(0)__PA ,
            pad => RX_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_LED(0)__PA ,
            pad => TX_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TimerPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TimerPin(0)__PA ,
            pad => TimerPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ModbusUART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_RX
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ModbusUART:rx(0)\__PA ,
            fb => \ModbusUART:Net_654\ ,
            pad => \ModbusUART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \ModbusUART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, SCB_UART_TX
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ModbusUART:tx(0)\__PA ,
            input => \ModbusUART:Net_656\ ,
            pad => \ModbusUART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = writeEnable(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => writeEnable(0)__PA ,
            pad => writeEnable(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_822, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_662_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:control_7\ * \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = Net_822 (fanout=1)

    MacroCell: Name=\MotorPWM:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_662_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = \MotorPWM:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\MotorPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_662_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:control_7\
        );
        Output = \MotorPWM:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=\MotorPWM:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_662_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPWM:PWMUDB:prevCompare1\ * \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = \MotorPWM:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\MotorPWM:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:runmode_enable\ * \MotorPWM:PWMUDB:tc_i\
        );
        Output = \MotorPWM:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\SpeedTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SpeedTimer:TimerUDB:control_7\ * 
              \SpeedTimer:TimerUDB:per_zero\
        );
        Output = \SpeedTimer:TimerUDB:status_tc\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MotorPWM:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_662_digital ,
            cs_addr_2 => \MotorPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \MotorPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \MotorPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \MotorPWM:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \MotorPWM:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SpeedTimer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_10_digital ,
            cs_addr_1 => \SpeedTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \SpeedTimer:TimerUDB:per_zero\ ,
            z0_comb => \SpeedTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \SpeedTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \SpeedTimer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MotorPWM:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_662_digital ,
            status_3 => \MotorPWM:PWMUDB:status_3\ ,
            status_2 => \MotorPWM:PWMUDB:status_2\ ,
            status_0 => \MotorPWM:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SpeedTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_10_digital ,
            status_3 => \SpeedTimer:TimerUDB:status_3\ ,
            status_2 => \SpeedTimer:TimerUDB:status_2\ ,
            status_0 => \SpeedTimer:TimerUDB:status_tc\ ,
            interrupt => Net_356 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MotorPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_662_digital ,
            control_7 => \MotorPWM:PWMUDB:control_7\ ,
            control_6 => \MotorPWM:PWMUDB:control_6\ ,
            control_5 => \MotorPWM:PWMUDB:control_5\ ,
            control_4 => \MotorPWM:PWMUDB:control_4\ ,
            control_3 => \MotorPWM:PWMUDB:control_3\ ,
            control_2 => \MotorPWM:PWMUDB:control_2\ ,
            control_1 => \MotorPWM:PWMUDB:control_1\ ,
            control_0 => \MotorPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SpeedTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10_digital ,
            control_7 => \SpeedTimer:TimerUDB:control_7\ ,
            control_6 => \SpeedTimer:TimerUDB:control_6\ ,
            control_5 => \SpeedTimer:TimerUDB:control_5\ ,
            control_4 => \SpeedTimer:TimerUDB:control_4\ ,
            control_3 => \SpeedTimer:TimerUDB:control_3\ ,
            control_2 => \SpeedTimer:TimerUDB:control_2\ ,
            control_1 => \SpeedTimer:TimerUDB:control_1\ ,
            control_0 => \SpeedTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =EncoderInterrupt
        PORT MAP (
            interrupt => Net_279 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =EndOfMessage
        PORT MAP (
            interrupt => Net_75 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =MessageReceived
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =SpeedInterrupt
        PORT MAP (
            interrupt => Net_356 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\MotorCurrentADC:IRQ\
        PORT MAP (
            interrupt => \MotorCurrentADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    2 :    2 :    4 :  50.00%
Pins                          :   15 :   21 :   36 :  41.67%
UDB Macrocells                :    6 :   26 :   32 :  18.75%
UDB Unique Pterms             :    6 :   58 :   64 :   9.38%
UDB Total Pterms              :    6 :      :      : 
UDB Datapath Cells            :    2 :    2 :    4 :  50.00%
UDB Status Cells              :    2 :    2 :    4 :  50.00%
            StatusI Registers :    2 
UDB Control Cells             :    2 :    2 :    4 :  50.00%
            Control Registers :    2 
Interrupts                    :    5 :   27 :   32 :  15.63%
Comparator/Opamp Fixed Blocks :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    1 :    0 :    1 : 100.00%
CSD Fixed Blocks              :    0 :    1 :    1 :   0.00%
CapSense Blocks               :    0 :    1 :    1 :   0.00%
8-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
7-bit CapSense IDACs          :    0 :    1 :    1 :   0.00%
Temperature Sensors           :    0 :    1 :    1 :   0.00%
Low Power Comparators         :    0 :    2 :    2 :   0.00%
TCPWM Blocks                  :    1 :    3 :    4 :  25.00%
Serial Communication Blocks   :    1 :    1 :    2 :  50.00%
Segment LCD Blocks            :    0 :    1 :    1 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.710ms
Tech mapping phase: Elapsed time ==> 0s.791ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.0374609s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.089ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0037949 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \MotorCurrentADC:Net_124\ {
  }
  Net: \MotorCurrentADC:Net_2020\ {
    p0_1
    P0_P41
    amuxbusa
    SARMUX0_sw18
    sarmux_vplus
  }
  Net: \MotorCurrentADC:Net_3016\ {
  }
  Net: \MotorCurrentADC:Net_3046\ {
  }
  Net: \MotorCurrentADC:Net_8\ {
  }
}
Map of item to net {
  p0_1                                             -> \MotorCurrentADC:Net_2020\
  P0_P41                                           -> \MotorCurrentADC:Net_2020\
  amuxbusa                                         -> \MotorCurrentADC:Net_2020\
  SARMUX0_sw18                                     -> \MotorCurrentADC:Net_2020\
  sarmux_vplus                                     -> \MotorCurrentADC:Net_2020\
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.206ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :    5 :    8 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            2.67
                   Pterms :            2.33
               Macrocells :            2.33
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.003ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 77, final cost is 77 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       3.50 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=0, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SpeedTimer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_10_digital ,
        cs_addr_1 => \SpeedTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \SpeedTimer:TimerUDB:per_zero\ ,
        z0_comb => \SpeedTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \SpeedTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \SpeedTimer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SpeedTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_10_digital ,
        status_3 => \SpeedTimer:TimerUDB:status_3\ ,
        status_2 => \SpeedTimer:TimerUDB:status_2\ ,
        status_0 => \SpeedTimer:TimerUDB:status_tc\ ,
        interrupt => Net_356 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SpeedTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10_digital ,
        control_7 => \SpeedTimer:TimerUDB:control_7\ ,
        control_6 => \SpeedTimer:TimerUDB:control_6\ ,
        control_5 => \SpeedTimer:TimerUDB:control_5\ ,
        control_4 => \SpeedTimer:TimerUDB:control_4\ ,
        control_3 => \SpeedTimer:TimerUDB:control_3\ ,
        control_2 => \SpeedTimer:TimerUDB:control_2\ ,
        control_1 => \SpeedTimer:TimerUDB:control_1\ ,
        control_0 => \SpeedTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SpeedTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SpeedTimer:TimerUDB:control_7\ * 
              \SpeedTimer:TimerUDB:per_zero\
        );
        Output = \SpeedTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_822, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_662_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:control_7\ * \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = Net_822 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MotorPWM:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_662_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = \MotorPWM:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MotorPWM:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_662_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MotorPWM:PWMUDB:prevCompare1\ * \MotorPWM:PWMUDB:cmp1_less\
        );
        Output = \MotorPWM:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MotorPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_662_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:control_7\
        );
        Output = \MotorPWM:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MotorPWM:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorPWM:PWMUDB:runmode_enable\ * \MotorPWM:PWMUDB:tc_i\
        );
        Output = \MotorPWM:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MotorPWM:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_662_digital ,
        cs_addr_2 => \MotorPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \MotorPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \MotorPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \MotorPWM:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \MotorPWM:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MotorPWM:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_662_digital ,
        status_3 => \MotorPWM:PWMUDB:status_3\ ,
        status_2 => \MotorPWM:PWMUDB:status_2\ ,
        status_0 => \MotorPWM:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MotorPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_662_digital ,
        control_7 => \MotorPWM:PWMUDB:control_7\ ,
        control_6 => \MotorPWM:PWMUDB:control_6\ ,
        control_5 => \MotorPWM:PWMUDB:control_5\ ,
        control_4 => \MotorPWM:PWMUDB:control_4\ ,
        control_3 => \MotorPWM:PWMUDB:control_3\ ,
        control_2 => \MotorPWM:PWMUDB:control_2\ ,
        control_1 => \MotorPWM:PWMUDB:control_1\ ,
        control_0 => \MotorPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =SpeedInterrupt
        PORT MAP (
            interrupt => Net_356 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =EncoderInterrupt
        PORT MAP (
            interrupt => Net_279 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(11)] 
    interrupt: Name =MessageReceived
        PORT MAP (
            interrupt => Net_22 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(14)] 
    interrupt: Name =\MotorCurrentADC:IRQ\
        PORT MAP (
            interrupt => \MotorCurrentADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(16)] 
    interrupt: Name =EndOfMessage
        PORT MAP (
            interrupt => Net_75 );
        Properties:
        {
            int_type = "10"
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = TimerPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TimerPin(0)__PA ,
        pad => TimerPin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MotorCurrentPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorCurrentPin(0)__PA ,
        analog_term => \MotorCurrentADC:Net_2020\ ,
        pad => MotorCurrentPin(0)_PAD ,
        input => __ONE__ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = P0_2_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_2_LED(0)__PA ,
        pad => P0_2_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = writeEnable(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => writeEnable(0)__PA ,
        pad => writeEnable(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ModbusUART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_RX
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ModbusUART:rx(0)\__PA ,
        fb => \ModbusUART:Net_654\ ,
        pad => \ModbusUART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \ModbusUART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, SCB_UART_TX
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ModbusUART:tx(0)\__PA ,
        input => \ModbusUART:Net_656\ ,
        pad => \ModbusUART:tx(0)_PAD\ );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = PWMOutput(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMOutput(0)__PA ,
        input => Net_822 ,
        pad => PWMOutput(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = RX_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_LED(0)__PA ,
        pad => RX_LED(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Direction(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Direction(0)__PA ,
        pad => Direction(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_LED(0)__PA ,
        pad => TX_LED(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =EncoderInterruptPin
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_279 ,
            in_clock => ClockBlock_HFCLK );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "4d5f2bee-0dfd-4111-97d4-f1433646628a"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = ""
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=1]: 
Pin : Name = ChannelA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ChannelA(0)__PA ,
        pad => ChannelA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ChannelB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ChannelB(0)__PA ,
        pad => ChannelB(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = EncoderInterruptPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EncoderInterruptPin(0)__PA ,
        pad => EncoderInterruptPin(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Clock group 0: 
    M0S8 Clock Block @ [FFB(Clock,0)]: 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            dsi_in_0 => ClockBlock_Routed1 ,
            lfclk => ClockBlock_LFCLK ,
            ilo => ClockBlock_ILO ,
            sysclk => ClockBlock_SYSCLK ,
            ext => ClockBlock_EXTCLK ,
            imo => ClockBlock_IMO ,
            hfclk => ClockBlock_HFCLK ,
            ff_div_2 => \ModbusUART:Net_847_ff2\ ,
            ff_div_7 => \MotorCurrentADC:Net_1845_ff7\ ,
            ff_div_8 => Net_182_ff8 ,
            udb_div_0 => dclk_to_genclk ,
            udb_div_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
Low Power Comparator group 0: empty
Serial Communication Block group 0: 
    Scb Block @ [FFB(SCB,1)]: 
    m0s8scbcell: Name =\ModbusUART:SCB\
        PORT MAP (
            clock => \ModbusUART:Net_847_ff2\ ,
            interrupt => Net_22 ,
            rx => \ModbusUART:Net_654\ ,
            tx => \ModbusUART:Net_656\ ,
            rts => \ModbusUART:Net_751\ ,
            mosi_m => \ModbusUART:Net_660\ ,
            select_m_3 => \ModbusUART:ss_3\ ,
            select_m_2 => \ModbusUART:ss_2\ ,
            select_m_1 => \ModbusUART:ss_1\ ,
            select_m_0 => \ModbusUART:ss_0\ ,
            sclk_m => \ModbusUART:Net_687\ ,
            miso_s => \ModbusUART:Net_703\ ,
            tx_req => \ModbusUART:Net_823\ ,
            rx_req => \ModbusUART:Net_824\ );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
CSD Fixed Block group 0: empty
8-bit CapSense IDAC group 0: empty
7-bit CapSense IDAC group 0: empty
TCPWM Block group 0: 
    Tcpwm Block @ [FFB(TCPWM,0)]: 
    m0s8tcpwmcell: Name =\MessageTimer:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_182_ff8 ,
            capture => zero ,
            count => one ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_266 ,
            tr_overflow => Net_265 ,
            tr_compare_match => Net_267 ,
            line_out => Net_268 ,
            line_out_compl => Net_269 ,
            interrupt => Net_75 );
        Properties:
        {
            cy_registers = ""
        }
Comparator/Opamp Fixed Block group 0: empty
Temperature Sensor group 0: empty
SAR Fixed Block group 0: 
    PSoC4 SAR Fixed Block @ [FFB(SARADC,0)]:
        p4sarcell: Name =\MotorCurrentADC:cy_psoc4_sar\
            PORT MAP (
                vplus => \MotorCurrentADC:Net_2020\ ,
                vminus => \MotorCurrentADC:Net_124\ ,
                vref => \MotorCurrentADC:Net_8\ ,
                ext_vref => \MotorCurrentADC:Net_43\ ,
                clock => \MotorCurrentADC:Net_1845_ff7\ ,
                sample_done => Net_1744 ,
                chan_id_valid => \MotorCurrentADC:Net_3108\ ,
                chan_id_3 => \MotorCurrentADC:Net_3109_3\ ,
                chan_id_2 => \MotorCurrentADC:Net_3109_2\ ,
                chan_id_1 => \MotorCurrentADC:Net_3109_1\ ,
                chan_id_0 => \MotorCurrentADC:Net_3109_0\ ,
                data_valid => \MotorCurrentADC:Net_3110\ ,
                data_11 => \MotorCurrentADC:Net_3111_11\ ,
                data_10 => \MotorCurrentADC:Net_3111_10\ ,
                data_9 => \MotorCurrentADC:Net_3111_9\ ,
                data_8 => \MotorCurrentADC:Net_3111_8\ ,
                data_7 => \MotorCurrentADC:Net_3111_7\ ,
                data_6 => \MotorCurrentADC:Net_3111_6\ ,
                data_5 => \MotorCurrentADC:Net_3111_5\ ,
                data_4 => \MotorCurrentADC:Net_3111_4\ ,
                data_3 => \MotorCurrentADC:Net_3111_3\ ,
                data_2 => \MotorCurrentADC:Net_3111_2\ ,
                data_1 => \MotorCurrentADC:Net_3111_1\ ,
                data_0 => \MotorCurrentADC:Net_3111_0\ ,
                eos_intr => Net_1745 ,
                irq => \MotorCurrentADC:Net_3112\ );
            Properties:
            {
                cy_registers = ""
            }
Segment LCD Block group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ [FFB(CLK_GEN,0)]: 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_662_digital ,
            gen_clk_in_0 => dclk_to_genclk ,
            gen_clk_out_1 => Net_10_digital ,
            gen_clk_in_1 => dclk_to_genclk_1 );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
CTBMBLOCK group 0: empty
ANAPUMP group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |            TimerPin(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |     MotorCurrentPin(0) | In(__ONE__), Analog(\MotorCurrentADC:Net_2020\)
     |   2 |     * |      NONE |         CMOS_OUT |            P0_2_LED(0) | 
     |   3 |       |      NONE |    RES_PULL_DOWN |         writeEnable(0) | 
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     \ModbusUART:rx(0)\ | FB(\ModbusUART:Net_654\)
     |   5 |     * |      NONE |         CMOS_OUT |     \ModbusUART:tx(0)\ | In(\ModbusUART:Net_656\)
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |           PWMOutput(0) | In(Net_822)
     |   1 |     * |      NONE |         CMOS_OUT |              RX_LED(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |           Direction(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |              TX_LED(0) | 
-----+-----+-------+-----------+------------------+------------------------+------------------------------------------------
   2 |   1 |     * |      NONE |     HI_Z_DIGITAL |            ChannelA(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |            ChannelB(0) | 
     |   3 |     * | ON_CHANGE |     HI_Z_DIGITAL | EncoderInterruptPin(0) | 
----------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.006ms
Digital Placement phase: Elapsed time ==> 0s.976ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.932ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.201ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.050ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in PSoC 4 Pioneer Modbus Slave_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.520ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 4s.111ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 4s.189ms
API generation phase: Elapsed time ==> 2s.113ms
Dependency generation phase: Elapsed time ==> 0s.040ms
Cleanup phase: Elapsed time ==> 0s.003ms
