#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 24 15:39:34 2023
# Process ID: 14400
# Current directory: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6596 D:\project\Verilog\RISC_V_RV32i_20231024 -GPO\RISC_V_RV32i_20231019.xpr
# Log file: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/vivado.log
# Journal file: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Oct 24 15:40:11 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 04 2020-06:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1105.648 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183B31B0BA
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Oct 24 15:44:38 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Tue Oct 24 15:44:38 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32i' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RV32i_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module ImeGen
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32i_MCU
INFO: [VRFC 10-311] analyzing module Decoder_bus
INFO: [VRFC 10-311] analyzing module mux_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sim_1/new/tb_RV32i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32i
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xelab -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ImeGen
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.mux_bus
Compiling module xil_defaultlib.Decoder_bus
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.GPO
Compiling module xil_defaultlib.RV32i_MCU
Compiling module xil_defaultlib.tb_RV32i
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32i_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32i_behav -key {Behavioral:sim_1:Functional:tb_RV32i} -tclbatch {tb_RV32i.tcl} -view {{D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/tb_RV32i_behav1.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/tb_RV32i_behav1.wcfg}
source tb_RV32i.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32i_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2659.672 ; gain = 69.582
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32i' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RV32i_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xelab -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3631.344 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32i' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RV32i_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xelab -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3631.344 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32i' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RV32i_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module ImeGen
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32i_MCU
INFO: [VRFC 10-311] analyzing module Decoder_bus
INFO: [VRFC 10-311] analyzing module mux_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sim_1/new/tb_RV32i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32i
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xelab -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ImeGen
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.mux_bus
Compiling module xil_defaultlib.Decoder_bus
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.GPO
Compiling module xil_defaultlib.RV32i_MCU
Compiling module xil_defaultlib.tb_RV32i
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32i_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3631.344 ; gain = 0.000
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 16
WARNING: [Vivado 12-872] Run step 'Design Initialization' is out-of-date.
[Tue Oct 24 15:54:52 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Oct 24 16:23:31 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Tue Oct 24 16:23:32 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RV32i' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim/code.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RV32i_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/DataPath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataPath
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-311] analyzing module ImeGen
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/GPO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPO
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32I
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/RV32i_MCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RV32i_MCU
INFO: [VRFC 10-311] analyzing module Decoder_bus
INFO: [VRFC 10-311] analyzing module mux_bus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sources_1/new/Ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.srcs/sim_1/new/tb_RV32i.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_RV32i
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
"xelab -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 4de3abb15cf745c6a06adaa11032b5ac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RV32i_behav xil_defaultlib.tb_RV32i xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.mux_2x1
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.Adder
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.RegFile
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ImeGen
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.DataPath
Compiling module xil_defaultlib.RV32I
Compiling module xil_defaultlib.mux_bus
Compiling module xil_defaultlib.Decoder_bus
Compiling module xil_defaultlib.Ram
Compiling module xil_defaultlib.GPO
Compiling module xil_defaultlib.RV32i_MCU
Compiling module xil_defaultlib.tb_RV32i
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_RV32i_behav
ERROR: [Common 17-170] Unknown option '-GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim/xsim.dir/tb_RV32i_behav/webtalk/xsim_webtalk.tcl', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RV32i_behav -key {Behavioral:sim_1:Functional:tb_RV32i} -tclbatch {tb_RV32i.tcl} -view {{D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/tb_RV32i_behav1.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/tb_RV32i_behav1.wcfg}
source tb_RV32i.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RV32i_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3631.344 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Oct 24 16:48:21 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Tue Oct 24 16:48:21 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Tue Oct 24 17:30:32 2023] Launched synth_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/synth_1/runme.log
[Tue Oct 24 17:30:32 2023] Launched impl_1...
Run output will be captured here: D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/project/Verilog/RISC_V_RV32i_20231024 -GPO/RISC_V_RV32i_20231019.runs/impl_1/RV32i_MCU.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 24 17:34:39 2023...
