

================================================================
== Vitis HLS Report for 'load_layer_params_from_DRAM_Pipeline_BIAS'
================================================================
* Date:           Sat Mar 25 14:07:41 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BIAS    |        4|        4|         2|          1|          1|     4|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|     69|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln95_fu_221_p2         |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln95_fu_215_p2        |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  24|           8|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_f       |   9|          2|    3|          6|
    |f_1_fu_74                |   9|          2|    3|          6|
    |wt_blk_n_R               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |bias_buf_0_06_fu_94      |  16|   0|   16|          0|
    |bias_buf_1_07_fu_102     |  16|   0|   16|          0|
    |bias_buf_2_05_fu_90      |  16|   0|   16|          0|
    |bias_buf_3_04_fu_78      |  16|   0|   16|          0|
    |f_1_fu_74                |   3|   0|    3|          0|
    |trunc_ln97_reg_375       |   2|   0|    2|          0|
    |write_flag3_0_fu_106     |   1|   0|    1|          0|
    |write_flag6_0_fu_98      |   1|   0|    1|          0|
    |write_flag9_0_fu_86      |   1|   0|    1|          0|
    |write_flag_0_fu_82       |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  76|   0|   76|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |               Source Object               |    C Type    |
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM_Pipeline_BIAS|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM_Pipeline_BIAS|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM_Pipeline_BIAS|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM_Pipeline_BIAS|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM_Pipeline_BIAS|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  load_layer_params_from_DRAM_Pipeline_BIAS|  return value|
|m_axi_wt_AWVALID          |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWREADY          |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWADDR           |  out|   64|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWID             |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWLEN            |  out|   32|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWSIZE           |  out|    3|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWBURST          |  out|    2|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWLOCK           |  out|    2|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWCACHE          |  out|    4|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWPROT           |  out|    3|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWQOS            |  out|    4|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWREGION         |  out|    4|       m_axi|                                         wt|       pointer|
|m_axi_wt_AWUSER           |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_WVALID           |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_WREADY           |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_WDATA            |  out|   16|       m_axi|                                         wt|       pointer|
|m_axi_wt_WSTRB            |  out|    2|       m_axi|                                         wt|       pointer|
|m_axi_wt_WLAST            |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_WID              |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_WUSER            |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARVALID          |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARREADY          |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARADDR           |  out|   64|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARID             |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARLEN            |  out|   32|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARSIZE           |  out|    3|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARBURST          |  out|    2|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARLOCK           |  out|    2|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARCACHE          |  out|    4|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARPROT           |  out|    3|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARQOS            |  out|    4|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARREGION         |  out|    4|       m_axi|                                         wt|       pointer|
|m_axi_wt_ARUSER           |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_RVALID           |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_RREADY           |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_RDATA            |   in|   16|       m_axi|                                         wt|       pointer|
|m_axi_wt_RLAST            |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_RID              |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_RFIFONUM         |   in|   10|       m_axi|                                         wt|       pointer|
|m_axi_wt_RUSER            |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_RRESP            |   in|    2|       m_axi|                                         wt|       pointer|
|m_axi_wt_BVALID           |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_BREADY           |  out|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_BRESP            |   in|    2|       m_axi|                                         wt|       pointer|
|m_axi_wt_BID              |   in|    1|       m_axi|                                         wt|       pointer|
|m_axi_wt_BUSER            |   in|    1|       m_axi|                                         wt|       pointer|
|sext_ln95                 |   in|   63|     ap_none|                                  sext_ln95|        scalar|
|write_flag3_0_out         |  out|    1|      ap_vld|                          write_flag3_0_out|       pointer|
|write_flag3_0_out_ap_vld  |  out|    1|      ap_vld|                          write_flag3_0_out|       pointer|
|bias_buf_1_07_out         |  out|   16|      ap_vld|                          bias_buf_1_07_out|       pointer|
|bias_buf_1_07_out_ap_vld  |  out|    1|      ap_vld|                          bias_buf_1_07_out|       pointer|
|write_flag6_0_out         |  out|    1|      ap_vld|                          write_flag6_0_out|       pointer|
|write_flag6_0_out_ap_vld  |  out|    1|      ap_vld|                          write_flag6_0_out|       pointer|
|bias_buf_0_06_out         |  out|   16|      ap_vld|                          bias_buf_0_06_out|       pointer|
|bias_buf_0_06_out_ap_vld  |  out|    1|      ap_vld|                          bias_buf_0_06_out|       pointer|
|bias_buf_2_05_out         |  out|   16|      ap_vld|                          bias_buf_2_05_out|       pointer|
|bias_buf_2_05_out_ap_vld  |  out|    1|      ap_vld|                          bias_buf_2_05_out|       pointer|
|write_flag9_0_out         |  out|    1|      ap_vld|                          write_flag9_0_out|       pointer|
|write_flag9_0_out_ap_vld  |  out|    1|      ap_vld|                          write_flag9_0_out|       pointer|
|write_flag_0_out          |  out|    1|      ap_vld|                           write_flag_0_out|       pointer|
|write_flag_0_out_ap_vld   |  out|    1|      ap_vld|                           write_flag_0_out|       pointer|
|bias_buf_3_04_out         |  out|   16|      ap_vld|                          bias_buf_3_04_out|       pointer|
|bias_buf_3_04_out_ap_vld  |  out|    1|      ap_vld|                          bias_buf_3_04_out|       pointer|
+--------------------------+-----+-----+------------+-------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%f_1 = alloca i32 1"   --->   Operation 5 'alloca' 'f_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%bias_buf_3_04 = alloca i32 1"   --->   Operation 6 'alloca' 'bias_buf_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%write_flag_0 = alloca i32 1"   --->   Operation 7 'alloca' 'write_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%write_flag9_0 = alloca i32 1"   --->   Operation 8 'alloca' 'write_flag9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%bias_buf_2_05 = alloca i32 1"   --->   Operation 9 'alloca' 'bias_buf_2_05' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bias_buf_0_06 = alloca i32 1"   --->   Operation 10 'alloca' 'bias_buf_0_06' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%write_flag6_0 = alloca i32 1"   --->   Operation 11 'alloca' 'write_flag6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bias_buf_1_07 = alloca i32 1"   --->   Operation 12 'alloca' 'bias_buf_1_07' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%write_flag3_0 = alloca i32 1"   --->   Operation 13 'alloca' 'write_flag3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln95_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln95"   --->   Operation 14 'read' 'sext_ln95_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln95_cast = sext i63 %sext_ln95_read"   --->   Operation 15 'sext' 'sext_ln95_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_14, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag3_0"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag6_0"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag9_0"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %write_flag_0"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f_1"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc46"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%f = load i3 %f_1" [utils.cpp:97]   --->   Operation 23 'load' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%wt_addr = getelementptr i16 %wt, i64 %sext_ln95_cast" [utils.cpp:95]   --->   Operation 24 'getelementptr' 'wt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.13ns)   --->   "%icmp_ln95 = icmp_eq  i3 %f, i3 4" [utils.cpp:95]   --->   Operation 26 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.65ns)   --->   "%add_ln95 = add i3 %f, i3 1" [utils.cpp:95]   --->   Operation 28 'add' 'add_ln95' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.inc46.split, void %for.end48.exitStub" [utils.cpp:95]   --->   Operation 29 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i3 %f" [utils.cpp:97]   --->   Operation 30 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.95ns)   --->   "%switch_ln97 = switch i2 %trunc_ln97, void %arrayidx45.0.0.034.case.3, i2 0, void %for.inc46.split.arrayidx45.0.0.034.exit_crit_edge, i2 1, void %for.inc46.split.arrayidx45.0.0.034.exit_crit_edge3, i2 2, void %arrayidx45.0.0.034.case.2" [utils.cpp:97]   --->   Operation 31 'switch' 'switch_ln97' <Predicate = (!icmp_ln95)> <Delay = 0.95>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln95 = store i3 %add_ln95, i3 %f_1" [utils.cpp:95]   --->   Operation 32 'store' 'store_ln95' <Predicate = (!icmp_ln95)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.inc46" [utils.cpp:95]   --->   Operation 33 'br' 'br_ln95' <Predicate = (!icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%bias_buf_3_04_load = load i16 %bias_buf_3_04"   --->   Operation 48 'load' 'bias_buf_3_04_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%write_flag_0_load = load i1 %write_flag_0"   --->   Operation 49 'load' 'write_flag_0_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_flag9_0_load = load i1 %write_flag9_0"   --->   Operation 50 'load' 'write_flag9_0_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%bias_buf_2_05_load = load i16 %bias_buf_2_05"   --->   Operation 51 'load' 'bias_buf_2_05_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%bias_buf_0_06_load = load i16 %bias_buf_0_06"   --->   Operation 52 'load' 'bias_buf_0_06_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_flag6_0_load = load i1 %write_flag6_0"   --->   Operation 53 'load' 'write_flag6_0_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%bias_buf_1_07_load = load i16 %bias_buf_1_07"   --->   Operation 54 'load' 'bias_buf_1_07_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%write_flag3_0_load = load i1 %write_flag3_0"   --->   Operation 55 'load' 'write_flag3_0_load' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag3_0_out, i1 %write_flag3_0_load"   --->   Operation 56 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_buf_1_07_out, i16 %bias_buf_1_07_load"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag6_0_out, i1 %write_flag6_0_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_buf_0_06_out, i16 %bias_buf_0_06_load"   --->   Operation 59 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_buf_2_05_out, i16 %bias_buf_2_05_load"   --->   Operation 60 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag9_0_out, i1 %write_flag9_0_load"   --->   Operation 61 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %write_flag_0_out, i1 %write_flag_0_load"   --->   Operation 62 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %bias_buf_3_04_out, i16 %bias_buf_3_04_load"   --->   Operation 63 'write' 'write_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln95)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [utils.cpp:95]   --->   Operation 34 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (7.30ns)   --->   "%wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i64 %wt_addr" [utils.cpp:97]   --->   Operation 35 'read' 'wt_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln97 = store i1 1, i1 %write_flag6_0" [utils.cpp:97]   --->   Operation 36 'store' 'store_ln97' <Predicate = (trunc_ln97 == 2)> <Delay = 1.58>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln97 = store i16 %wt_addr_read, i16 %bias_buf_2_05" [utils.cpp:97]   --->   Operation 37 'store' 'store_ln97' <Predicate = (trunc_ln97 == 2)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln97 = br void %arrayidx45.0.0.034.exit" [utils.cpp:97]   --->   Operation 38 'br' 'br_ln97' <Predicate = (trunc_ln97 == 2)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln97 = store i1 1, i1 %write_flag3_0" [utils.cpp:97]   --->   Operation 39 'store' 'store_ln97' <Predicate = (trunc_ln97 == 1)> <Delay = 1.58>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln97 = store i16 %wt_addr_read, i16 %bias_buf_1_07" [utils.cpp:97]   --->   Operation 40 'store' 'store_ln97' <Predicate = (trunc_ln97 == 1)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln97 = br void %arrayidx45.0.0.034.exit" [utils.cpp:97]   --->   Operation 41 'br' 'br_ln97' <Predicate = (trunc_ln97 == 1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln97 = store i16 %wt_addr_read, i16 %bias_buf_0_06" [utils.cpp:97]   --->   Operation 42 'store' 'store_ln97' <Predicate = (trunc_ln97 == 0)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln97 = store i1 1, i1 %write_flag_0" [utils.cpp:97]   --->   Operation 43 'store' 'store_ln97' <Predicate = (trunc_ln97 == 0)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln97 = br void %arrayidx45.0.0.034.exit" [utils.cpp:97]   --->   Operation 44 'br' 'br_ln97' <Predicate = (trunc_ln97 == 0)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln97 = store i1 1, i1 %write_flag9_0" [utils.cpp:97]   --->   Operation 45 'store' 'store_ln97' <Predicate = (trunc_ln97 == 3)> <Delay = 1.58>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln97 = store i16 %wt_addr_read, i16 %bias_buf_3_04" [utils.cpp:97]   --->   Operation 46 'store' 'store_ln97' <Predicate = (trunc_ln97 == 3)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln97 = br void %arrayidx45.0.0.034.exit" [utils.cpp:97]   --->   Operation 47 'br' 'br_ln97' <Predicate = (trunc_ln97 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln95]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ write_flag3_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bias_buf_1_07_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_flag6_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bias_buf_0_06_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bias_buf_2_05_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_flag9_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ write_flag_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ bias_buf_3_04_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
f_1                (alloca           ) [ 010]
bias_buf_3_04      (alloca           ) [ 011]
write_flag_0       (alloca           ) [ 011]
write_flag9_0      (alloca           ) [ 011]
bias_buf_2_05      (alloca           ) [ 011]
bias_buf_0_06      (alloca           ) [ 011]
write_flag6_0      (alloca           ) [ 011]
bias_buf_1_07      (alloca           ) [ 011]
write_flag3_0      (alloca           ) [ 011]
sext_ln95_read     (read             ) [ 000]
sext_ln95_cast     (sext             ) [ 000]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
f                  (load             ) [ 000]
wt_addr            (getelementptr    ) [ 011]
specpipeline_ln0   (specpipeline     ) [ 000]
icmp_ln95          (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln95           (add              ) [ 000]
br_ln95            (br               ) [ 000]
trunc_ln97         (trunc            ) [ 011]
switch_ln97        (switch           ) [ 000]
store_ln95         (store            ) [ 000]
br_ln95            (br               ) [ 000]
specloopname_ln95  (specloopname     ) [ 000]
wt_addr_read       (read             ) [ 000]
store_ln97         (store            ) [ 000]
store_ln97         (store            ) [ 000]
br_ln97            (br               ) [ 000]
store_ln97         (store            ) [ 000]
store_ln97         (store            ) [ 000]
br_ln97            (br               ) [ 000]
store_ln97         (store            ) [ 000]
store_ln97         (store            ) [ 000]
br_ln97            (br               ) [ 000]
store_ln97         (store            ) [ 000]
store_ln97         (store            ) [ 000]
br_ln97            (br               ) [ 000]
bias_buf_3_04_load (load             ) [ 000]
write_flag_0_load  (load             ) [ 000]
write_flag9_0_load (load             ) [ 000]
bias_buf_2_05_load (load             ) [ 000]
bias_buf_0_06_load (load             ) [ 000]
write_flag6_0_load (load             ) [ 000]
bias_buf_1_07_load (load             ) [ 000]
write_flag3_0_load (load             ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
write_ln0          (write            ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln95">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln95"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="write_flag3_0_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag3_0_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias_buf_1_07_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf_1_07_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="write_flag6_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag6_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="bias_buf_0_06_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf_0_06_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="bias_buf_2_05_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf_2_05_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="write_flag9_0_out">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag9_0_out"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="write_flag_0_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_flag_0_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="bias_buf_3_04_out">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_buf_3_04_out"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="f_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="bias_buf_3_04_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf_3_04/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="write_flag_0_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag_0/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_flag9_0_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag9_0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="bias_buf_2_05_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf_2_05/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="bias_buf_0_06_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf_0_06/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_flag6_0_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag6_0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="bias_buf_1_07_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias_buf_1_07/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="write_flag3_0_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="write_flag3_0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln95_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="63" slack="0"/>
<pin id="112" dir="0" index="1" bw="63" slack="0"/>
<pin id="113" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln95_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="wt_addr_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="1"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="wt_addr_read/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln0_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="1" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln0_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln0_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln0_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln0_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="16" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln0_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln0_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln0_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="16" slack="0"/>
<pin id="173" dir="0" index="2" bw="16" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln95_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="63" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95_cast/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln0_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="store_ln0_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln0_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln0_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln0_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="3" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="f_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="wt_addr_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="0" index="1" bw="64" slack="0"/>
<pin id="212" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_addr/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln95_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="add_ln95_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln97_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln97/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln95_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="0" index="1" bw="3" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="store_ln97_store_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="1"/>
<pin id="239" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln97_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="1"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln97_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln97_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="1"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln97_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="1"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln97_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="1"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln97_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="1"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln97_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="16" slack="0"/>
<pin id="273" dir="0" index="1" bw="16" slack="1"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="bias_buf_3_04_load_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="16" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf_3_04_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="write_flag_0_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag_0_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_flag9_0_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag9_0_load/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="bias_buf_2_05_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf_2_05_load/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="bias_buf_0_06_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf_0_06_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="write_flag6_0_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag6_0_load/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="bias_buf_1_07_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_buf_1_07_load/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="write_flag3_0_load_load_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="write_flag3_0_load/1 "/>
</bind>
</comp>

<comp id="308" class="1005" name="f_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="3" slack="0"/>
<pin id="310" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f_1 "/>
</bind>
</comp>

<comp id="315" class="1005" name="bias_buf_3_04_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="16" slack="0"/>
<pin id="317" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="bias_buf_3_04 "/>
</bind>
</comp>

<comp id="321" class="1005" name="write_flag_0_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag_0 "/>
</bind>
</comp>

<comp id="328" class="1005" name="write_flag9_0_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag9_0 "/>
</bind>
</comp>

<comp id="335" class="1005" name="bias_buf_2_05_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="bias_buf_2_05 "/>
</bind>
</comp>

<comp id="341" class="1005" name="bias_buf_0_06_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="bias_buf_0_06 "/>
</bind>
</comp>

<comp id="347" class="1005" name="write_flag6_0_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="0"/>
<pin id="349" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag6_0 "/>
</bind>
</comp>

<comp id="354" class="1005" name="bias_buf_1_07_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="bias_buf_1_07 "/>
</bind>
</comp>

<comp id="360" class="1005" name="write_flag3_0_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="write_flag3_0 "/>
</bind>
</comp>

<comp id="367" class="1005" name="wt_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="16" slack="1"/>
<pin id="369" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="wt_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln97_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="1"/>
<pin id="377" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln97 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="22" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="126"><net_src comp="70" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="10" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="72" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="12" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="70" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="18" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="110" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="40" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="200"><net_src comp="40" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="213"><net_src comp="0" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="177" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="206" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="48" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="206" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="54" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="230"><net_src comp="206" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="221" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="245"><net_src comp="116" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="255"><net_src comp="116" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="116" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="68" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="68" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="116" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="276" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="295"><net_src comp="292" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="303"><net_src comp="300" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="307"><net_src comp="304" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="311"><net_src comp="74" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="314"><net_src comp="308" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="318"><net_src comp="78" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="320"><net_src comp="315" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="324"><net_src comp="82" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="327"><net_src comp="321" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="331"><net_src comp="86" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="333"><net_src comp="328" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="334"><net_src comp="328" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="338"><net_src comp="90" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="340"><net_src comp="335" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="344"><net_src comp="94" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="350"><net_src comp="98" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="357"><net_src comp="102" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="363"><net_src comp="106" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="370"><net_src comp="209" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="378"><net_src comp="227" pin="1"/><net_sink comp="375" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: wt | {}
	Port: write_flag3_0_out | {1 }
	Port: bias_buf_1_07_out | {1 }
	Port: write_flag6_0_out | {1 }
	Port: bias_buf_0_06_out | {1 }
	Port: bias_buf_2_05_out | {1 }
	Port: write_flag9_0_out | {1 }
	Port: write_flag_0_out | {1 }
	Port: bias_buf_3_04_out | {1 }
 - Input state : 
	Port: load_layer_params_from_DRAM_Pipeline_BIAS : wt | {2 }
	Port: load_layer_params_from_DRAM_Pipeline_BIAS : sext_ln95 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		f : 1
		wt_addr : 1
		icmp_ln95 : 2
		add_ln95 : 2
		br_ln95 : 3
		trunc_ln97 : 2
		switch_ln97 : 3
		store_ln95 : 3
		bias_buf_3_04_load : 1
		write_flag_0_load : 1
		write_flag9_0_load : 1
		bias_buf_2_05_load : 1
		bias_buf_0_06_load : 1
		write_flag6_0_load : 1
		bias_buf_1_07_load : 1
		write_flag3_0_load : 1
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       add_ln95_fu_221      |    0    |    11   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln95_fu_215      |    0    |    8    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln95_read_read_fu_110 |    0    |    0    |
|          |  wt_addr_read_read_fu_116  |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |   write_ln0_write_fu_121   |    0    |    0    |
|          |   write_ln0_write_fu_128   |    0    |    0    |
|          |   write_ln0_write_fu_135   |    0    |    0    |
|   write  |   write_ln0_write_fu_142   |    0    |    0    |
|          |   write_ln0_write_fu_149   |    0    |    0    |
|          |   write_ln0_write_fu_156   |    0    |    0    |
|          |   write_ln0_write_fu_163   |    0    |    0    |
|          |   write_ln0_write_fu_170   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln95_cast_fu_177   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |      trunc_ln97_fu_227     |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    19   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|bias_buf_0_06_reg_341|   16   |
|bias_buf_1_07_reg_354|   16   |
|bias_buf_2_05_reg_335|   16   |
|bias_buf_3_04_reg_315|   16   |
|     f_1_reg_308     |    3   |
|  trunc_ln97_reg_375 |    2   |
|write_flag3_0_reg_360|    1   |
|write_flag6_0_reg_347|    1   |
|write_flag9_0_reg_328|    1   |
| write_flag_0_reg_321|    1   |
|   wt_addr_reg_367   |   16   |
+---------------------+--------+
|        Total        |   89   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   19   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   89   |    -   |
+-----------+--------+--------+
|   Total   |   89   |   19   |
+-----------+--------+--------+
