// This code was automatically generated by FPGA MGT Builder
// Timestamp: 2020-12-07 11:24:55.285
// User: madorsky
// FPGA MGT builder homepage: <link>

	wire [15:0] mgtxy [0:0][0:3]; // [quad][mgt]
	assign mgtxy[0][0] = 16'ha028;
	assign mgtxy[0][1] = 16'ha029;
	assign mgtxy[0][2] = 16'ha030;
	assign mgtxy[0][3] = 16'ha031;
