// Seed: 2982324411
module module_0 (
    input wor id_0
    , id_2 = 1
);
  reg id_3, id_4, id_5, id_6;
  initial
    if (1) id_2 <= id_5;
    else begin : LABEL_0
      begin : LABEL_1
        begin : LABEL_2
          id_4 <= {-1{id_4 - -1'b0}};
        end
      end : SymbolIdentifier
    end
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input wire id_2,
    input supply1 id_3,
    input wand id_4,
    output uwire id_5
);
  module_0 modCall_1 (id_2);
endmodule
