module top_module (
    input clk,
    input in,
    output reg out=0
);

    wire s1;
    D_cf D1(
        .clk(clk),
        .d(in),
        .q(s1)
    );
    always@(posedge clk)begin
        if((!s1) && in)
            out<=1'b1;
        else 
            out<=1'b0;
    end
    
    
endmodule
module D_cf(
    input clk,
    input d,
    output reg q
);
    always@(posedge clk)begin
        q<=d;
    end
endmodule