{"Source Block": ["oh/src/spi/hdl/spi_slave_io.v@40:50@HdlIdDef", "   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    access_out;\n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   \n   //#################################\n   //# STATE MACHINE\n   //#################################\n\n"], "Clone Blocks": [["oh/src/spi/hdl/spi_slave_io.v@35:45", "\n   //###############\n   //# LOCAL WIRES\n   //###############\n   reg [1:0] \t    spi_state;   \n   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    access_out;\n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n"], ["oh/src/spi/hdl/spi_slave_io.v@34:44", "    );\n\n   //###############\n   //# LOCAL WIRES\n   //###############\n   reg [1:0] \t    spi_state;   \n   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    access_out;\n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n"], ["oh/src/spi/hdl/spi_slave_io.v@38:48", "   //###############\n   reg [1:0] \t    spi_state;   \n   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    access_out;\n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   \n   //#################################\n   //# STATE MACHINE\n"], ["oh/src/spi/hdl/spi_slave_io.v@36:46", "   //###############\n   //# LOCAL WIRES\n   //###############\n   reg [1:0] \t    spi_state;   \n   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    access_out;\n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   \n"], ["oh/src/spi/hdl/spi_slave_io.v@39:49", "   reg [1:0] \t    spi_state;   \n   reg [7:0] \t    bit_count; \n   reg [7:0] \t    command_reg;   \n   reg \t\t    access_out;\n   reg \t\t    fetch_command;\n   wire [7:0] \t    rx_data;\n   wire [63:0] \t    tx_data;\n   \n   //#################################\n   //# STATE MACHINE\n   //#################################\n"]], "Diff Content": {"Delete": [], "Add": [[45, "   wire \t    rx_shift;\n"], [45, "   wire \t    tx_load;\n"], [45, "   wire \t    tx_shift;\n"], [45, "   wire \t    tx_wait;\n"], [45, "   wire \t    ss_sync;\n"], [45, "   wire \t    ss_pulse;\n"], [45, "   wire \t    spi_fetch;\n"], [45, "   wire \t    byte_done;\n"]]}}