|--------------------------------------------------------------|
|- ispLEVER Classic 2.0.00.17.20.15 Fitter Report File        -|
|- Copyright(C), 1992-2012, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  hw6
Project Path         :  U:\slei\hw6
Project Fitted on    :  Sun Feb 26 00:19:42 2012

Device               :  M4128_96
Package              :  144
GLB Input Mux Size   :  19
Available Blocks     :  8
Speed                :  -7.5
Part Number          :  LC4128V-75T144E
Source Format        :  ABEL_Schematic


// Project 'hw6' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.03 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                53
Total Logic Functions           60
  Total Output Pins             37
  Total Bidir I/O Pins          0
  Total Buried Nodes            23
Total Flip-Flops                13
  Total D Flip-Flops            13
  Total T Flip-Flops            0
  Total Latches                 0
Total Product Terms             162

Total Reserved Pins             0
Total Locked Pins               90
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             0
Total Unique Presets            0

Fmax Logic Levels               12


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        1      3    -->    25
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           94       89      5    -->    94
Logic Functions                   128       60     68    -->    46
  Input Registers                  96        0     96    -->     0

GLB Inputs                        288      124    164    -->    43
Logical Product Terms             640      149    491    -->    23
Occupied GLBs                       8        8      0    -->   100
Macrocells                        128       60     68    -->    46

Control Product Terms:
  GLB Clock/Clock Enables           8        0      8    -->     0
  GLB Reset/Presets                 8        0      8    -->     0
  Macrocell Clocks                128        0    128    -->     0
  Macrocell Clock Enables         128        0    128    -->     0
  Macrocell Enables               128        0    128    -->     0
  Macrocell Resets                128        0    128    -->     0
  Macrocell Presets               128        0    128    -->     0

Global Routing Pool               252       62    190    -->    24
  GRP from IFB                     ..       26     ..    -->    ..
    (from input signals)           ..       26     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..       36     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      9     1    10     11/12     0    3      0             13        9        3
  GLB    B      4     4     8     11/12     0    3      0             13        9        3
  GLB    C     28     7    35     12/12     0   12      0              4       42       13
  GLB    D      8     6    14      9/12     0   12      0              4       24       12
-------------------------------------------------------------------------------------------
  GLB    E      7    10    17     12/12     0   15      0              1       24       14
  GLB    F      9     6    15     12/12     0    8      0              8       16        8
  GLB    G     10     1    11     12/12     0    3      0             13        9        3
  GLB    H      8     6    14     10/12     0    4      0             12       16        4
-------------------------------------------------------------------------------------------
TOTALS:        83    41   124     89/96     0   60      0             68      149       60

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   0      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   0      0         0      0      0      0      0
------------------------------------------------------------------------------
  GLB    E   0      0         0      0      0      0      0
  GLB    F   0      0         0      0      0      0      0
  GLB    G   0      0         0      0      0      0      0
  GLB    H   0      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    Area
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
---------------------------------------------------------------------------
1     | GND   |   -  |    |        |                 |       |
2     | TDI   |   -  |    |        |                 |       |
3     |VCCIO0 |   -  |    |        |                 |       |
4     |  I_O  |   0  |B0  |    *   |LVCMOS18         | Input |Control20
5     |  I_O  |   0  |B1  |    *   |LVCMOS18         | Input |Control21
6     |  I_O  |   0  |B2  |    *   |LVCMOS18         | Input |Control22
7     |  I_O  |   0  |B4  |    *   |LVCMOS18         | Input |Control23
8     |  I_O  |   0  |B5  |    *   |LVCMOS18         | Input |Control24
9     |  I_O  |   0  |B6  |    *   |LVCMOS18         | Input |Control25
10    |GNDIO0 |   -  |    |        |                 |       |
11    |  I_O  |   0  |B8  |    *   |LVCMOS18         | Input |Control26
12    |  I_O  |   0  |B9  |    *   |LVCMOS18         | Input |Control27
13    |  I_O  |   0  |B10 |    *   |LVCMOS18         | Input |Control28
14    |  I_O  |   0  |B12 |    *   |LVCMOS18         | Input |Control29
15    |  I_O  |   0  |B13 |        |                 |       |
16    |  I_O  |   0  |B14 |    *   |LVCMOS18         | Output|AccumAddr7
17    | NC    |   -  |    |        |                 |       |
18    |GNDIO0 |   -  |    |        |                 |       |
19    |VCCIO0 |   -  |    |        |                 |       |
20    | NC    |   -  |    |        |                 |       |
21    |  I_O  |   0  |C14 |    *   |LVCMOS18         | Output|AccumAddr6
22    |  I_O  |   0  |C13 |    *   |LVCMOS18         | Output|AccumAddr5
23    |  I_O  |   0  |C12 |    *   |LVCMOS18         | Output|AccumAddr4
24    |  I_O  |   0  |C10 |    *   |LVCMOS18         | Output|AccumAddr3
25    |  I_O  |   0  |C9  |    *   |LVCMOS18         | Output|AccumAddr2
26    |  I_O  |   0  |C8  |    *   |LVCMOS18         | Output|AccumAddr1
27    |GNDIO0 |   -  |    |        |                 |       |
28    |  I_O  |   0  |C6  |    *   |LVCMOS18         | Output|AccumAddr0
29    |  I_O  |   0  |C5  |    *   |LVCMOS18         | Output|AccumAddr12
30    |  I_O  |   0  |C4  |    *   |LVCMOS18         | Output|AccumAddr11
31    |  I_O  |   0  |C2  |    *   |LVCMOS18         | Output|AccumAddr10
32    |  I_O  |   0  |C1  |    *   |LVCMOS18         | Output|AccumAddr9
33    |  I_O  |   0  |C0  |    *   |LVCMOS18         | Output|AccumAddr8
34    |VCCIO0 |   -  |    |        |                 |       |
35    | TCK   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    | NC    |   -  |    |        |                 |       |
39    |  I_O  |   0  |D14 |        |                 |       |
40    |  I_O  |   0  |D13 |    *   |LVCMOS18         | Input |Reset
41    |  I_O  |   0  |D12 |        |                 |       |
42    |  I_O  |   0  |D10 |    *   |LVCMOS18         | Output|Flags7
43    |  I_O  |   0  |D9  |    *   |LVCMOS18         | Output|Flags6
44    |  I_O  |   0  |D8  |    *   |LVCMOS18         | Output|Flags5
45    | NC    |   -  |    |        |                 |       |
46    |GNDIO0 |   -  |    |        |                 |       |
47    |VCCIO0 |   -  |    |        |                 |       |
48    |  I_O  |   0  |D6  |    *   |LVCMOS18         | Output|Flags4
49    |  I_O  |   0  |D5  |    *   |LVCMOS18         | Output|Flags3
50    |  I_O  |   0  |D4  |    *   |LVCMOS18         | Output|Flags2
51    |  I_O  |   0  |D2  |    *   |LVCMOS18         | Output|Flags1
52    |  I_O  |   0  |D1  |    *   |LVCMOS18         | Output|Flags0
53    |  I_O  |   0  |D0  |        |                 |       |
54    |INCLK1 |   0  |    |        |                 |       |
55    |GNDIO1 |   -  |    |        |                 |       |
56    |INCLK2 |   1  |    |        |                 |       |
57    | VCC   |   -  |    |        |                 |       |
58    |  I_O  |   1  |E0  |    *   |LVCMOS18         | Output|SReg7
59    |  I_O  |   1  |E1  |    *   |LVCMOS18         | Output|SReg6
60    |  I_O  |   1  |E2  |    *   |LVCMOS18         | Output|SReg5
61    |  I_O  |   1  |E4  |    *   |LVCMOS18         | Output|SReg4
62    |  I_O  |   1  |E5  |    *   |LVCMOS18         | Output|SReg3
63    |  I_O  |   1  |E6  |    *   |LVCMOS18         | Output|SReg2
64    |VCCIO1 |   -  |    |        |                 |       |
65    |GNDIO1 |   -  |    |        |                 |       |
66    |  I_O  |   1  |E8  |    *   |LVCMOS18         | Output|SReg1
67    |  I_O  |   1  |E9  |    *   |LVCMOS18         | Output|SReg0
68    |  I_O  |   1  |E10 |    *   |LVCMOS18         | Output|XReg7
69    |  I_O  |   1  |E12 |    *   |LVCMOS18         | Output|XReg6
70    |  I_O  |   1  |E13 |    *   |LVCMOS18         | Output|XReg5
71    |  I_O  |   1  |E14 |    *   |LVCMOS18         | Output|XReg4
72    | NC    |   -  |    |        |                 |       |
73    | GND   |   -  |    |        |                 |       |
74    | TMS   |   -  |    |        |                 |       |
75    |VCCIO1 |   -  |    |        |                 |       |
76    |  I_O  |   1  |F0  |    *   |LVCMOS18         | Output|XReg3
77    |  I_O  |   1  |F1  |    *   |LVCMOS18         | Output|XReg2
78    |  I_O  |   1  |F2  |    *   |LVCMOS18         | Output|XReg1
79    |  I_O  |   1  |F4  |    *   |LVCMOS18         | Output|XReg0
80    |  I_O  |   1  |F5  |    *   |LVCMOS18         | Input |DataOff7
81    |  I_O  |   1  |F6  |    *   |LVCMOS18         | Input |DataOff6
82    |GNDIO1 |   -  |    |        |                 |       |
83    |  I_O  |   1  |F8  |    *   |LVCMOS18         | Input |DataOff5
84    |  I_O  |   1  |F9  |    *   |LVCMOS18         | Input |DataOff4
85    |  I_O  |   1  |F10 |    *   |LVCMOS18         | Input |DataOff3
86    |  I_O  |   1  |F12 |    *   |LVCMOS18         | Input |DataOff2
87    |  I_O  |   1  |F13 |    *   |LVCMOS18         | Input |DataOff1
88    |  I_O  |   1  |F14 |    *   |LVCMOS18         | Input |DataOff0
89    | NC    |   -  |    |        |                 |       |
90    |GNDIO1 |   -  |    |        |                 |       |
91    |VCCIO1 |   -  |    |        |                 |       |
92    | NC    |   -  |    |        |                 |       |
93    |  I_O  |   1  |G14 |    *   |LVCMOS18         | Input |AddrData7
94    |  I_O  |   1  |G13 |    *   |LVCMOS18         | Input |AddrData6
95    |  I_O  |   1  |G12 |    *   |LVCMOS18         | Input |AddrData5
96    |  I_O  |   1  |G10 |    *   |LVCMOS18         | Input |AddrData4
97    |  I_O  |   1  |G9  |    *   |LVCMOS18         | Input |AddrData3
98    |  I_O  |   1  |G8  |    *   |LVCMOS18         | Input |AddrData2
99    |GNDIO1 |   -  |    |        |                 |       |
100   |  I_O  |   1  |G6  |    *   |LVCMOS18         | Input |AddrData1
101   |  I_O  |   1  |G5  |    *   |LVCMOS18         | Input |AddrData0
102   |  I_O  |   1  |G4  |    *   |LVCMOS18         | Input |AddrData12
103   |  I_O  |   1  |G2  |    *   |LVCMOS18         | Input |AddrData11
104   |  I_O  |   1  |G1  |    *   |LVCMOS18         | Input |AddrData10
105   |  I_O  |   1  |G0  |    *   |LVCMOS18         | Input |AddrData9
106   |VCCIO1 |   -  |    |        |                 |       |
107   | TDO   |   -  |    |        |                 |       |
108   | VCC   |   -  |    |        |                 |       |
109   | GND   |   -  |    |        |                 |       |
110   | NC    |   -  |    |        |                 |       |
111   |  I_O  |   1  |H14 |    *   |LVCMOS18         | Input |AddrData8
112   |  I_O  |   1  |H13 |        |                 |       |
113   |  I_O  |   1  |H12 |    *   |LVCMOS18         | Input |Control0
114   |  I_O  |   1  |H10 |    *   |LVCMOS18         | Input |Control1
115   |  I_O  |   1  |H9  |    *   |LVCMOS18         | Input |Control2
116   |  I_O  |   1  |H8  |    *   |LVCMOS18         | Input |Control3
117   | NC    |   -  |    |        |                 |       |
118   |GNDIO1 |   -  |    |        |                 |       |
119   |VCCIO1 |   -  |    |        |                 |       |
120   |  I_O  |   1  |H6  |    *   |LVCMOS18         | Input |Control4
121   |  I_O  |   1  |H5  |    *   |LVCMOS18         | Input |Control5
122   |  I_O  |   1  |H4  |    *   |LVCMOS18         | Input |Control6
123   |  I_O  |   1  |H2  |    *   |LVCMOS18         | Input |Control7
124   |  I_O  |   1  |H1  |    *   |LVCMOS18         | Input |Control8
125   | I_O/OE|   1  |H0  |        |                 |       |
126   |INCLK3 |   1  |    |        |                 |       |
127   |GNDIO0 |   -  |    |        |                 |       |
128   |INCLK0 |   0  |    |    *   |LVCMOS18         | Input |Clock
129   | VCC   |   -  |    |        |                 |       |
130   | I_O/OE|   0  |A0  |        |                 |       |
131   |  I_O  |   0  |A1  |    *   |LVCMOS18         | Input |Control9
132   |  I_O  |   0  |A2  |    *   |LVCMOS18         | Input |Control10
133   |  I_O  |   0  |A4  |    *   |LVCMOS18         | Input |Control11
134   |  I_O  |   0  |A5  |    *   |LVCMOS18         | Input |Control12
135   |  I_O  |   0  |A6  |    *   |LVCMOS18         | Input |Control13
136   |VCCIO0 |   -  |    |        |                 |       |
137   |GNDIO0 |   -  |    |        |                 |       |
138   |  I_O  |   0  |A8  |    *   |LVCMOS18         | Input |Control14
139   |  I_O  |   0  |A9  |    *   |LVCMOS18         | Input |Control15
140   |  I_O  |   0  |A10 |    *   |LVCMOS18         | Input |Control16
141   |  I_O  |   0  |A12 |    *   |LVCMOS18         | Input |Control17
142   |  I_O  |   0  |A13 |    *   |LVCMOS18         | Input |Control18
143   |  I_O  |   0  |A14 |    *   |LVCMOS18         | Input |Control19
144   | NC    |   -  |    |        |                 |       |
---------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type               Pullup Signal
---------------------------------------------
 101   G  I/O   1 -----F--      Up AddrData0
 100   G  I/O   1 -------H      Up AddrData1
 104   G  I/O   1 -------H      Up AddrData10
 103   G  I/O   1 ---D----      Up AddrData11
 102   G  I/O   1 ---D----      Up AddrData12
  98   G  I/O   1 -------H      Up AddrData2
  97   G  I/O   1 ---D----      Up AddrData3
  96   G  I/O   1 ---D----      Up AddrData4
  95   G  I/O   1 ----E---      Up AddrData5
  94   G  I/O   1 -----F--      Up AddrData6
  93   G  I/O   1 ----E---      Up AddrData7
 111   H  I/O   1 ----E---      Up AddrData8
 105   G  I/O   1 -------H      Up AddrData9
 128  -- INCLK    --------      Up Clock
 113   H  I/O   4 ---DEF-H      Up Control0
 114   H  I/O   4 ---DEF-H      Up Control1
 132   A  I/O     --------      Up Control10
 133   A  I/O     --------      Up Control11
 134   A  I/O     --------      Up Control12
 135   A  I/O     --------      Up Control13
 138   A  I/O     --------      Up Control14
 139   A  I/O     --------      Up Control15
 140   A  I/O     --------      Up Control16
 141   A  I/O     --------      Up Control17
 142   A  I/O     --------      Up Control18
 143   A  I/O     --------      Up Control19
 115   H  I/O   4 ---DEF-H      Up Control2
   4   B  I/O     --------      Up Control20
   5   B  I/O     --------      Up Control21
   6   B  I/O     --------      Up Control22
   7   B  I/O     --------      Up Control23
   8   B  I/O     --------      Up Control24
   9   B  I/O     --------      Up Control25
  11   B  I/O     --------      Up Control26
  12   B  I/O     --------      Up Control27
  13   B  I/O     --------      Up Control28
  14   B  I/O     --------      Up Control29
 116   H  I/O   5 ABC--FG-      Up Control3
 120   H  I/O     --------      Up Control4
 121   H  I/O     --------      Up Control5
 122   H  I/O     --------      Up Control6
 123   H  I/O     --------      Up Control7
 124   H  I/O     --------      Up Control8
 131   A  I/O     --------      Up Control9
  88   F  I/O   2 ----EF--      Up DataOff0
  87   F  I/O   2 ----E--H      Up DataOff1
  86   F  I/O   2 ----E--H      Up DataOff2
  85   F  I/O   2 ---DE---      Up DataOff3
  84   F  I/O   2 ---DE---      Up DataOff4
  83   F  I/O   1 ----E---      Up DataOff5
  81   F  I/O   2 ----EF--      Up DataOff6
  80   F  I/O   3 ---DE--H      Up DataOff7
  40   D  I/O   2 -BC-----      Up Reset
---------------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P             Slew Pullup Signal
----------------------------------------------------------------------------
  28   C  4  2   3  1 DFF      R         3 --C--FG-  Fast     Up AccumAddr0
  26   C  6  2   4  2 DFF      R         3 --C---GH  Fast     Up AccumAddr1
  31   C  5 11   3  1 DFF      R         3 --C---GH  Fast     Up AccumAddr10
  30   C  5 12   3  1 DFF      R         2 --CD----  Fast     Up AccumAddr11
  29   C  7 12   8  2 DFF      R         2 --CD----  Fast     Up AccumAddr12
  25   C  5  3   3  2 DFF      R         3 A-C----H  Fast     Up AccumAddr2
  24   C  5  4   3  2 DFF      R         3 --CD-F--  Fast     Up AccumAddr3
  23   C  5  5   3  2 DFF      R         3 A-CD----  Fast     Up AccumAddr4
  22   C  5  6   3  2 DFF      R         3 A-C-E---  Fast     Up AccumAddr5
  21   C  5  7   3  1 DFF      R         2 --C--F--  Fast     Up AccumAddr6
  16   B  5  8   3  1 DFF      R         2 -B--E---  Fast     Up AccumAddr7
  33   C  5  9   3  2 DFF      R         3 -BC-E---  Fast     Up AccumAddr8
  32   C  5 10   3  2 DFF      R         3 --C---GH  Fast     Up AccumAddr9
  52   D  0  -   1  1 COM                  --------  Fast     Up Flags0
  51   D  0  -   1  1 COM                  --------  Fast     Up Flags1
  50   D  0  -   1  1 COM                  --------  Fast     Up Flags2
  49   D  0  -   1  1 COM                  --------  Fast     Up Flags3
  48   D  0  -   1  1 COM                  --------  Fast     Up Flags4
  44   D  0  -   1  1 COM                  --------  Fast     Up Flags5
  43   D  0  -   1  1 COM                  --------  Fast     Up Flags6
  42   D  0  -   1  1 COM                  --------  Fast     Up Flags7
  67   E  1  1   1  1 COM                  --------  Fast     Up SReg0
  66   E  1  1   1  1 COM                  --------  Fast     Up SReg1
  63   E  1  1   1  1 COM                  --------  Fast     Up SReg2
  62   E  1  1   1  1 COM                  --------  Fast     Up SReg3
  61   E  1  1   1  1 COM                  --------  Fast     Up SReg4
  60   E  1  1   1  1 COM                  --------  Fast     Up SReg5
  59   E  1  1   1  1 COM                  --------  Fast     Up SReg6
  58   E  1  1   1  1 COM                  --------  Fast     Up SReg7
  79   F  0  -   0  1 COM                  --------  Fast     Up XReg0
  78   F  0  -   0  1 COM                  --------  Fast     Up XReg1
  77   F  0  -   0  1 COM                  --------  Fast     Up XReg2
  76   F  1  1   1  1 COM                  --------  Fast     Up XReg3
  71   E  1  1   1  1 COM                  --------  Fast     Up XReg4
  70   E  1  1   1  1 COM                  --------  Fast     Up XReg5
  69   E  1  1   1  1 COM                  --------  Fast     Up XReg6
  68   E  1  1   1  1 COM                  --------  Fast     Up XReg7
----------------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P             Slew Pullup Signal
-----------------------------------------------------------------------
-----------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~
        I         C      P R P       Node
        N         L Mc   R E U C I F Fanout
Mc GLB  P LL PTs  S Type E S P E R P             Signal
-------------------------------------------------------------
 9   F  6  -   5  1 COM              2 --C---G-  P0_B0
 7   H  6  -   4  1 COM              2 --C---G-  P0_B1
14   H  7  -   4  1 COM              2 --C---G-  P0_B10
 7   D  7  -   4  1 COM              1 --C-----  P0_B11
 3   D  7  -   4  1 COM              1 --C-----  P0_B12
 3   H  6  -   4  1 COM              2 A-C-----  P0_B2
10   D  6  -   4  1 COM              2 --C--F--  P0_B3
 8   D  6  -   4  1 COM              2 A-C-----  P0_B4
11   E  6  -   4  1 COM              2 A-C-----  P0_B5
11   F  6  -   4  1 COM              2 --C--F--  P0_B6
10   E  6  -   4  1 COM              1 -B------  P0_B7
 7   E  7  -   4  1 COM              2 -BC-----  P0_B8
 0   H  7  -   4  1 COM              2 --C---G-  P0_B9
10   G  4  -   3  1 COM              2 --C---G-  P0_CarryIn10
 7   G  4  -   3  1 COM              1 --C-----  P0_CarryIn11
15   G  5  -   3  1 COM              2 A-C-----  P0_CarryIn2
 2   A  4  -   3  1 COM              2 --C--F--  P0_CarryIn3
 0   F  4  -   3  1 COM              2 A-C-----  P0_CarryIn4
13   A  4  -   3  1 COM              2 A-C-----  P0_CarryIn5
10   A  4  -   3  1 COM              2 --C--F--  P0_CarryIn6
13   F  4  -   3  1 COM              1 -B------  P0_CarryIn7
11   B  4  -   3  1 COM              2 -BC-----  P0_CarryIn8
 8   B  4  -   3  1 COM              2 --C---G-  P0_CarryIn9
-------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        IR = Input register
        FP = Fast path used
       OBP = ORP bypass used



PostFit_Equations
~~~~~~~~~~~~~~~~~
AccumAddr0.D = !Control3 & Reset & AccumAddr0.Q & !P0_B0
    # Reset & !AccumAddr0.Q & P0_B0
    # Control3 & Reset & P0_B0 ; (3 pterms, 4 signals)
AccumAddr0.C = Clock ; (1 pterm, 1 signal)

AccumAddr1.D.X1 = !Control3 & Reset & AccumAddr1.Q & !P0_B0
    # !Control3 & Reset & AccumAddr1.Q & !AccumAddr0.Q
    # !Control3 & Reset & !AccumAddr1.Q & AccumAddr0.Q & P0_B0 ; (3 pterms, 5 signals)
AccumAddr1.D.X2 = Reset & P0_B1 ; (1 pterm, 2 signals)
AccumAddr1.C = Clock ; (1 pterm, 1 signal)

AccumAddr10.D.X1 = Reset & P0_CarryIn10 & !P0_B10
    # Reset & !P0_CarryIn10 & P0_B10 ; (2 pterms, 3 signals)
AccumAddr10.D.X2 = !Control3 & Reset & AccumAddr10.Q ; (1 pterm, 3 signals)
AccumAddr10.C = Clock ; (1 pterm, 1 signal)

AccumAddr11.D.X1 = Reset & P0_CarryIn11 & !P0_B11
    # Reset & !P0_CarryIn11 & P0_B11 ; (2 pterms, 3 signals)
AccumAddr11.D.X2 = !Control3 & Reset & AccumAddr11.Q ; (1 pterm, 3 signals)
AccumAddr11.C = Clock ; (1 pterm, 1 signal)

AccumAddr12.D.X1 = Control3 & Reset & P0_CarryIn11 & P0_B11
    # !Control3 & Reset & !AccumAddr12.Q & P0_CarryIn11 & P0_B11
    # !Control3 & Reset & !AccumAddr12.Q & AccumAddr11.Q & P0_B11
    # !Control3 & Reset & AccumAddr12.Q & !P0_CarryIn11 & !P0_B11
    # !Control3 & Reset & AccumAddr12.Q & !AccumAddr11.Q & !P0_CarryIn11
    # !Control3 & Reset & AccumAddr12.Q & !AccumAddr11.Q & !P0_B11
    # !Control3 & Reset & !AccumAddr12.Q & AccumAddr11.Q & P0_CarryIn11 ; (7 pterms, 6 signals)
AccumAddr12.D.X2 = Reset & P0_B12 ; (1 pterm, 2 signals)
AccumAddr12.C = Clock ; (1 pterm, 1 signal)

AccumAddr2.D.X1 = Reset & P0_CarryIn2 & !P0_B2
    # Reset & !P0_CarryIn2 & P0_B2 ; (2 pterms, 3 signals)
AccumAddr2.D.X2 = !Control3 & Reset & AccumAddr2.Q ; (1 pterm, 3 signals)
AccumAddr2.C = Clock ; (1 pterm, 1 signal)

AccumAddr3.D.X1 = Reset & P0_CarryIn3 & !P0_B3
    # Reset & !P0_CarryIn3 & P0_B3 ; (2 pterms, 3 signals)
AccumAddr3.D.X2 = !Control3 & Reset & AccumAddr3.Q ; (1 pterm, 3 signals)
AccumAddr3.C = Clock ; (1 pterm, 1 signal)

AccumAddr4.D.X1 = Reset & P0_CarryIn4 & !P0_B4
    # Reset & !P0_CarryIn4 & P0_B4 ; (2 pterms, 3 signals)
AccumAddr4.D.X2 = !Control3 & Reset & AccumAddr4.Q ; (1 pterm, 3 signals)
AccumAddr4.C = Clock ; (1 pterm, 1 signal)

AccumAddr5.D.X1 = Reset & P0_CarryIn5 & !P0_B5
    # Reset & !P0_CarryIn5 & P0_B5 ; (2 pterms, 3 signals)
AccumAddr5.D.X2 = !Control3 & Reset & AccumAddr5.Q ; (1 pterm, 3 signals)
AccumAddr5.C = Clock ; (1 pterm, 1 signal)

AccumAddr6.D.X1 = Reset & P0_CarryIn6 & !P0_B6
    # Reset & !P0_CarryIn6 & P0_B6 ; (2 pterms, 3 signals)
AccumAddr6.D.X2 = !Control3 & Reset & AccumAddr6.Q ; (1 pterm, 3 signals)
AccumAddr6.C = Clock ; (1 pterm, 1 signal)

AccumAddr7.D.X1 = Reset & P0_CarryIn7 & !P0_B7
    # Reset & !P0_CarryIn7 & P0_B7 ; (2 pterms, 3 signals)
AccumAddr7.D.X2 = !Control3 & Reset & AccumAddr7.Q ; (1 pterm, 3 signals)
AccumAddr7.C = Clock ; (1 pterm, 1 signal)

AccumAddr8.D.X1 = Reset & P0_CarryIn8 & !P0_B8
    # Reset & !P0_CarryIn8 & P0_B8 ; (2 pterms, 3 signals)
AccumAddr8.D.X2 = !Control3 & Reset & AccumAddr8.Q ; (1 pterm, 3 signals)
AccumAddr8.C = Clock ; (1 pterm, 1 signal)

AccumAddr9.D.X1 = Reset & P0_CarryIn9 & !P0_B9
    # Reset & !P0_CarryIn9 & P0_B9 ; (2 pterms, 3 signals)
AccumAddr9.D.X2 = !Control3 & Reset & AccumAddr9.Q ; (1 pterm, 3 signals)
AccumAddr9.C = Clock ; (1 pterm, 1 signal)

Flags0 = 1 ; (1 pterm, 0 signal)

Flags1 = 1 ; (1 pterm, 0 signal)

Flags2 = 1 ; (1 pterm, 0 signal)

Flags3 = 1 ; (1 pterm, 0 signal)

Flags4 = 1 ; (1 pterm, 0 signal)

Flags5 = 1 ; (1 pterm, 0 signal)

Flags6 = 1 ; (1 pterm, 0 signal)

Flags7 = 1 ; (1 pterm, 0 signal)

P0_B0 = DataOff0 & !Control2 & Control1
    # AddrData0 & !Control2 & !Control1 & !Control0
    # DataOff0 & Control2 & !Control0
    # !Control2 & Control1 & Control0
    # Control2 & Control0 & AccumAddr0.Q ; (5 pterms, 6 signals)

P0_B1 = AddrData1 & !Control2 & !Control1 & !Control0
    # DataOff1 & Control1 & !Control0
    # Control2 & Control0 & AccumAddr1.Q
    # DataOff1 & Control2 & !Control0 ; (4 pterms, 6 signals)

P0_B10 = AddrData10 & !Control2 & !Control1 & !Control0
    # DataOff7 & !Control2 & Control1 & !Control0
    # DataOff2 & Control2 & Control0
    # Control2 & !Control0 & AccumAddr10.Q ; (4 pterms, 7 signals)

P0_B11 = AddrData11 & !Control2 & !Control1 & !Control0
    # DataOff7 & !Control2 & Control1 & !Control0
    # DataOff3 & Control2 & Control0
    # Control2 & !Control0 & AccumAddr11.Q ; (4 pterms, 7 signals)

P0_B12 = AddrData12 & !Control2 & !Control1 & !Control0
    # DataOff7 & !Control2 & Control1 & !Control0
    # DataOff4 & Control2 & Control0
    # Control2 & !Control0 & AccumAddr12.Q ; (4 pterms, 7 signals)

P0_B2 = AddrData2 & !Control2 & !Control1 & !Control0
    # DataOff2 & Control1 & !Control0
    # Control2 & Control0 & AccumAddr2.Q
    # DataOff2 & Control2 & !Control0 ; (4 pterms, 6 signals)

P0_B3 = AddrData3 & !Control2 & !Control1 & !Control0
    # DataOff3 & Control1 & !Control0
    # Control2 & Control0 & AccumAddr3.Q
    # DataOff3 & Control2 & !Control0 ; (4 pterms, 6 signals)

P0_B4 = AddrData4 & !Control2 & !Control1 & !Control0
    # DataOff4 & Control1 & !Control0
    # Control2 & Control0 & AccumAddr4.Q
    # DataOff4 & Control2 & !Control0 ; (4 pterms, 6 signals)

P0_B5 = AddrData5 & !Control2 & !Control1 & !Control0
    # DataOff5 & Control1 & !Control0
    # Control2 & Control0 & AccumAddr5.Q
    # DataOff5 & Control2 & !Control0 ; (4 pterms, 6 signals)

P0_B6 = AddrData6 & !Control2 & !Control1 & !Control0
    # DataOff6 & Control1 & !Control0
    # Control2 & Control0 & AccumAddr6.Q
    # DataOff6 & Control2 & !Control0 ; (4 pterms, 6 signals)

P0_B7 = AddrData7 & !Control2 & !Control1 & !Control0
    # DataOff7 & Control1 & !Control0
    # Control2 & Control0 & AccumAddr7.Q
    # DataOff7 & Control2 & !Control0 ; (4 pterms, 6 signals)

P0_B8 = AddrData8 & !Control2 & !Control1 & !Control0
    # DataOff7 & !Control2 & Control1 & !Control0
    # DataOff0 & Control2 & Control0
    # Control2 & !Control0 & AccumAddr8.Q ; (4 pterms, 7 signals)

P0_B9 = AddrData9 & !Control2 & !Control1 & !Control0
    # DataOff7 & !Control2 & Control1 & !Control0
    # DataOff1 & Control2 & Control0
    # Control2 & !Control0 & AccumAddr9.Q ; (4 pterms, 7 signals)

P0_CarryIn10 = !Control3 & AccumAddr9.Q & P0_CarryIn9
    # !Control3 & AccumAddr9.Q & P0_B9
    # P0_CarryIn9 & P0_B9 ; (3 pterms, 4 signals)

P0_CarryIn11 = !Control3 & AccumAddr10.Q & P0_CarryIn10
    # !Control3 & AccumAddr10.Q & P0_B10
    # P0_CarryIn10 & P0_B10 ; (3 pterms, 4 signals)

P0_CarryIn2 = !Control3 & AccumAddr1.Q & P0_B1
    # !Control3 & AccumAddr0.Q & P0_B1 & P0_B0
    # !Control3 & AccumAddr1.Q & AccumAddr0.Q & P0_B0 ; (3 pterms, 5 signals)

P0_CarryIn3 = !Control3 & AccumAddr2.Q & P0_CarryIn2
    # !Control3 & AccumAddr2.Q & P0_B2
    # P0_CarryIn2 & P0_B2 ; (3 pterms, 4 signals)

P0_CarryIn4 = !Control3 & AccumAddr3.Q & P0_CarryIn3
    # !Control3 & AccumAddr3.Q & P0_B3
    # P0_CarryIn3 & P0_B3 ; (3 pterms, 4 signals)

P0_CarryIn5 = !Control3 & AccumAddr4.Q & P0_CarryIn4
    # !Control3 & AccumAddr4.Q & P0_B4
    # P0_CarryIn4 & P0_B4 ; (3 pterms, 4 signals)

P0_CarryIn6 = !Control3 & AccumAddr5.Q & P0_CarryIn5
    # !Control3 & AccumAddr5.Q & P0_B5
    # P0_CarryIn5 & P0_B5 ; (3 pterms, 4 signals)

P0_CarryIn7 = !Control3 & AccumAddr6.Q & P0_CarryIn6
    # !Control3 & AccumAddr6.Q & P0_B6
    # P0_CarryIn6 & P0_B6 ; (3 pterms, 4 signals)

P0_CarryIn8 = !Control3 & AccumAddr7.Q & P0_CarryIn7
    # !Control3 & AccumAddr7.Q & P0_B7
    # P0_CarryIn7 & P0_B7 ; (3 pterms, 4 signals)

P0_CarryIn9 = !Control3 & AccumAddr8.Q & P0_CarryIn8
    # !Control3 & AccumAddr8.Q & P0_B8
    # P0_CarryIn8 & P0_B8 ; (3 pterms, 4 signals)

SReg0 = DataOff0 ; (1 pterm, 1 signal)

SReg1 = DataOff1 ; (1 pterm, 1 signal)

SReg2 = DataOff2 ; (1 pterm, 1 signal)

SReg3 = DataOff3 ; (1 pterm, 1 signal)

SReg4 = DataOff4 ; (1 pterm, 1 signal)

SReg5 = DataOff5 ; (1 pterm, 1 signal)

SReg6 = DataOff6 ; (1 pterm, 1 signal)

SReg7 = DataOff7 ; (1 pterm, 1 signal)

XReg0 = 0 ; (0 pterm, 0 signal)

XReg1 = 0 ; (0 pterm, 0 signal)

XReg2 = 0 ; (0 pterm, 0 signal)

XReg3 = DataOff0 ; (1 pterm, 1 signal)

XReg4 = DataOff1 ; (1 pterm, 1 signal)

XReg5 = DataOff2 ; (1 pterm, 1 signal)

XReg6 = DataOff3 ; (1 pterm, 1 signal)

XReg7 = DataOff4 ; (1 pterm, 1 signal)




