

================================================================
== Vitis HLS Report for 'write_out_stream_direct_Pipeline_ln231_for_each_i'
================================================================
* Date:           Wed Jul 31 17:04:37 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- _ln231_for_each_i  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     157|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      72|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|     829|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     829|     292|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------+---------------+---------+----+---+----+-----+
    |      Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U806  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U807  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U808  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U809  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U810  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U811  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U812  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U813  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +--------------------+---------------+---------+----+---+----+-----+
    |Total               |               |        0|   0|  0|  72|    0|
    +--------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln231_fu_245_p2               |         +|   0|  0|  23|          16|           1|
    |add_ln236_fu_257_p2               |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state3     |       and|   0|  0|   2|           1|           1|
    |icmp_ln231_fu_240_p2              |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln236_fu_251_p2              |      icmp|   0|  0|  20|          32|           1|
    |icmp_ln238_fu_271_p2              |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |next_block_fu_263_p3              |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 157|         134|          27|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |block_fu_122             |   9|          2|   32|         64|
    |i_fu_126                 |   9|          2|   16|         32|
    |inout2_blk_n_W           |   9|          2|    1|          2|
    |out_stream_blk_n         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   53|        106|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |block_fu_122                       |  32|   0|   32|          0|
    |i_fu_126                           |  16|   0|   16|          0|
    |icmp_ln231_reg_783                 |   1|   0|    1|          0|
    |icmp_ln231_reg_783_pp0_iter2_reg   |   1|   0|    1|          0|
    |icmp_ln238_reg_787                 |   1|   0|    1|          0|
    |p_0_0_0_0_0_031_i_fu_130           |  32|   0|   32|          0|
    |p_0_0_10_0_0_021_i_fu_170          |  32|   0|   32|          0|
    |p_0_0_11_0_0_023_i_fu_174          |  32|   0|   32|          0|
    |p_0_0_12_0_0_025_i_fu_178          |  32|   0|   32|          0|
    |p_0_0_13_0_0_027_i_fu_182          |  32|   0|   32|          0|
    |p_0_0_14_0_0_029_i_fu_186          |  32|   0|   32|          0|
    |p_0_0_15_0_0_031_i_fu_190          |  32|   0|   32|          0|
    |p_0_0_1_0_0_043_i_fu_134           |  32|   0|   32|          0|
    |p_0_0_2_0_0_055_i_fu_138           |  32|   0|   32|          0|
    |p_0_0_3_0_0_067_i_fu_142           |  32|   0|   32|          0|
    |p_0_0_4_0_0_079_i_fu_146           |  32|   0|   32|          0|
    |p_0_0_5_0_0_0811_i_fu_150          |  32|   0|   32|          0|
    |p_0_0_6_0_0_0913_i_fu_154          |  32|   0|   32|          0|
    |p_0_0_7_0_0_01015_i_fu_158         |  32|   0|   32|          0|
    |p_0_0_8_0_0_017_i_fu_162           |  32|   0|   32|          0|
    |p_0_0_9_0_0_019_i_fu_166           |  32|   0|   32|          0|
    |tmp_14_i_reg_808                   |  32|   0|   32|          0|
    |tmp_15_i_reg_813                   |  32|   0|   32|          0|
    |tmp_16_i_reg_818                   |  32|   0|   32|          0|
    |tmp_17_i_reg_823                   |  32|   0|   32|          0|
    |tmp_18_i_reg_828                   |  32|   0|   32|          0|
    |tmp_19_i_reg_833                   |  32|   0|   32|          0|
    |tmp_20_i_reg_838                   |  32|   0|   32|          0|
    |tmp_21_i_reg_843                   |  32|   0|   32|          0|
    |trunc_ln255_reg_791                |   1|   0|    1|          0|
    |trunc_ln255_reg_791_pp0_iter2_reg  |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 829|   0|  829|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  write_out_stream_direct_Pipeline__ln231_for_each_i|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  write_out_stream_direct_Pipeline__ln231_for_each_i|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  write_out_stream_direct_Pipeline__ln231_for_each_i|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  write_out_stream_direct_Pipeline__ln231_for_each_i|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  write_out_stream_direct_Pipeline__ln231_for_each_i|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  write_out_stream_direct_Pipeline__ln231_for_each_i|  return value|
|out_stream_dout            |   in|  512|     ap_fifo|                                          out_stream|       pointer|
|out_stream_num_data_valid  |   in|    2|     ap_fifo|                                          out_stream|       pointer|
|out_stream_fifo_cap        |   in|    2|     ap_fifo|                                          out_stream|       pointer|
|out_stream_empty_n         |   in|    1|     ap_fifo|                                          out_stream|       pointer|
|out_stream_read            |  out|    1|     ap_fifo|                                          out_stream|       pointer|
|m_axi_inout2_AWVALID       |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWREADY       |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWADDR        |  out|   64|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWID          |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWLEN         |  out|   32|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWSIZE        |  out|    3|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWBURST       |  out|    2|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWLOCK        |  out|    2|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWCACHE       |  out|    4|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWPROT        |  out|    3|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWQOS         |  out|    4|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWREGION      |  out|    4|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_AWUSER        |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_WVALID        |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_WREADY        |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_WDATA         |  out|  256|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_WSTRB         |  out|   32|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_WLAST         |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_WID           |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_WUSER         |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARVALID       |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARREADY       |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARADDR        |  out|   64|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARID          |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARLEN         |  out|   32|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARSIZE        |  out|    3|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARBURST       |  out|    2|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARLOCK        |  out|    2|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARCACHE       |  out|    4|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARPROT        |  out|    3|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARQOS         |  out|    4|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARREGION      |  out|    4|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_ARUSER        |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_RVALID        |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_RREADY        |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_RDATA         |   in|  256|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_RLAST         |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_RID           |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_RFIFONUM      |   in|    9|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_RUSER         |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_RRESP         |   in|    2|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_BVALID        |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_BREADY        |  out|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_BRESP         |   in|    2|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_BID           |   in|    1|       m_axi|                                              inout2|       pointer|
|m_axi_inout2_BUSER         |   in|    1|       m_axi|                                              inout2|       pointer|
|sext_ln231                 |   in|   59|     ap_none|                                          sext_ln231|        scalar|
|iters                      |   in|   16|     ap_none|                                               iters|        scalar|
+---------------------------+-----+-----+------------+----------------------------------------------------+--------------+

