INFO: [VRFC 10-163] Analyzing VHDL file "E:/01. Engineering UOM/2. Second Semester/3. CS1050 - Computer Organization and Digital Design/2. Labs/Add_Sub_Unit_4_1/Add_Sub_Unit_4_1.srcs/sim_1/new/AddSubSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AddSubSim
