
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Tue Dec 22 11:46:00 2020
| Design       : ipsl_hmic_h_top_test
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 pll_refclk_in            20.000       {0 10}         Declared                 0           1  {pll_refclk_in}
 phy_clk                  2.500        {0 1.25}       Generated (pll_refclk_in)
                                                                              21           1  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0}
 pclk                     20.000       {0 10}         Generated (pll_refclk_in)
                                                                             160           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1}
 axi_clk0                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                             312           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2}
 axi_clk1                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                               0           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT3}
 axi_clk2                 10.000       {0 5}          Generated (pll_refclk_in)
                                                                               0           0  {u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT4}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                          5.000        {0 2.5}        Generated (phy_clk)      1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                          1000.000     {0 500}        Declared                 8           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/DQSI_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                10           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                          1000.000     {0 500}        Declared                 9           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK_DEL}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 1           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                12           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/CLK_R}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                          1000.000     {0 500}        Declared                 5           0  {u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/WCLK}
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
                          1000.000     {0 500}        Declared                 0           0  {}    
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[0]_Inferred
 Inferred_clock_group_0        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[1]_Inferred
 Inferred_clock_group_1        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[2]_Inferred
 Inferred_clock_group_2        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[3]_Inferred
 Inferred_clock_group_3        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/DQS_CLK_REGIONAL[4]_Inferred
 Inferred_clock_group_4        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[3]_Inferred
 Inferred_clock_group_5        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_6        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[4]_Inferred
 Inferred_clock_group_7        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[5]_Inferred
 Inferred_clock_group_8        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[6]_Inferred
 Inferred_clock_group_9        asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[7]_Inferred
 Inferred_clock_group_10       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[10]_Inferred
 Inferred_clock_group_11       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[11]_Inferred
 Inferred_clock_group_12       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[12]_Inferred
 Inferred_clock_group_13       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[27]_Inferred
 Inferred_clock_group_14       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
 Inferred_clock_group_15       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[28]_Inferred
 Inferred_clock_group_16       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[29]_Inferred
 Inferred_clock_group_17       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[32]_Inferred
 Inferred_clock_group_18       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[33]_Inferred
 Inferred_clock_group_19       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[34]_Inferred
 Inferred_clock_group_20       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[35]_Inferred
 Inferred_clock_group_21       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[36]_Inferred
 Inferred_clock_group_22       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
 Inferred_clock_group_23       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[2]_Inferred
 Inferred_clock_group_24       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_25       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[9]_Inferred
 Inferred_clock_group_26       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
 Inferred_clock_group_27       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
 Inferred_clock_group_28       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[17]_Inferred
 Inferred_clock_group_29       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
 Inferred_clock_group_30       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[18]_Inferred
 Inferred_clock_group_31       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[19]_Inferred
 Inferred_clock_group_32       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[20]_Inferred
 Inferred_clock_group_33       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[21]_Inferred
 Inferred_clock_group_34       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[22]_Inferred
 Inferred_clock_group_35       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[23]_Inferred
 Inferred_clock_group_36       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[24]_Inferred
 Inferred_clock_group_37       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[25]_Inferred
 Inferred_clock_group_38       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
 Inferred_clock_group_39       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
 Inferred_clock_group_40       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[31]_Inferred
 Inferred_clock_group_41       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
 Inferred_clock_group_42       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[37]_Inferred
 Inferred_clock_group_43       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
 Inferred_clock_group_44       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[40]_Inferred
 Inferred_clock_group_45       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
 Inferred_clock_group_46       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[41]_Inferred
 Inferred_clock_group_47       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[42]_Inferred
 Inferred_clock_group_48       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[43]_Inferred
 Inferred_clock_group_49       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[44]_Inferred
 Inferred_clock_group_50       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[45]_Inferred
 Inferred_clock_group_51       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[46]_Inferred
 Inferred_clock_group_52       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[47]_Inferred
 Inferred_clock_group_53       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[48]_Inferred
 Inferred_clock_group_54       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[49]_Inferred
 Inferred_clock_group_55       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[51]_Inferred
 Inferred_clock_group_56       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[52]_Inferred
 Inferred_clock_group_57       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
 Inferred_clock_group_58       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[55]_Inferred
 Inferred_clock_group_59       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
 Inferred_clock_group_60       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[56]_Inferred
 Inferred_clock_group_61       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[57]_Inferred
 Inferred_clock_group_62       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[58]_Inferred
 Inferred_clock_group_63       asynchronous               u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/IOL_CLK_SYS[59]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 phy_clk                    400.000 MHz    1360.544 MHz          2.500          0.735          1.765
 pclk                        50.000 MHz     120.540 MHz         20.000          8.296         11.704
 axi_clk0                   100.000 MHz     143.493 MHz         10.000          6.969          3.031
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      1.765       0.000              0             48
 pclk                   pclk                        11.704       0.000              0            460
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         2.864       0.000              0             10
 axi_clk0               axi_clk0                     3.031       0.000              0           1412
 pclk                   axi_clk0                     8.453       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     1.561       0.000              0              9
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      0.415       0.000              0             48
 pclk                   pclk                         0.138       0.000              0            460
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.380      -1.207              6             10
 axi_clk0               axi_clk0                     0.373       0.000              0           1412
 pclk                   axi_clk0                     0.095       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.751       0.000              0              9
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.182       0.000              0            129
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.454       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                                             0.392       0.000              0             21
 pclk                                                5.734       0.000              0            160
 axi_clk0                                            1.609       0.000              0            312
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.820       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      1.850       0.000              0             48
 pclk                   pclk                        13.240       0.000              0            460
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                         3.074       0.000              0             10
 axi_clk0               axi_clk0                     2.740       0.000              0           1412
 pclk                   axi_clk0                     8.809       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     2.199       0.000              0              9
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                phy_clk                      0.374       0.000              0             48
 pclk                   pclk                         0.163       0.000              0            460
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                        pclk                        -0.057      -0.097              3             10
 axi_clk0               axi_clk0                     0.340       0.000              0           1412
 pclk                   axi_clk0                     0.176       0.000              0              1
 pclk                   phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.670       0.000              0              9
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                        17.685       0.000              0            129
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 pclk                   pclk                         0.423       0.000              0            129
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 phy_clk                                             0.386       0.000              0             21
 pclk                                                5.971       0.000              0            160
 axi_clk0                                            1.712       0.000              0            312
 phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
                                                     0.844       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred
                                                   499.146       0.000              0              8
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred
                                                   499.272       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred
                                                   499.272       0.000              0             10
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred
                                                   499.146       0.000              0              9
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred
                                                   499.146       0.000              0              1
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred
                                                   499.272       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred
                                                   499.146       0.000              0             12
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred
                                                   499.272       0.000              0              5
 u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred
                                                   499.146       0.000              0              5
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.448
  Launch Clock Delay      :  6.485
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.464       6.949 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       6.949         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   6.949         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       3.528 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.622 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       6.751         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.210 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.624         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.884 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.036       8.984                          
 clock uncertainty                                      -0.150       8.834                          

 Setup time                                             -0.120       8.714                          

 Data required time                                                  8.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.714                          
 Data arrival time                                                  -6.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.448
  Launch Clock Delay      :  6.485
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.464       6.949 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       6.949         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   6.949         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       3.528 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.622 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       6.751         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.210 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.624         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.884 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.036       8.984                          
 clock uncertainty                                      -0.150       8.834                          

 Setup time                                             -0.120       8.714                          

 Data required time                                                  8.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.714                          
 Data arrival time                                                  -6.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.448
  Launch Clock Delay      :  6.485
  Clock Pessimism Removal :  1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.065       6.485         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.464       6.949 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       6.949         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   6.949         Logic Levels: 0  
                                                                                   Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       3.528 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.528         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       3.622 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       6.751         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       7.210 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       7.624         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       7.884 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.064       7.948         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         1.036       8.984                          
 clock uncertainty                                      -0.150       8.834                          

 Setup time                                             -0.120       8.714                          

 Data required time                                                  8.714                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.714                          
 Data arrival time                                                  -6.949                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.765                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.508
  Launch Clock Delay      :  5.437
  Clock Pessimism Removal :  -1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.437         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.376       5.813 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.813         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.813         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.508         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.036       5.472                          
 clock uncertainty                                       0.000       5.472                          

 Hold time                                              -0.074       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.508
  Launch Clock Delay      :  5.437
  Clock Pessimism Removal :  -1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.437         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.376       5.813 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.813         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.813         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.508         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.036       5.472                          
 clock uncertainty                                       0.000       5.472                          

 Hold time                                              -0.074       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.508
  Launch Clock Delay      :  5.437
  Clock Pessimism Removal :  -1.036

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       4.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414       5.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260       5.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.053       5.437         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.376       5.813 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.813         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.813         Logic Levels: 0  
                                                                                   Logic: 0.376ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.088       6.508         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -1.036       5.472                          
 clock uncertainty                                       0.000       5.472                          

 Hold time                                              -0.074       5.398                          

 Data required time                                                  5.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.398                          
 Data arrival time                                                  -5.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.672
  Launch Clock Delay      :  7.928
  Clock Pessimism Removal :  1.212

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.928         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_82_93/Q1                     tco                   0.261       8.189 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       0.998       9.187         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]
 CLMA_70_81/Y3                     td                    0.169       9.356 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.471       9.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_78_84/Y0                     td                    0.164       9.991 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.379      10.370         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_85/Y0                     td                    0.164      10.534 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.882      11.416         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMA_98_100/Y0                    td                    0.383      11.799 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        2.439      14.238         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  14.238         Logic Levels: 4  
                                                                                   Logic: 1.141ns(18.082%), Route: 5.169ns(81.918%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.672         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.212      27.884                          
 clock uncertainty                                      -0.150      27.734                          

 Setup time                                             -1.792      25.942                          

 Data required time                                                 25.942                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.942                          
 Data arrival time                                                 -14.238                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.704                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.672
  Launch Clock Delay      :  7.928
  Clock Pessimism Removal :  1.212

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.928         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_82_93/Q1                     tco                   0.261       8.189 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       0.998       9.187         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]
 CLMA_70_81/Y3                     td                    0.169       9.356 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.471       9.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_78_84/Y0                     td                    0.164       9.991 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.379      10.370         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_85/Y0                     td                    0.164      10.534 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       1.035      11.569         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMS_102_97/Y0                    td                    0.214      11.783 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        2.409      14.192         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  14.192         Logic Levels: 4  
                                                                                   Logic: 0.972ns(15.517%), Route: 5.292ns(84.483%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.672         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.212      27.884                          
 clock uncertainty                                      -0.150      27.734                          

 Setup time                                             -1.805      25.929                          

 Data required time                                                 25.929                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.929                          
 Data arrival time                                                 -14.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.044  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.672
  Launch Clock Delay      :  7.928
  Clock Pessimism Removal :  1.212

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.842       7.928         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_82_93/Q1                     tco                   0.261       8.189 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       0.998       9.187         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]
 CLMA_70_81/Y3                     td                    0.169       9.356 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.471       9.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_78_84/Y0                     td                    0.164       9.991 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.379      10.370         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_85/Y0                     td                    0.164      10.534 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       1.013      11.547         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMS_102_77/Y0                    td                    0.214      11.761 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[7]/gateop_perm/Z
                                   net (fanout=1)        2.190      13.951         u_ipsl_hmic_h_top/ddrc_paddr [7]
 HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[7]

 Data arrival time                                                  13.951         Logic Levels: 4  
                                                                                   Logic: 0.972ns(16.138%), Route: 5.051ns(83.862%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.572      26.672         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         1.212      27.884                          
 clock uncertainty                                      -0.150      27.734                          

 Setup time                                             -2.033      25.701                          

 Data required time                                                 25.701                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.701                          
 Data arrival time                                                 -13.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.750                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.939
  Launch Clock Delay      :  6.670
  Clock Pessimism Removal :  -0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.570       6.670         ntclkbufg_0      
 CLMS_38_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMS_38_129/Q1                    tco                   0.223       6.893 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.114       7.007         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5
 CLMA_38_120/B4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.007         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.939         ntclkbufg_0      
 CLMA_38_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.986       6.953                          
 clock uncertainty                                       0.000       6.953                          

 Hold time                                              -0.084       6.869                          

 Data required time                                                  6.869                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.869                          
 Data arrival time                                                  -7.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.934
  Launch Clock Delay      :  6.675
  Clock Pessimism Removal :  -0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.575       6.675         ntclkbufg_0      
 CLMA_38_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_38_120/Q0                    tco                   0.223       6.898 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.253       7.151         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
 CLMS_38_129/M1                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D

 Data arrival time                                                   7.151         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.849%), Route: 0.253ns(53.151%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.848       7.934         ntclkbufg_0      
 CLMS_38_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/CLK
 clock pessimism                                        -0.986       6.948                          
 clock uncertainty                                       0.000       6.948                          

 Hold time                                              -0.016       6.932                          

 Data required time                                                  6.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.932                          
 Data arrival time                                                  -7.151                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.288  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.939
  Launch Clock Delay      :  6.665
  Clock Pessimism Removal :  -0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.565       6.665         ntclkbufg_0      
 CLMA_38_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK

 CLMA_38_132/Q2                    tco                   0.223       6.888 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/Q
                                   net (fanout=2)        0.220       7.108         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [1]
 CLMA_38_120/D4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.108         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.339%), Route: 0.220ns(49.661%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.939         ntclkbufg_0      
 CLMA_38_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.986       6.953                          
 clock uncertainty                                       0.000       6.953                          

 Hold time                                              -0.083       6.870                          

 Data required time                                                  6.870                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.870                          
 Data arrival time                                                  -7.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.238                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.679
  Launch Clock Delay      :  6.420
  Clock Pessimism Removal :  0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      16.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782      20.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.420         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.420         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.824 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.014      23.838         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_116/Y1                    td                    0.169      24.007 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.216      24.223         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_117/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.223         Logic Levels: 1  
                                                                                   Logic: 1.573ns(56.118%), Route: 1.230ns(43.882%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.579      26.679         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.835      27.514                          
 clock uncertainty                                      -0.150      27.364                          

 Setup time                                             -0.277      27.087                          

 Data required time                                                 27.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.087                          
 Data arrival time                                                 -24.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.679
  Launch Clock Delay      :  6.420
  Clock Pessimism Removal :  0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      16.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782      20.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.420         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.420         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.824 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.014      23.838         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_116/Y1                    td                    0.169      24.007 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.216      24.223         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_117/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.223         Logic Levels: 1  
                                                                                   Logic: 1.573ns(56.118%), Route: 1.230ns(43.882%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.579      26.679         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.835      27.514                          
 clock uncertainty                                      -0.150      27.364                          

 Setup time                                             -0.277      27.087                          

 Data required time                                                 27.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.087                          
 Data arrival time                                                 -24.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    1.094  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.679
  Launch Clock Delay      :  6.420
  Clock Pessimism Removal :  0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      16.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      16.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      16.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782      20.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541      20.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487      21.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306      21.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      21.420         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      21.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      21.420         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.404      22.824 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        1.014      23.838         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_116/Y1                    td                    0.169      24.007 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.216      24.223         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_117/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  24.223         Logic Levels: 1  
                                                                                   Logic: 1.573ns(56.118%), Route: 1.230ns(43.882%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.579      26.679         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.835      27.514                          
 clock uncertainty                                      -0.150      27.364                          

 Setup time                                             -0.277      27.087                          

 Data required time                                                 27.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.087                          
 Data arrival time                                                 -24.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.864                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.689  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.908
  Launch Clock Delay      :  5.384
  Clock Pessimism Removal :  -0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.384         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.384         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.092      26.476 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.351      26.827         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_88/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.827         Logic Levels: 0  
                                                                                   Logic: 1.092ns(75.676%), Route: 0.351ns(24.324%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      21.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782      25.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523      25.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      26.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.822      27.908         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.835      27.073                          
 clock uncertainty                                       0.150      27.223                          

 Hold time                                              -0.016      27.207                          

 Data required time                                                 27.207                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.207                          
 Data arrival time                                                 -26.827                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.380                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.699  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.918
  Launch Clock Delay      :  5.384
  Clock Pessimism Removal :  -0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.384         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.384         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.414 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.421      26.835         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_96/C4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.835         Logic Levels: 0  
                                                                                   Logic: 1.030ns(70.986%), Route: 0.421ns(29.014%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      21.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782      25.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523      25.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      26.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832      27.918         ntclkbufg_0      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.835      27.083                          
 clock uncertainty                                       0.150      27.233                          

 Hold time                                              -0.082      27.151                          

 Data required time                                                 27.151                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.151                          
 Data arrival time                                                 -26.835                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.691  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.910
  Launch Clock Delay      :  5.384
  Clock Pessimism Removal :  -0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459      24.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      25.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      25.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      25.384         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      25.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      25.384         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   1.030      26.414 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.418      26.832         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_92/B4                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/L4

 Data arrival time                                                  26.832         Logic Levels: 0  
                                                                                   Logic: 1.030ns(71.133%), Route: 0.418ns(28.867%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100      21.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111      21.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782      25.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523      25.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477      26.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      26.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.824      27.910         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.835      27.075                          
 clock uncertainty                                       0.150      27.225                          

 Hold time                                              -0.084      27.141                          

 Data required time                                                 27.141                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.141                          
 Data arrival time                                                 -26.832                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.309                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.251  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.645
  Launch Clock Delay      :  7.882
  Clock Pessimism Removal :  0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.612 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.089         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.793       7.882         ntclkbufg_1      
 CLMA_46_72/CLK                                                            r       u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/CLK

 CLMA_46_72/Q2                     tco                   0.261       8.143 r       u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=9)        1.697       9.840         axi_awvalid      
 HMEMC_16_1/SRB_IOL57_LRS                                                  r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   9.840         Logic Levels: 0  
                                                                                   Logic: 0.261ns(13.330%), Route: 1.697ns(86.670%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      11.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      14.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447      14.698 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.103         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      15.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.542      16.645         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.986      17.631                          
 clock uncertainty                                      -0.150      17.481                          

 Setup time                                             -4.610      12.871                          

 Data required time                                                 12.871                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.871                          
 Data arrival time                                                  -9.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.031                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.285  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.645
  Launch Clock Delay      :  7.916
  Clock Pessimism Removal :  0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.612 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.089         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.827       7.916         ntclkbufg_1      
 CLMA_58_92/CLK                                                            r       u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_58_92/Q0                     tco                   0.261       8.177 r       u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.226       9.403         axi_wvalid       
 HMEMC_16_1/SRB_IOL49_IODLY_CTRL[2]
                                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0

 Data arrival time                                                   9.403         Logic Levels: 0  
                                                                                   Logic: 0.261ns(17.552%), Route: 1.226ns(82.448%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      11.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      14.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447      14.698 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.103         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      15.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.542      16.645         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.986      17.631                          
 clock uncertainty                                      -0.150      17.481                          

 Setup time                                             -4.629      12.852                          

 Data required time                                                 12.852                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.852                          
 Data arrival time                                                  -9.403                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.449                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.291  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.645
  Launch Clock Delay      :  7.922
  Clock Pessimism Removal :  0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.612 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.089         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.833       7.922         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_104/Q2                    tco                   0.261       8.183 r       u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        1.013       9.196         axi_arvalid      
 HMEMC_16_1/SRB_IOL46_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0

 Data arrival time                                                   9.196         Logic Levels: 0  
                                                                                   Logic: 0.261ns(20.487%), Route: 1.013ns(79.513%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      11.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      14.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447      14.698 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.103         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      15.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.542      16.645         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.986      17.631                          
 clock uncertainty                                      -0.150      17.481                          

 Setup time                                             -4.567      12.914                          

 Data required time                                                 12.914                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.914                          
 Data arrival time                                                  -9.196                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.718                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.928
  Launch Clock Delay      :  6.664
  Clock Pessimism Removal :  -1.264

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447       4.698 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.103         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       5.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.561       6.664         ntclkbufg_1      
 CLMA_54_104/CLK                                                           r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK

 CLMA_54_104/Q1                    tco                   0.224       6.888 r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/Q
                                   net (fanout=1)        0.137       7.025         u_test_main_ctrl/ddrc_init_done_d0
 CLMA_54_104/M0                                                            r       u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/D

 Data arrival time                                                   7.025         Logic Levels: 0  
                                                                                   Logic: 0.224ns(62.050%), Route: 0.137ns(37.950%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.612 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.089         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.839       7.928         ntclkbufg_1      
 CLMA_54_104/CLK                                                           r       u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/CLK
 clock pessimism                                        -1.264       6.664                          
 clock uncertainty                                       0.000       6.664                          

 Hold time                                              -0.012       6.652                          

 Data required time                                                  6.652                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.652                          
 Data arrival time                                                  -7.025                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.373                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_main_ctrl/I_prbs31_128bit/latch_y[18]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.023  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.902
  Launch Clock Delay      :  6.648
  Clock Pessimism Removal :  -1.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447       4.698 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.103         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       5.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.545       6.648         ntclkbufg_1      
 CLMS_38_97/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_97/Q1                     tco                   0.223       6.871 f       u_test_main_ctrl/I_prbs31_128bit/latch_y[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.114       6.985         u_test_main_ctrl/I_prbs31_128bit/dout [1]
 CLMS_38_89/B4                                                             f       u_test_main_ctrl/I_prbs31_128bit/latch_y[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.985         Logic Levels: 0  
                                                                                   Logic: 0.223ns(66.172%), Route: 0.114ns(33.828%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.612 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.089         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.813       7.902         ntclkbufg_1      
 CLMS_38_89/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.231       6.671                          
 clock uncertainty                                       0.000       6.671                          

 Hold time                                              -0.084       6.587                          

 Data required time                                                  6.587                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.587                          
 Data arrival time                                                  -6.985                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_main_ctrl/I_prbs31_128bit/latch_y[29]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.904
  Launch Clock Delay      :  6.640
  Clock Pessimism Removal :  -1.231

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447       4.698 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405       5.103         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       5.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.537       6.640         ntclkbufg_1      
 CLMA_42_93/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_93/Q1                     tco                   0.223       6.863 f       u_test_main_ctrl/I_prbs31_128bit/latch_y[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.144       7.007         u_test_main_ctrl/I_prbs31_128bit/dout [12]
 CLMA_42_92/D4                                                             f       u_test_main_ctrl/I_prbs31_128bit/latch_y[29]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   7.007         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.612 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.089         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.815       7.904         ntclkbufg_1      
 CLMA_42_92/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -1.231       6.673                          
 clock uncertainty                                       0.000       6.673                          

 Hold time                                              -0.083       6.590                          

 Data required time                                                  6.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.590                          
 Data arrival time                                                  -7.007                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.417                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.396  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.664
  Launch Clock Delay      :  7.895
  Clock Pessimism Removal :  0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.809       7.895         ntclkbufg_0      
 CLMA_54_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_54_80/Q1                     tco                   0.261       8.156 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        0.673       8.829         nt_ddr_init_done 
 CLMA_54_104/M2                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D

 Data arrival time                                                   8.829         Logic Levels: 0  
                                                                                   Logic: 0.261ns(27.944%), Route: 0.673ns(72.056%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      11.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      11.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      14.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.447      14.698 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.405      15.103         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      15.103 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.561      16.664         ntclkbufg_1      
 CLMA_54_104/CLK                                                           r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
 clock pessimism                                         0.835      17.499                          
 clock uncertainty                                      -0.150      17.349                          

 Setup time                                             -0.067      17.282                          

 Data required time                                                 17.282                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.282                          
 Data arrival time                                                  -8.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.453                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.462  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.928
  Launch Clock Delay      :  6.631
  Clock Pessimism Removal :  -0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.531       6.631         ntclkbufg_0      
 CLMA_54_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_54_80/Q1                     tco                   0.223       6.854 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        0.468       7.322         nt_ddr_init_done 
 CLMA_54_104/M2                                                            f       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D

 Data arrival time                                                   7.322         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.272%), Route: 0.468ns(67.728%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.612 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.089         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.839       7.928         ntclkbufg_1      
 CLMA_54_104/CLK                                                           r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
 clock pessimism                                        -0.835       7.093                          
 clock uncertainty                                       0.150       7.243                          

 Hold time                                              -0.016       7.227                          

 Data required time                                                  7.227                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.227                          
 Data arrival time                                                  -7.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.095                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.696  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.384
  Launch Clock Delay      :  7.915
  Clock Pessimism Removal :  0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.829       7.915         ntclkbufg_0      
 CLMA_30_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_96/Q1                     tco                   0.261       8.176 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.768       8.944         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   8.944         Logic Levels: 0  
                                                                                   Logic: 0.261ns(25.364%), Route: 0.768ns(74.636%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       6.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       6.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       9.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      10.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.384         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.384         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.835      11.219                          
 clock uncertainty                                      -0.150      11.069                          

 Setup time                                             -0.564      10.505                          

 Data required time                                                 10.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.505                          
 Data arrival time                                                  -8.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.561                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.704  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.384
  Launch Clock Delay      :  7.923
  Clock Pessimism Removal :  0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.837       7.923         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_101/Q1                    tco                   0.261       8.184 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.616       8.800         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   8.800         Logic Levels: 0  
                                                                                   Logic: 0.261ns(29.761%), Route: 0.616ns(70.239%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       6.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       6.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       9.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      10.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.384         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.384         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.835      11.219                          
 clock uncertainty                                      -0.150      11.069                          

 Setup time                                             -0.568      10.501                          

 Data required time                                                 10.501                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.501                          
 Data arrival time                                                  -8.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.701                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.699  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.384
  Launch Clock Delay      :  7.918
  Clock Pessimism Removal :  0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.832       7.918         ntclkbufg_0      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.261       8.179 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.262       8.441         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_96/Y0                     td                    0.214       8.655 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.605       9.260         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   9.260         Logic Levels: 1  
                                                                                   Logic: 0.475ns(35.395%), Route: 0.867ns(64.605%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       6.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       6.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       9.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.459       9.710 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.414      10.124         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.260      10.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      10.384         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      10.384 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      10.384         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.835      11.219                          
 clock uncertainty                                      -0.150      11.069                          

 Setup time                                              0.031      11.100                          

 Data required time                                                 11.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.100                          
 Data arrival time                                                  -9.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.840                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.049  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.420
  Launch Clock Delay      :  6.634
  Clock Pessimism Removal :  -0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.534       6.634         ntclkbufg_0      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.223       6.857 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.288       7.145         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   7.145         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.640%), Route: 0.288ns(56.360%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.420         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.420         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.835       5.585                          
 clock uncertainty                                       0.150       5.735                          

 Hold time                                               0.659       6.394                          

 Data required time                                                  6.394                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.394                          
 Data arrival time                                                  -7.145                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.751                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.420
  Launch Clock Delay      :  6.646
  Clock Pessimism Removal :  -0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.546       6.646         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/CLK

 CLMA_30_92/Q1                     tco                   0.223       6.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.326       7.195         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   7.195         Logic Levels: 0  
                                                                                   Logic: 0.223ns(40.619%), Route: 0.326ns(59.381%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.420         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.420         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.835       5.585                          
 clock uncertainty                                       0.150       5.735                          

 Hold time                                               0.681       6.416                          

 Data required time                                                  6.416                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.416                          
 Data arrival time                                                  -7.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.779                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -1.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.420
  Launch Clock Delay      :  6.654
  Clock Pessimism Removal :  -0.835

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.554       6.654         ntclkbufg_0      
 CLMS_26_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q2                     tco                   0.223       6.877 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.413       7.290         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   7.290         Logic Levels: 0  
                                                                                   Logic: 0.223ns(35.063%), Route: 0.413ns(64.937%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.541       5.627 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.487       6.114         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.306       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       6.420         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       6.420 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       6.420         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.835       5.585                          
 clock uncertainty                                       0.150       5.735                          

 Hold time                                               0.651       6.386                          

 Data required time                                                  6.386                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.386                          
 Data arrival time                                                  -7.290                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.904                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.310  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.643
  Launch Clock Delay      :  7.939
  Clock Pessimism Removal :  0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.939         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.261       8.200 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.820      10.020         u_ipsl_hmic_h_top/global_reset_n
 CLMA_70_81/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                  10.020         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.542%), Route: 1.820ns(87.458%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.543      26.643         ntclkbufg_0      
 CLMA_70_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.986      27.629                          
 clock uncertainty                                      -0.150      27.479                          

 Recovery time                                          -0.277      27.202                          

 Data required time                                                 27.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.202                          
 Data arrival time                                                 -10.020                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.182                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.611
  Launch Clock Delay      :  7.939
  Clock Pessimism Removal :  0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.939         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.261       8.200 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.766       9.966         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_56/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS

 Data arrival time                                                   9.966         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.876%), Route: 1.766ns(87.124%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511      26.611         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.986      27.597                          
 clock uncertainty                                      -0.150      27.447                          

 Recovery time                                          -0.277      27.170                          

 Data required time                                                 27.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.170                          
 Data arrival time                                                  -9.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.611
  Launch Clock Delay      :  7.939
  Clock Pessimism Removal :  0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.853       7.939         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.261       8.200 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.766       9.966         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_56/RS                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/RS

 Data arrival time                                                   9.966         Logic Levels: 0  
                                                                                   Logic: 0.261ns(12.876%), Route: 1.766ns(87.124%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935      21.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094      21.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129      24.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444      24.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405      25.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      25.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.511      26.611         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.986      27.597                          
 clock uncertainty                                      -0.150      27.447                          

 Recovery time                                          -0.277      27.170                          

 Data required time                                                 27.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.170                          
 Data arrival time                                                  -9.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.204                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.945
  Launch Clock Delay      :  6.675
  Clock Pessimism Removal :  -0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.575       6.675         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.223       6.898 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.411       7.309         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_117/RSCO                  td                    0.104       7.413 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.413         _N115            
 CLMA_30_121/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.413         Logic Levels: 1  
                                                                                   Logic: 0.327ns(44.309%), Route: 0.411ns(55.691%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.859       7.945         ntclkbufg_0      
 CLMA_30_121/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.986       6.959                          
 clock uncertainty                                       0.000       6.959                          

 Removal time                                            0.000       6.959                          

 Data required time                                                  6.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.959                          
 Data arrival time                                                  -7.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.945
  Launch Clock Delay      :  6.675
  Clock Pessimism Removal :  -0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.575       6.675         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.223       6.898 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.411       7.309         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_116/RSCO                  td                    0.104       7.413 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dll_req/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       7.413         _N89             
 CLMA_30_120/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   7.413         Logic Levels: 1  
                                                                                   Logic: 0.327ns(44.309%), Route: 0.411ns(55.691%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.859       7.945         ntclkbufg_0      
 CLMA_30_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_iorst_req/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.986       6.959                          
 clock uncertainty                                       0.000       6.959                          

 Removal time                                            0.000       6.959                          

 Data required time                                                  6.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.959                          
 Data arrival time                                                  -7.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.945
  Launch Clock Delay      :  6.675
  Clock Pessimism Removal :  -0.986

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.935       1.028 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.094       1.122 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.129       4.251         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.444       4.695 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.405       5.100         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       5.100 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.575       6.675         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.223       6.898 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.411       7.309         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_117/RSCO                  td                    0.104       7.413 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       7.413         _N115            
 CLMA_30_121/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   7.413         Logic Levels: 1  
                                                                                   Logic: 0.327ns(44.309%), Route: 0.411ns(55.691%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.859       7.945         ntclkbufg_0      
 CLMA_30_121/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[5]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.986       6.959                          
 clock uncertainty                                       0.000       6.959                          

 Removal time                                            0.000       6.959                          

 Data required time                                                  6.959                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.959                          
 Data arrival time                                                  -7.413                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : clk_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : clk_led (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.526       5.612 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.477       6.089         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       6.089 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.831       7.920         ntclkbufg_1      
 CLMA_70_157/CLK                                                           r       clk_led/opit_0_inv_L5Q_perm/CLK

 CLMA_70_157/Q0                    tco                   0.258       8.178 f       clk_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.165      10.343         nt_clk_led       
 IOL_151_101/DO                    td                    0.122      10.465 f       clk_led_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.465         clk_led_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.788      13.253 f       clk_led_obuf/opit_0/O
                                   net (fanout=1)        0.164      13.417         clk_led          
 V11                                                                       f       clk_led (port)   

 Data arrival time                                                  13.417         Logic Levels: 2  
                                                                                   Logic: 3.168ns(57.631%), Route: 2.329ns(42.369%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.848       7.934         ntclkbufg_0      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q0                    tco                   0.258       8.192 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.909      10.101         nt_ddrphy_rst_done
 IOL_151_102/DO                    td                    0.122      10.223 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.223         ddrphy_rst_done_obuf/ntO
 IOBD_152_102/PAD                  td                    2.788      13.011 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.157      13.168         ddrphy_rst_done  
 U11                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  13.168         Logic Levels: 2  
                                                                                   Logic: 3.168ns(60.527%), Route: 2.066ns(39.473%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    1.100       1.193 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.111       1.304 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.782       5.086         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.523       5.609 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.477       6.086         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       6.086 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.809       7.895         ntclkbufg_0      
 CLMA_54_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_54_80/Q1                     tco                   0.258       8.153 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        1.936      10.089         nt_ddr_init_done 
 IOL_151_113/DO                    td                    0.122      10.211 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000      10.211         ddr_init_done_obuf/ntO
 IOBS_152_113/PAD                  td                    2.788      12.999 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.168      13.167         ddr_init_done    
 V10                                                                       f       ddr_init_done (port)

 Data arrival time                                                  13.167         Logic Levels: 2  
                                                                                   Logic: 3.168ns(60.091%), Route: 2.104ns(39.909%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.493       0.527 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.527         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.527         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.548%), Route: 0.034ns(6.452%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.493       0.528 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.528         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.528         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.371%), Route: 0.035ns(6.629%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.493       0.529 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.529         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.529         Logic Levels: 1  
                                                                                   Logic: 0.493ns(93.195%), Route: 0.036ns(6.805%)
====================================================================================================

{phy_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.392       1.245           0.853           Low Pulse Width   DQSL_6_176/CLK_IO       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.392       1.245           0.853           Low Pulse Width   DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.392       1.245           0.853           Low Pulse Width   DQSL_6_96/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/opit_0/IOCLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.734       9.984           4.250           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 5.744       9.994           4.250           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.364       9.984           0.620           High Pulse Width  CLMS_26_105/CLK         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_now[1]/opit_0_inv/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.609       4.984           3.375           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.619       4.994           3.375           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 4.364       4.984           0.620           High Pulse Width  CLMS_38_81/CLK          u_test_wr_ctrl/axi_awaddr[20]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.820       2.500           1.680           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.820       2.500           1.680           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  5.262
  Clock Pessimism Removal :  0.571

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.262         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.436       5.698 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.698         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.698         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       3.374 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       3.445 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       6.205         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.555 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.919         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.132 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.192         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.571       7.763                          
 clock uncertainty                                      -0.150       7.613                          

 Setup time                                             -0.065       7.548                          

 Data required time                                                  7.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.548                          
 Data arrival time                                                  -5.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  5.262
  Clock Pessimism Removal :  0.571

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.262         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.436       5.698 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.698         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.698         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       3.374 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       3.445 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       6.205         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.555 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.919         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.132 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.192         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.571       7.763                          
 clock uncertainty                                      -0.150       7.613                          

 Setup time                                             -0.065       7.548                          

 Data required time                                                  7.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.548                          
 Data arrival time                                                  -5.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.692
  Launch Clock Delay      :  5.262
  Clock Pessimism Removal :  0.571

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.059       5.262         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.436       5.698 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.698         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.698         Logic Levels: 0  
                                                                                   Logic: 0.436ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             2.500       2.500 r                        
 B5                                                      0.000       2.500 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       2.593         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       3.374 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.374         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       3.445 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       6.205         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       6.555 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       6.919         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       7.132 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.060       7.192         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                         0.571       7.763                          
 clock uncertainty                                      -0.150       7.613                          

 Setup time                                             -0.065       7.548                          

 Data required time                                                  7.548                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.548                          
 Data arrival time                                                  -5.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.850                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.283
  Launch Clock Delay      :  4.682
  Clock Pessimism Removal :  -0.571

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.682         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[0]          tco                   0.361       5.043 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       5.043         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [0]
 IOL_7_10/IFIFO_RADDR[0]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

 Data arrival time                                                   5.043         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.283         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.571       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.043       4.669                          

 Data required time                                                  4.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.669                          
 Data arrival time                                                  -5.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.283
  Launch Clock Delay      :  4.682
  Clock Pessimism Removal :  -0.571

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.682         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[1]          tco                   0.361       5.043 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       5.043         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [1]
 IOL_7_10/IFIFO_RADDR[1]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

 Data arrival time                                                   5.043         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.283         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.571       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.043       4.669                          

 Data required time                                                  4.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.669                          
 Data arrival time                                                  -5.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.283
  Launch Clock Delay      :  4.682
  Clock Pessimism Removal :  -0.571

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       4.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       4.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       4.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.050       4.682         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 DQSL_6_24/CLK_IO                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK

 DQSL_6_24/IFIFO_RADDR[2]          tco                   0.361       5.043 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       5.043         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ififo_rpoint_0 [2]
 IOL_7_10/IFIFO_RADDR[2]                                                   r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

 Data arrival time                                                   5.043         Logic Levels: 0  
                                                                                   Logic: 0.361ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk (rising edge)                             0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.080       5.283         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOL_7_10/CLK_IO                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
 clock pessimism                                        -0.571       4.712                          
 clock uncertainty                                       0.000       4.712                          

 Hold time                                              -0.043       4.669                          

 Data required time                                                  4.669                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.669                          
 Data arrival time                                                  -5.043                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.374                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.672
  Launch Clock Delay      :  6.395
  Clock Pessimism Removal :  0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       6.395         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_82_93/Q1                     tco                   0.209       6.604 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       0.734       7.338         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]
 CLMA_70_81/Y3                     td                    0.135       7.473 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.397       7.870         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_78_84/Y0                     td                    0.131       8.001 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.303       8.304         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_85/Y0                     td                    0.131       8.435 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.865       9.300         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMS_102_97/Y0                    td                    0.192       9.492 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[9]/gateop_perm/Z
                                   net (fanout=1)        2.231      11.723         u_ipsl_hmic_h_top/ddrc_paddr [9]
 HMEMC_16_1/SRB_IOL4_MIPI_SW_DYN_I                                         f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[9]

 Data arrival time                                                  11.723         Logic Levels: 4  
                                                                                   Logic: 0.798ns(14.977%), Route: 4.530ns(85.023%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.672         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.689      26.361                          
 clock uncertainty                                      -0.150      26.211                          

 Setup time                                             -1.248      24.963                          

 Data required time                                                 24.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.963                          
 Data arrival time                                                 -11.723                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.672
  Launch Clock Delay      :  6.395
  Clock Pessimism Removal :  0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       6.395         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_82_93/Q1                     tco                   0.209       6.604 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       0.734       7.338         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]
 CLMA_70_81/Y3                     td                    0.135       7.473 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.397       7.870         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_78_84/Y0                     td                    0.131       8.001 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.303       8.304         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_85/Y0                     td                    0.131       8.435 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.750       9.185         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMA_98_100/Y0                    td                    0.281       9.466 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[6]/gateop_perm/Z
                                   net (fanout=1)        2.232      11.698         u_ipsl_hmic_h_top/ddrc_paddr [6]
 HMEMC_16_1/SRB_IOL4_TX_DATA[3]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[6]

 Data arrival time                                                  11.698         Logic Levels: 4  
                                                                                   Logic: 0.887ns(16.726%), Route: 4.416ns(83.274%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.672         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.689      26.361                          
 clock uncertainty                                      -0.150      26.211                          

 Setup time                                             -1.248      24.963                          

 Data required time                                                 24.963                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.963                          
 Data arrival time                                                 -11.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.034  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.672
  Launch Clock Delay      :  6.395
  Clock Pessimism Removal :  0.689

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       6.395         ntclkbufg_0      
 CLMA_82_93/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/CLK

 CLMA_82_93/Q1                     tco                   0.209       6.604 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt[5]/opit_0_inv_A2Q21/Q1
                                   net (fanout=86)       0.734       7.338         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/cnt [5]
 CLMA_70_81/Y3                     td                    0.135       7.473 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_6/gateop_perm/Z
                                   net (fanout=4)        0.397       7.870         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1863
 CLMA_78_84/Y0                     td                    0.131       8.001 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287_7/gateop_perm/Z
                                   net (fanout=6)        0.303       8.304         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N287
 CLMA_70_85/Y0                     td                    0.131       8.435 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N380_4/gateop_perm/Z
                                   net (fanout=40)       0.868       9.303         u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/_N1420
 CLMA_102_88/Y0                    td                    0.139       9.442 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/N81_7[5]/gateop_perm/Z
                                   net (fanout=1)        2.089      11.531         u_ipsl_hmic_h_top/ddrc_paddr [5]
 HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PADDR[5]

 Data arrival time                                                  11.531         Logic Levels: 4  
                                                                                   Logic: 0.745ns(14.505%), Route: 4.391ns(85.495%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308      25.672         ntclkbufg_0      
 HMEMC_16_1/SRB_IOL4_CLK_SYS                                               r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 clock pessimism                                         0.689      26.361                          
 clock uncertainty                                      -0.150      26.211                          

 Setup time                                             -1.245      24.966                          

 Data required time                                                 24.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.966                          
 Data arrival time                                                 -11.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.435                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.400
  Launch Clock Delay      :  5.668
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.304       5.668         ntclkbufg_0      
 CLMS_38_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMS_38_129/Q1                    tco                   0.197       5.865 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.110       5.975         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_5
 CLMA_38_120/B4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.975         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505       6.400         ntclkbufg_0      
 CLMA_38_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_6/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.531       5.869                          
 clock uncertainty                                       0.000       5.869                          

 Hold time                                              -0.057       5.812                          

 Data required time                                                  5.812                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.812                          
 Data arrival time                                                  -5.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.163                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.395
  Launch Clock Delay      :  5.672
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308       5.672         ntclkbufg_0      
 CLMA_38_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/CLK

 CLMA_38_120/Q0                    tco                   0.198       5.870 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.248       6.118         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_0
 CLMS_38_129/M1                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/D

 Data arrival time                                                   6.118         Logic Levels: 0  
                                                                                   Logic: 0.198ns(44.395%), Route: 0.248ns(55.605%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       6.395         ntclkbufg_0      
 CLMS_38_129/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_1/opit_0_inv/CLK
 clock pessimism                                        -0.531       5.864                          
 clock uncertainty                                       0.000       5.864                          

 Hold time                                              -0.003       5.861                          

 Data required time                                                  5.861                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.861                          
 Data arrival time                                                  -6.118                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.206  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.400
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.299       5.663         ntclkbufg_0      
 CLMA_38_132/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/CLK

 CLMA_38_132/Q2                    tco                   0.197       5.860 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d[1]/opit_0_inv/Q
                                   net (fanout=2)        0.211       6.071         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/dll_lock_d [1]
 CLMA_38_120/D4                                                            f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   6.071         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.284%), Route: 0.211ns(51.716%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505       6.400         ntclkbufg_0      
 CLMA_38_120/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/state_4/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.531       5.869                          
 clock uncertainty                                       0.000       5.869                          

 Hold time                                              -0.056       5.813                          

 Data required time                                                  5.813                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.813                          
 Data arrival time                                                  -6.071                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.907  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      15.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      16.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065      19.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      20.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.203         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.203         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.494 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.836      22.330         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_116/Y1                    td                    0.135      22.465 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.198      22.663         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_117/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.663         Logic Levels: 1  
                                                                                   Logic: 1.426ns(57.967%), Route: 1.034ns(42.033%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.314      25.678         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_3/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.432      26.110                          
 clock uncertainty                                      -0.150      25.960                          

 Setup time                                             -0.223      25.737                          

 Data required time                                                 25.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.737                          
 Data arrival time                                                 -22.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.907  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      15.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      16.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065      19.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      20.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.203         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.203         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.494 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.836      22.330         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_116/Y1                    td                    0.135      22.465 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.198      22.663         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_117/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.663         Logic Levels: 1  
                                                                                   Logic: 1.426ns(57.967%), Route: 1.034ns(42.033%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.314      25.678         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.432      26.110                          
 clock uncertainty                                      -0.150      25.960                          

 Setup time                                             -0.223      25.737                          

 Data required time                                                 25.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.737                          
 Data arrival time                                                 -22.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE
Path Group  : pclk
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.907  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.678
  Launch Clock Delay      :  5.203
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        15.000      15.000 r                        
 B5                                                      0.000      15.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      15.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      15.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      15.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      16.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065      19.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403      19.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419      19.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244      20.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      20.203         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      20.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      20.203         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[5]   tco                   1.291      21.494 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_REQ
                                   net (fanout=4)        0.836      22.330         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_req
 CLMA_26_116/Y1                    td                    0.135      22.465 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77_8/gateop_perm/Z
                                   net (fanout=4)        0.198      22.663         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/N77
 CLMS_26_117/CE                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                  22.663         Logic Levels: 1  
                                                                                   Logic: 1.426ns(57.967%), Route: 1.034ns(42.033%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.314      25.678         ntclkbufg_0      
 CLMS_26_117/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/state_2/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.432      26.110                          
 clock uncertainty                                      -0.150      25.960                          

 Setup time                                             -0.223      25.737                          

 Data required time                                                 25.737                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.737                          
 Data arrival time                                                 -22.663                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.074                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.309  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.373
  Launch Clock Delay      :  4.632
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.632         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[4]   tco                   1.046      25.678 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_REQ
                                   net (fanout=1)        0.346      26.024         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_req
 CLMA_26_88/M0                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/D

 Data arrival time                                                  26.024         Logic Levels: 0  
                                                                                   Logic: 1.046ns(75.144%), Route: 0.346ns(24.856%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      20.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065      24.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390      24.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.478      26.373         ntclkbufg_0      
 CLMA_26_88/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/ddrphy_rst_req_d1/opit_0_inv/CLK
 clock pessimism                                        -0.432      25.941                          
 clock uncertainty                                       0.150      26.091                          

 Hold time                                              -0.010      26.081                          

 Data required time                                                 26.081                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.081                          
 Data arrival time                                                 -26.024                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.057                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.383
  Launch Clock Delay      :  4.632
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.632         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.619 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.412      26.031         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_26_96/C4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                  26.031         Logic Levels: 0  
                                                                                   Logic: 0.987ns(70.550%), Route: 0.412ns(29.450%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      20.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065      24.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390      24.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.488      26.383         ntclkbufg_0      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/state_0/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.432      25.951                          
 clock uncertainty                                       0.150      26.101                          

 Hold time                                              -0.046      26.055                          

 Data required time                                                 26.055                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.055                          
 Data arrival time                                                 -26.031                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.024                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/L4
Path Group  : pclk
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    1.311  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.375
  Launch Clock Delay      :  4.632
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                        20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350      24.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364      24.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213      24.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000      24.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000      24.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000      24.632         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN

 HMEMC_16_1/SRB_IOL29_RX_DATA[6]   tco                   0.987      25.619 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_DONE
                                   net (fanout=2)        0.411      26.030         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_done
 CLMA_30_92/B4                                                             r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/L4

 Data arrival time                                                  26.030         Logic Levels: 0  
                                                                                   Logic: 0.987ns(70.601%), Route: 0.411ns(29.399%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898      20.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081      21.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065      24.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390      24.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368      24.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.480      26.375         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/CLK
 clock pessimism                                        -0.432      25.943                          
 clock uncertainty                                       0.150      26.093                          

 Hold time                                              -0.047      26.046                          

 Data required time                                                 26.046                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 26.046                          
 Data arrival time                                                 -26.030                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.016                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.169  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.647
  Launch Clock Delay      :  6.348
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.530 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.898         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.898 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.450       6.348         ntclkbufg_1      
 CLMA_46_72/CLK                                                            r       u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/CLK

 CLMA_46_72/Q2                     tco                   0.206       6.554 f       u_test_wr_ctrl/axi_awvalid/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=9)        1.573       8.127         axi_awvalid      
 HMEMC_16_1/SRB_IOL57_LRS                                                  f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/AWVALID_0

 Data arrival time                                                   8.127         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.580%), Route: 1.573ns(88.420%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      10.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      13.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342      14.047 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.366         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      14.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.281      15.647         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.532      16.179                          
 clock uncertainty                                      -0.150      16.029                          

 Setup time                                             -5.162      10.867                          

 Data required time                                                 10.867                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.867                          
 Data arrival time                                                  -8.127                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.202  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.647
  Launch Clock Delay      :  6.381
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.530 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.898         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.898 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.483       6.381         ntclkbufg_1      
 CLMA_58_92/CLK                                                            r       u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_58_92/Q0                     tco                   0.206       6.587 f       u_test_wr_ctrl/axi_wvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        1.007       7.594         axi_wvalid       
 HMEMC_16_1/SRB_IOL49_IODLY_CTRL[2]
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/WVALID_0

 Data arrival time                                                   7.594         Logic Levels: 0  
                                                                                   Logic: 0.206ns(16.983%), Route: 1.007ns(83.017%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      10.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      13.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342      14.047 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.366         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      14.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.281      15.647         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.532      16.179                          
 clock uncertainty                                      -0.150      16.029                          

 Setup time                                             -5.195      10.834                          

 Data required time                                                 10.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.834                          
 Data arrival time                                                  -7.594                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.240                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.205  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.647
  Launch Clock Delay      :  6.384
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.530 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.898         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.898 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.486       6.384         ntclkbufg_1      
 CLMA_38_104/CLK                                                           r       u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK

 CLMA_38_104/Q2                    tco                   0.206       6.590 f       u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.840       7.430         axi_arvalid      
 HMEMC_16_1/SRB_IOL46_CLK_SYS                                              f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ARVALID_0

 Data arrival time                                                   7.430         Logic Levels: 0  
                                                                                   Logic: 0.206ns(19.694%), Route: 0.840ns(80.306%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      10.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      13.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342      14.047 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.366         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      14.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.281      15.647         ntclkbufg_1      
 HMEMC_16_1/SRB_IOL52_CLK_SYS                                              r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 clock pessimism                                         0.532      16.179                          
 clock uncertainty                                      -0.150      16.029                          

 Setup time                                             -5.109      10.920                          

 Data required time                                                 10.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.920                          
 Data arrival time                                                  -7.430                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.490                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.391
  Launch Clock Delay      :  5.663
  Clock Pessimism Removal :  -0.728

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342       4.047 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.366         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.297       5.663         ntclkbufg_1      
 CLMA_54_104/CLK                                                           r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK

 CLMA_54_104/Q1                    tco                   0.198       5.861 r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/Q
                                   net (fanout=1)        0.139       6.000         u_test_main_ctrl/ddrc_init_done_d0
 CLMA_54_104/M0                                                            r       u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/D

 Data arrival time                                                   6.000         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.754%), Route: 0.139ns(41.246%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.530 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.898         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.898 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.493       6.391         ntclkbufg_1      
 CLMA_54_104/CLK                                                           r       u_test_main_ctrl/ddrc_init_done_d1/opit_0_inv/CLK
 clock pessimism                                        -0.728       5.663                          
 clock uncertainty                                       0.000       5.663                          

 Hold time                                              -0.003       5.660                          

 Data required time                                                  5.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.660                          
 Data arrival time                                                  -6.000                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[2]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_main_ctrl/I_prbs31_128bit/latch_y[18]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.017  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.366
  Launch Clock Delay      :  5.647
  Clock Pessimism Removal :  -0.702

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342       4.047 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.366         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.281       5.647         ntclkbufg_1      
 CLMS_38_97/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[2]/opit_0_inv_L5Q_perm/CLK

 CLMS_38_97/Q1                     tco                   0.197       5.844 f       u_test_main_ctrl/I_prbs31_128bit/latch_y[2]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.110       5.954         u_test_main_ctrl/I_prbs31_128bit/dout [1]
 CLMS_38_89/B4                                                             f       u_test_main_ctrl/I_prbs31_128bit/latch_y[18]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   5.954         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.169%), Route: 0.110ns(35.831%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.530 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.898         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.898 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.468       6.366         ntclkbufg_1      
 CLMS_38_89/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[18]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.702       5.664                          
 clock uncertainty                                       0.000       5.664                          

 Hold time                                              -0.057       5.607                          

 Data required time                                                  5.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.607                          
 Data arrival time                                                  -5.954                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[9]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_main_ctrl/I_prbs31_128bit/latch_y[25]/opit_0_inv_L5Q_perm/L0
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.367
  Launch Clock Delay      :  5.629
  Clock Pessimism Removal :  -0.702

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342       4.047 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319       4.366         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.263       5.629         ntclkbufg_1      
 CLMA_42_85/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[9]/opit_0_inv_L5Q_perm/CLK

 CLMA_42_85/Q1                     tco                   0.197       5.826 f       u_test_main_ctrl/I_prbs31_128bit/latch_y[9]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.108       5.934         u_test_main_ctrl/I_prbs31_128bit/dout [8]
 CLMA_42_92/B0                                                             f       u_test_main_ctrl/I_prbs31_128bit/latch_y[25]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   5.934         Logic Levels: 0  
                                                                                   Logic: 0.197ns(64.590%), Route: 0.108ns(35.410%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.530 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.898         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.898 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.469       6.367         ntclkbufg_1      
 CLMA_42_92/CLK                                                            r       u_test_main_ctrl/I_prbs31_128bit/latch_y[25]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.702       5.665                          
 clock uncertainty                                       0.000       5.665                          

 Hold time                                              -0.082       5.583                          

 Data required time                                                  5.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.583                          
 Data arrival time                                                  -5.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.351                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.266  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.663
  Launch Clock Delay      :  6.361
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.466       6.361         ntclkbufg_0      
 CLMA_54_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_54_80/Q1                     tco                   0.209       6.570 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        0.539       7.109         nt_ddr_init_done 
 CLMA_54_104/M2                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D

 Data arrival time                                                   7.109         Logic Levels: 0  
                                                                                   Logic: 0.209ns(27.941%), Route: 0.539ns(72.059%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                           10.000      10.000 r                        
 B5                                                      0.000      10.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      10.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      10.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      10.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      13.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.342      14.047 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.319      14.366         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000      14.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.297      15.663         ntclkbufg_1      
 CLMA_54_104/CLK                                                           r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
 clock pessimism                                         0.432      16.095                          
 clock uncertainty                                      -0.150      15.945                          

 Setup time                                             -0.027      15.918                          

 Data required time                                                 15.918                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.918                          
 Data arrival time                                                  -7.109                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.809                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D
Path Group  : axi_clk0
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.326  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.391
  Launch Clock Delay      :  5.633
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.269       5.633         ntclkbufg_0      
 CLMA_54_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_54_80/Q1                     tco                   0.198       5.831 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        0.451       6.282         nt_ddr_init_done 
 CLMA_54_104/M2                                                            r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/D

 Data arrival time                                                   6.282         Logic Levels: 0  
                                                                                   Logic: 0.198ns(30.508%), Route: 0.451ns(69.492%)
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.530 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.898         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.898 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.493       6.391         ntclkbufg_1      
 CLMA_54_104/CLK                                                           r       u_test_main_ctrl/ddrc_init_done_d0/opit_0_inv/CLK
 clock pessimism                                        -0.432       5.959                          
 clock uncertainty                                       0.150       6.109                          

 Hold time                                              -0.003       6.106                          

 Data required time                                                  6.106                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.106                          
 Data arrival time                                                  -6.282                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.176                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.632
  Launch Clock Delay      :  6.379
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.484       6.379         ntclkbufg_0      
 CLMA_30_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/CLK

 CLMA_30_96/Q1                     tco                   0.209       6.588 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[1]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.586       7.174         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [1]
 HMEMC_16_1/SRB_IOL22_TX_DATA[6]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[1]

 Data arrival time                                                   7.174         Logic Levels: 0  
                                                                                   Logic: 0.209ns(26.289%), Route: 0.586ns(73.711%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       5.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       5.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       8.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       9.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       9.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.632         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.432      10.064                          
 clock uncertainty                                      -0.150       9.914                          

 Setup time                                             -0.541       9.373                          

 Data required time                                                  9.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.373                          
 Data arrival time                                                  -7.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.199                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.632
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.492       6.387         ntclkbufg_0      
 CLMS_26_101/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/CLK

 CLMS_26_101/Q1                    tco                   0.209       6.596 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_type[0]/opit_0_inv/Q
                                   net (fanout=1)        0.474       7.070         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_type [0]
 HMEMC_16_1/SRB_IOL22_TX_DATA[7]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_TYPE[0]

 Data arrival time                                                   7.070         Logic Levels: 0  
                                                                                   Logic: 0.209ns(30.600%), Route: 0.474ns(69.400%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       5.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       5.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       8.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       9.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       9.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.632         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.432      10.064                          
 clock uncertainty                                      -0.150       9.914                          

 Setup time                                             -0.588       9.326                          

 Data required time                                                  9.326                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.326                          
 Data arrival time                                                  -7.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.256                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -1.319  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.632
  Launch Clock Delay      :  6.383
  Clock Pessimism Removal :  0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.488       6.383         ntclkbufg_0      
 CLMA_26_96/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/CLK

 CLMA_26_96/Q0                     tco                   0.209       6.592 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d/opit_0_inv/Q
                                   net (fanout=1)        0.241       6.833         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/srb_dqs_rst_training_d
 CLMA_26_96/Y0                     td                    0.192       7.025 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_training_ctrl/N20/gateop_perm/Z
                                   net (fanout=1)        0.474       7.499         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_rst_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[0]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_RST_ACK

 Data arrival time                                                   7.499         Logic Levels: 1  
                                                                                   Logic: 0.401ns(35.932%), Route: 0.715ns(64.068%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       5.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       5.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       5.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       8.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.350       9.055 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.364       9.419         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.213       9.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       9.632         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       9.632 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       9.632         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                         0.432      10.064                          
 clock uncertainty                                      -0.150       9.914                          

 Setup time                                             -0.051       9.863                          

 Data required time                                                  9.863                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.863                          
 Data arrival time                                                  -7.499                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.364                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.866  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.637
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.273       5.637         ntclkbufg_0      
 CLMA_26_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/CLK

 CLMA_26_80/Q0                     tco                   0.197       5.834 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_dll_update_ctrl/dll_update_ack_training/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.279       6.113         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/dll_update_ack
 HMEMC_16_1/SRB_IOL22_TX_DATA[5]                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DLL_UPDATE_ACK

 Data arrival time                                                   6.113         Logic Levels: 0  
                                                                                   Logic: 0.197ns(41.387%), Route: 0.279ns(58.613%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.203         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.203         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.432       4.771                          
 clock uncertainty                                       0.150       4.921                          

 Hold time                                               0.522       5.443                          

 Data required time                                                  5.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.443                          
 Data arrival time                                                  -6.113                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.876  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.647
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.283       5.647         ntclkbufg_0      
 CLMA_30_92/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/CLK

 CLMA_30_92/Q1                     tco                   0.197       5.844 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/update_start/opit_0_inv_L5Q/Q
                                   net (fanout=3)        0.314       6.158         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_start
 HMEMC_16_1/SRB_IOL22_MIPI_SW_DYN_I
                                                                           f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE

 Data arrival time                                                   6.158         Logic Levels: 0  
                                                                                   Logic: 0.197ns(38.552%), Route: 0.314ns(61.448%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.203         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.203         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.432       4.771                          
 clock uncertainty                                       0.150       4.921                          

 Hold time                                               0.529       5.450                          

 Data required time                                                  5.450                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.450                          
 Data arrival time                                                  -6.158                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.708                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L
Path Group  : phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    -0.884  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.203
  Launch Clock Delay      :  5.655
  Clock Pessimism Removal :  -0.432

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.291       5.655         ntclkbufg_0      
 CLMS_26_97/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/CLK

 CLMS_26_97/Q2                     tco                   0.198       5.853 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/ddrphy_update_comp_dir_l/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.388       6.241         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/ddrphy_update_comp_dir_l
 HMEMC_16_1/SRB_IOL23_TS_CTRL[2]                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_UPDATE_COMP_DIR_L

 Data arrival time                                                   6.241         Logic Levels: 0  
                                                                                   Logic: 0.198ns(33.788%), Route: 0.388ns(66.212%)
----------------------------------------------------------------------------------------------------

 Clock phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT0_WL             td                    0.403       4.540 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT0_WL
                                   net (fanout=2)        0.419       4.959         clkout0_wl_0     
 IOCKGATE_6_56/OUT                 td                    0.244       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkbuf01_dut/gopclkgate/OUT
                                   net (fanout=21)       0.000       5.203         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclk_01
 IOCKDIV_6_64/CLK_IODIV            td                    0.000       5.203 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/gopclkdiv/CLKDIV
                                   net (fanout=1)        0.000       5.203         u_ipsl_hmic_h_top/ddrc_core_clk
 HMEMC_16_1/CLK_PLL                                                        r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 clock pessimism                                        -0.432       4.771                          
 clock uncertainty                                       0.150       4.921                          

 Hold time                                               0.509       5.430                          

 Data required time                                                  5.430                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.430                          
 Data arrival time                                                  -6.241                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.811                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.647
  Launch Clock Delay      :  6.400
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505       6.400         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.206       6.606 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.525       8.131         u_ipsl_hmic_h_top/global_reset_n
 CLMA_70_81/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.131         Logic Levels: 0  
                                                                                   Logic: 0.206ns(11.901%), Route: 1.525ns(88.099%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.283      25.647         ntclkbufg_0      
 CLMA_70_81/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.531      26.178                          
 clock uncertainty                                      -0.150      26.028                          

 Recovery time                                          -0.212      25.816                          

 Data required time                                                 25.816                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.816                          
 Data arrival time                                                  -8.131                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.685                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.615
  Launch Clock Delay      :  6.400
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505       6.400         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.206       6.606 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.416       8.022         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_56/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/RS

 Data arrival time                                                   8.022         Logic Levels: 0  
                                                                                   Logic: 0.206ns(12.700%), Route: 1.416ns(87.300%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.251      25.615         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[0]/opit_0_inv/CLK
 clock pessimism                                         0.531      26.146                          
 clock uncertainty                                      -0.150      25.996                          

 Recovery time                                          -0.212      25.784                          

 Data required time                                                 25.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.784                          
 Data arrival time                                                  -8.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS
Path Group  : pclk
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.254  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.615
  Launch Clock Delay      :  6.400
  Clock Pessimism Removal :  0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.505       6.400         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.206       6.606 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       1.416       8.022         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_56/RS                                                             f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/RS

 Data arrival time                                                   8.022         Logic Levels: 0  
                                                                                   Logic: 0.206ns(12.700%), Route: 1.416ns(87.300%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                               20.000      20.000 r                        
 B5                                                      0.000      20.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093      20.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781      20.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071      20.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760      23.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340      24.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319      24.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000      24.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.251      25.615         ntclkbufg_0      
 CLMA_30_56/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_l_d1[1]/opit_0_inv/CLK
 clock pessimism                                         0.531      26.146                          
 clock uncertainty                                      -0.150      25.996                          

 Recovery time                                          -0.212      25.784                          

 Data required time                                                 25.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.784                          
 Data arrival time                                                  -8.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.395
  Launch Clock Delay      :  5.672
  Clock Pessimism Removal :  -0.701

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308       5.672         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.197       5.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.156       6.025         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_124/RSCO                  td                    0.092       6.117 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.117         _N18             
 CLMA_38_128/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.117         Logic Levels: 1  
                                                                                   Logic: 0.289ns(64.944%), Route: 0.156ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       6.395         ntclkbufg_0      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.701       5.694                          
 clock uncertainty                                       0.000       5.694                          

 Removal time                                            0.000       5.694                          

 Data required time                                                  5.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.694                          
 Data arrival time                                                  -6.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.022  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.395
  Launch Clock Delay      :  5.672
  Clock Pessimism Removal :  -0.701

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308       5.672         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.197       5.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.156       6.025         u_ipsl_hmic_h_top/global_reset_n
 CLMA_38_124/RSCO                  td                    0.092       6.117 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/srb_rst_dll/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       6.117         _N18             
 CLMA_38_128/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   6.117         Logic Levels: 1  
                                                                                   Logic: 0.289ns(64.944%), Route: 0.156ns(35.056%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       6.395         ntclkbufg_0      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.701       5.694                          
 clock uncertainty                                       0.000       5.694                          

 Removal time                                            0.000       5.694                          

 Data required time                                                  5.694                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.694                          
 Data arrival time                                                  -6.117                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RS
Path Group  : pclk
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.407
  Launch Clock Delay      :  5.672
  Clock Pessimism Removal :  -0.531

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.781       0.874 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.071       0.945 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        2.760       3.705         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.340       4.045 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.319       4.364         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.364 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.308       5.672         ntclkbufg_0      
 CLMS_38_125/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/CLK

 CLMS_38_125/Q0                    tco                   0.197       5.869 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/global_reset_n/opit_0_inv_L5Q_perm/Q
                                   net (fanout=54)       0.394       6.263         u_ipsl_hmic_h_top/global_reset_n
 CLMA_30_117/RSCO                  td                    0.092       6.355 r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       6.355         _N115            
 CLMA_30_121/RSCI                                                          r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   6.355         Logic Levels: 1  
                                                                                   Logic: 0.289ns(42.313%), Route: 0.394ns(57.687%)
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.512       6.407         ntclkbufg_0      
 CLMA_30_121/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/dqs_drift_h_cnt[7]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.531       5.876                          
 clock uncertainty                                       0.000       5.876                          

 Removal time                                            0.000       5.876                          

 Data required time                                                  5.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.876                          
 Data arrival time                                                  -6.355                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.479                          
====================================================================================================

====================================================================================================

Startpoint  : clk_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : clk_led (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock axi_clk0 (rising edge)                            0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT2                td                    0.393       4.530 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT2
                                   net (fanout=1)        0.368       4.898         axi_clk          
 USCM_74_104/CLK_USCM              td                    0.000       4.898 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=312)      1.489       6.387         ntclkbufg_1      
 CLMA_70_157/CLK                                                           r       clk_led/opit_0_inv_L5Q_perm/CLK

 CLMA_70_157/Q0                    tco                   0.206       6.593 f       clk_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        2.242       8.835         nt_clk_led       
 IOL_151_101/DO                    td                    0.081       8.916 f       clk_led_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.916         clk_led_obuf/ntO 
 IOBS_152_101/PAD                  td                    2.049      10.965 f       clk_led_obuf/opit_0/O
                                   net (fanout=1)        0.164      11.129         clk_led          
 V11                                                                       f       clk_led (port)   

 Data arrival time                                                  11.129         Logic Levels: 2  
                                                                                   Logic: 2.336ns(49.262%), Route: 2.406ns(50.738%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.466       6.361         ntclkbufg_0      
 CLMA_54_80/CLK                                                            r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK

 CLMA_54_80/Q1                     tco                   0.206       6.567 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                   net (fanout=6)        1.860       8.427         nt_ddr_init_done 
 IOL_151_113/DO                    td                    0.081       8.508 f       ddr_init_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.508         ddr_init_done_obuf/ntO
 IOBS_152_113/PAD                  td                    2.049      10.557 f       ddr_init_done_obuf/opit_0/O
                                   net (fanout=1)        0.168      10.725         ddr_init_done    
 V10                                                                       f       ddr_init_done (port)

 Data arrival time                                                  10.725         Logic Levels: 2  
                                                                                   Logic: 2.336ns(53.529%), Route: 2.028ns(46.471%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pclk (rising edge)                                0.000       0.000 r                        
 B5                                                      0.000       0.000 r       pll_refclk_in (port)
                                   net (fanout=1)        0.093       0.093         pll_refclk_in    
 IOBD_0_298/DIN                    td                    0.898       0.991 r       pll_refclk_in_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         pll_refclk_in_ibuf/ntD
 IOL_7_298/RX_DATA_DD              td                    0.081       1.072 r       pll_refclk_in_ibuf/opit_1/OUT
                                   net (fanout=1)        3.065       4.137         nt_pll_refclk_in 
 PLL_82_71/CLK_OUT1                td                    0.390       4.527 r       u_ipsl_hmic_h_top/u_pll_50_400/u_pll_e1/goppll/CLKOUT1
                                   net (fanout=1)        0.368       4.895         u_ipsl_hmic_h_top/pll_pclk
 USCM_74_105/CLK_USCM              td                    0.000       4.895 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=160)      1.500       6.395         ntclkbufg_0      
 CLMA_38_128/CLK                                                           r       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK

 CLMA_38_128/Q0                    tco                   0.206       6.601 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        1.793       8.394         nt_ddrphy_rst_done
 IOL_151_102/DO                    td                    0.081       8.475 f       ddrphy_rst_done_obuf/opit_1/O
                                   net (fanout=1)        0.000       8.475         ddrphy_rst_done_obuf/ntO
 IOBD_152_102/PAD                  td                    2.049      10.524 f       ddrphy_rst_done_obuf/opit_0/O
                                   net (fanout=1)        0.157      10.681         ddrphy_rst_done  
 U11                                                                       f       ddrphy_rst_done (port)

 Data arrival time                                                  10.681         Logic Levels: 2  
                                                                                   Logic: 2.336ns(54.503%), Route: 1.950ns(45.497%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 R6                                                      0.000       0.000 f       pad_dq_ch0[2] (port)
                                   net (fanout=1)        0.034       0.034         nt_pad_dq_ch0[2] 
 IOBD_0_14/DIN                     td                    0.395       0.429 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/opit_0/O
                                   net (fanout=1)        0.000       0.429         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_05_dut/ntI
 IOL_7_14/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.429         Logic Levels: 1  
                                                                                   Logic: 0.395ns(92.075%), Route: 0.034ns(7.925%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T6                                                      0.000       0.000 f       pad_dq_ch0[1] (port)
                                   net (fanout=1)        0.035       0.035         nt_pad_dq_ch0[1] 
 IOBS_0_13/DIN                     td                    0.395       0.430 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/opit_0/O
                                   net (fanout=1)        0.000       0.430         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_04_dut/ntI
 IOL_7_13/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.430         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.860%), Route: 0.035ns(8.140%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P6                                                      0.000       0.000 f       pad_dq_ch0[7] (port)
                                   net (fanout=1)        0.036       0.036         nt_pad_dq_ch0[7] 
 IOBS_0_37/DIN                     td                    0.395       0.431 f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/opit_0/O
                                   net (fanout=1)        0.000       0.431         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_12_dut/ntI
 IOL_7_37/DI                                                               f       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

 Data arrival time                                                   0.431         Logic Levels: 1  
                                                                                   Logic: 0.395ns(91.647%), Route: 0.036ns(8.353%)
====================================================================================================

{phy_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.386       1.239           0.853           High Pulse Width  DQSL_6_24/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/opit_0/IOCLK
 0.386       1.239           0.853           High Pulse Width  DQSL_6_176/CLK_IO       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/opit_0/IOCLK
 0.386       1.239           0.853           High Pulse Width  DQSL_6_52/CLK_IO        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/opit_0/IOCLK
====================================================================================================

{pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.971       9.971           4.000           High Pulse Width  HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 6.007       10.007          4.000           Low Pulse Width   HMEMC_16_1/SRB_IOL4_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/PCLK
 9.665       9.965           0.300           High Pulse Width  CLMA_78_80/CLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{axi_clk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.712       4.972           3.260           High Pulse Width  HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 1.747       5.007           3.260           Low Pulse Width   HMEMC_16_1/SRB_IOL52_CLK_SYS
                                                                                       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/ACLK_0
 4.665       4.965           0.300           High Pulse Width  CLMA_78_164/CLK         cnt[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{phy_clk|u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/ioclkdiv_dut/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.844       2.500           1.656           High Pulse Width  HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
 0.844       2.500           1.656           Low Pulse Width   HMEMC_16_1/CLK_PLL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/u_gtp_ddrphy/gateop_DDRC/DDRPHY_CLKIN
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_10/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_13/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr4_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/DQSI_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_86/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/ICLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_89/DQSI_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr28_dut/gateop_inv_IO/ICLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_22/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_22/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_9/CLK_R           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_9/WCLK_DEL        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_9/WCLK_DEL        u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_02_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_10/WCLK_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr3_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_22/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_22/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk2.iob_08_09_dut/opit_2_O/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_46/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_46/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_49/CLK_R          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_46/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_46/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_16_17_dut/opit_3_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_49/WCLK           u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_18_dut/opit_1_IOL/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_102/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_102/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_114/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_DELAY_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_114/WCLK_DEL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_114/WCLK_DEL      u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_37_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_86/WCLK_DEL       u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iol_iddr27_dut/gateop_inv_IO/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs2_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_102/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_102/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/genblk3.iob_30_31_dut/opit_2_O/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_129/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_129/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_130/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs3_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_129/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_129/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_40_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_130/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_41_dut/opit_1_IOL/TCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/RCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.272     500.000         0.728           High Pulse Width  IOL_7_166/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           Low Pulse Width   IOL_7_166/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/SERCLK
 499.272     500.000         0.728           High Pulse Width  IOL_7_169/CLK_R         u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/SERCLK
====================================================================================================

{u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/dqs4_dut/WCLK_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 499.146     500.000         0.854           High Pulse Width  IOL_7_166/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           Low Pulse Width   IOL_7_166/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_55_dut/opit_1_IOL/TCLK
 499.146     500.000         0.854           High Pulse Width  IOL_7_169/WCLK          u_ipsl_hmic_h_top/u_ipsl_hmic_h_phy_top/u_phy_io/iob_56_dut/opit_1_IOL/TCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                   
+---------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/place_route/ipsl_hmic_h_top_test_pnr.adf       
| Output     | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/report_timing/ipsl_hmic_h_top_test_rtp.adf     
|            | E:/PGL22G/demo/09_ddr3_test/ipcore/ddr3_core/pnr/ctrl_phy_22/report_timing/ipsl_hmic_h_top_test.rtr         
+---------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 294,330,368 bytes
Total CPU  time to report_timing completion : 4.000 sec
Total real time to report_timing completion : 5.000 sec
