{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675659135847 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675659135855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 06 12:52:15 2023 " "Processing started: Mon Feb 06 12:52:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675659135855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1675659135855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Eano -c Eano " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Eano -c Eano" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1675659135855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1675659136445 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Eano_8_1200mv_85c_slow.vho D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/ simulation " "Generated file Eano_8_1200mv_85c_slow.vho in folder \"D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675659137022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Eano_8_1200mv_0c_slow.vho D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/ simulation " "Generated file Eano_8_1200mv_0c_slow.vho in folder \"D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675659137350 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Eano_min_1200mv_0c_fast.vho D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/ simulation " "Generated file Eano_min_1200mv_0c_fast.vho in folder \"D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675659137676 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Eano.vho D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/ simulation " "Generated file Eano.vho in folder \"D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675659138008 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Eano_8_1200mv_85c_vhd_slow.sdo D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/ simulation " "Generated file Eano_8_1200mv_85c_vhd_slow.sdo in folder \"D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675659138286 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Eano_8_1200mv_0c_vhd_slow.sdo D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/ simulation " "Generated file Eano_8_1200mv_0c_vhd_slow.sdo in folder \"D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675659138566 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Eano_min_1200mv_0c_vhd_fast.sdo D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/ simulation " "Generated file Eano_min_1200mv_0c_vhd_fast.sdo in folder \"D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675659138844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Eano_vhd.sdo D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/ simulation " "Generated file Eano_vhd.sdo in folder \"D:/intelFPGA_lite/17.1/project/design_2022.12/Eano/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1675659139124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675659139189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 06 12:52:19 2023 " "Processing ended: Mon Feb 06 12:52:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675659139189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675659139189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675659139189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1675659139189 ""}
