// Seed: 4206272692
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd28,
    parameter id_5 = 32'd8
) (
    output tri id_0
    , id_4,
    input supply0 _id_1,
    output wire id_2
);
  logic _id_5;
  wire  id_6;
  assign id_4 = id_5;
  always @(!id_5 or posedge "") $signed(59);
  ;
  wand id_7;
  id_8 :
  assert property (@(posedge id_7) id_8)
  else $unsigned(27);
  ;
  assign id_4 = {id_5, 1};
  assign id_7 = 1;
  tri0 [-1 : id_1] id_9;
  static logic [id_1 : id_5] id_10 = $realtime;
  wire id_11;
  logic id_12;
  ;
  module_0 modCall_1 ();
  assign id_9 = -1;
endmodule
