Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu May 19 21:02:33 2022
| Host         : LAPTOP-HYJWPK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    27 |
|    Minimum number of control sets                        |    27 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    34 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    27 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              46 |           24 |
| No           | No                    | Yes                    |              28 |           10 |
| No           | Yes                   | No                     |             538 |          228 |
| Yes          | No                    | No                     |             288 |          168 |
| Yes          | No                    | Yes                    |              43 |           21 |
| Yes          | Yes                   | No                     |              95 |           28 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                  Enable Signal                                                  |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CPU/EXMEM/ready_r0_out                                                                                          | sw_IBUF[7]                     |                1 |              1 |         1.00 |
|  clk_cpu_BUFG  |                                                                                                                 |                                |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | CPU/EXMEM/EXMEM_result_reg[3]_0[0]                                                                              | sw_IBUF[7]                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | pdu/cnt_m_rf[4]_i_1_n_1                                                                                         | sw_IBUF[7]                     |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG |                                                                                                                 |                                |                6 |             12 |         2.00 |
|  clk_cpu_BUFG  | CPU/BTB/BTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                     |                                |                6 |             24 |         4.00 |
|  clk_cpu_BUFG  | CPU/BTB/BTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_0_2_i_1_n_0                  |                                |                6 |             24 |         4.00 |
|  clk_cpu_BUFG  | CPU/BTB/BTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_0_2_i_1_n_0                  |                                |                6 |             24 |         4.00 |
|  clk_cpu_BUFG  | CPU/BTB/BTB/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                   |                                |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                 | sw_IBUF[7]                     |               10 |             28 |         2.80 |
|  clk_cpu_BUFG  | CPU/MEMWB/E[0]                                                                                                  |                                |               20 |             32 |         1.60 |
|  clk_cpu_BUFG  | CPU/MEMWB/MEMWB_CSR_addr_reg[0]_0[0]                                                                            |                                |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | CPU/MEMWB/MEMWB_CSR_addr_reg[2]_1[0]                                                                            |                                |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | CPU/MEMWB/MEMWB_CSR_addr_reg[5]_0[0]                                                                            |                                |               16 |             32 |         2.00 |
|  clk_cpu_BUFG  | CPU/MEMWB/MEMWB_CSR_addr_reg[6]_0[0]                                                                            |                                |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | CPU/MEMWB/MEMWB_CSR_addr_reg[2]_0[0]                                                                            |                                |               22 |             32 |         1.45 |
|  clk_cpu_BUFG  | CPU/MEMWB/MEMWB_CSR_addr_reg[5]_1[0]                                                                            |                                |               21 |             32 |         1.52 |
|  clk_cpu_BUFG  | CPU/MEMWB/MEMWB_CSR_addr_reg[2]_2[0]                                                                            |                                |               21 |             32 |         1.52 |
|  clk_cpu_BUFG  | CPU/PC/current[31]_i_1_n_1                                                                                      |                                |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | CPU/EXMEM/E[0]                                                                                                  | sw_IBUF[7]                     |               17 |             32 |         1.88 |
|  n_0_2274_BUFG |                                                                                                                 |                                |               17 |             32 |         1.88 |
|  clk_cpu_BUFG  | CPU/IFID/ctrlw[1]                                                                                               | CPU/IFID/clear0                |               28 |             95 |         3.39 |
|  clk_cpu_BUFG  | CPU/Data_Memory/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                                |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | CPU/Data_Memory/dist_mem_gen_1/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                                |               32 |            128 |         4.00 |
|  clk_cpu_BUFG  | CPU/MEMWB/p_0_in                                                                                                |                                |               17 |            132 |         7.76 |
|  clk_cpu_BUFG  |                                                                                                                 | CPU/IDEX/IDEX_mux_1[1]_i_1_n_1 |              102 |            238 |         2.33 |
|  clk_cpu_BUFG  |                                                                                                                 | CPU/IDEX/CSR_set               |              126 |            300 |         2.38 |
+----------------+-----------------------------------------------------------------------------------------------------------------+--------------------------------+------------------+----------------+--------------+


