{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609059900863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609059900873 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 27 17:05:00 2020 " "Processing started: Sun Dec 27 17:05:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609059900873 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059900873 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PianoTile -c PianoTile " "Command: quartus_map --read_settings_files=on --write_settings_files=off PianoTile -c PianoTile" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059900873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609059901411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609059901411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot.v 1 1 " "Found 1 design units, including 1 entities, in source file dot.v" { { "Info" "ISGN_ENTITY_NAME" "1 Dot " "Found entity 1: Dot" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059911834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911834 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "check.v(10) " "Verilog HDL information at check.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "check.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/check.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609059911835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check.v 1 1 " "Found 1 design units, including 1 entities, in source file check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "check.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059911836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911836 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "PianoTile.v(54) " "Verilog HDL information at PianoTile.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1609059911838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sevenDP2 SevenDP2 PianoTile.v(5) " "Verilog HDL Declaration information at PianoTile.v(5): object \"sevenDP2\" differs only in case from object \"SevenDP2\" in the same scope" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609059911839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sevenDP1 SevenDP1 PianoTile.v(5) " "Verilog HDL Declaration information at PianoTile.v(5): object \"sevenDP1\" differs only in case from object \"SevenDP1\" in the same scope" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609059911839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sevenDP0 SevenDP0 PianoTile.v(5) " "Verilog HDL Declaration information at PianoTile.v(5): object \"sevenDP0\" differs only in case from object \"SevenDP0\" in the same scope" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1609059911839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pianotile.v 1 1 " "Found 1 design units, including 1 entities, in source file pianotile.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianoTile " "Found entity 1: PianoTile" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059911839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendp.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDP " "Found entity 1: SevenDP" {  } { { "SevenDP.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/SevenDP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059911841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PianoTile " "Elaborating entity \"PianoTile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609059911909 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brick PianoTile.v(146) " "Verilog HDL or VHDL warning at PianoTile.v(146): object \"brick\" assigned a value but never read" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1609059911910 "|PianoTile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PianoTile.v(123) " "Verilog HDL assignment warning at PianoTile.v(123): truncated value with size 32 to match size of target (16)" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609059911914 "|PianoTile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PianoTile.v(135) " "Verilog HDL assignment warning at PianoTile.v(135): truncated value with size 32 to match size of target (4)" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609059911915 "|PianoTile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PianoTile.v(136) " "Verilog HDL assignment warning at PianoTile.v(136): truncated value with size 32 to match size of target (4)" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609059911915 "|PianoTile"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PianoTile.v(137) " "Verilog HDL assignment warning at PianoTile.v(137): truncated value with size 32 to match size of target (4)" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609059911915 "|PianoTile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_in.data_a 0 PianoTile.v(8) " "Net \"data_in.data_a\" at PianoTile.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609059911917 "|PianoTile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_in.waddr_a 0 PianoTile.v(8) " "Net \"data_in.waddr_a\" at PianoTile.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609059911917 "|PianoTile"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_in.we_a 0 PianoTile.v(8) " "Net \"data_in.we_a\" at PianoTile.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1609059911917 "|PianoTile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDP SevenDP:SevenDP2 " "Elaborating entity \"SevenDP\" for hierarchy \"SevenDP:SevenDP2\"" {  } { { "PianoTile.v" "SevenDP2" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609059911947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dot Dot:DotDP " "Elaborating entity \"Dot\" for hierarchy \"Dot:DotDP\"" {  } { { "PianoTile.v" "DotDP" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609059911949 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Dot.v(46) " "Verilog HDL assignment warning at Dot.v(46): truncated value with size 32 to match size of target (3)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1609059911951 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[0\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[0\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911951 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[1\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[1\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911951 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[2\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[2\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911951 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[3\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[3\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[4\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[4\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[5\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[5\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[6\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[6\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[7\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[7\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[8\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[8\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[9\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[9\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[10\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[10\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[11\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[11\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[12\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[12\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[13\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[13\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[14\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[14\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[5\]\[15\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[5\]\[15\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[0\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[0\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[1\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[1\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[2\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[2\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[3\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[3\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[4\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[4\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[5\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[5\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[6\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[6\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[7\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[7\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911952 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[8\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[8\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911953 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[9\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[9\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911953 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[10\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[10\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911953 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[11\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[11\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911953 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[12\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[12\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911953 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[13\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[13\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911953 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[14\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[14\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911953 "|PianoTile|Dot:DotDP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dot_col_buff\[2\]\[15\] Dot.v(61) " "Inferred latch for \"dot_col_buff\[2\]\[15\]\" at Dot.v(61)" {  } { { "Dot.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/Dot.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059911953 "|PianoTile|Dot:DotDP"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "data_in " "RAM logic \"data_in\" is uninferred due to inappropriate RAM size" {  } { { "PianoTile.v" "data_in" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1609059912312 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1609059912312 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "128 100 C:/intelFPGA_lite/16.1/PianoTile/db/PianoTile.ram0_PianoTile_ec5f944e.hdl.mif " "Memory depth (128) in the design file differs from memory depth (100) in the Memory Initialization File \"C:/intelFPGA_lite/16.1/PianoTile/db/PianoTile.ram0_PianoTile_ec5f944e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1609059912371 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "PianoTile.v" "Div0" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609059912407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "PianoTile.v" "Mod0" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 135 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609059912407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "PianoTile.v" "Div1" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609059912407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "PianoTile.v" "Mod1" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 136 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609059912407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "PianoTile.v" "Mod2" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609059912407 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609059912407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609059912464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912464 ""}  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609059912464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mbm " "Found entity 1: lpm_divide_mbm" {  } { { "db/lpm_divide_mbm.tdf" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_mbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059912506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059912506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059912521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059912521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059912555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059912555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 135 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609059912570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912570 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912570 ""}  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 135 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609059912570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_m3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059912614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059912614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/db/sign_div_unsign_plh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059912628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059912628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059912659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059912659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609059912671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912671 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609059912671 ""}  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609059912671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jbm " "Found entity 1: lpm_divide_jbm" {  } { { "db/lpm_divide_jbm.tdf" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/db/lpm_divide_jbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609059912716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059912716 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp_data\[1\] tmp_data\[1\]~_emulated tmp_data\[1\]~1 " "Register \"tmp_data\[1\]\" is converted into an equivalent circuit using register \"tmp_data\[1\]~_emulated\" and latch \"tmp_data\[1\]~1\"" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1609059913046 "|PianoTile|tmp_data[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp_data\[0\] tmp_data\[0\]~_emulated tmp_data\[0\]~5 " "Register \"tmp_data\[0\]\" is converted into an equivalent circuit using register \"tmp_data\[0\]~_emulated\" and latch \"tmp_data\[0\]~5\"" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1609059913046 "|PianoTile|tmp_data[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "tmp_data\[2\] tmp_data\[2\]~_emulated tmp_data\[2\]~9 " "Register \"tmp_data\[2\]\" is converted into an equivalent circuit using register \"tmp_data\[2\]~_emulated\" and latch \"tmp_data\[2\]~9\"" {  } { { "PianoTile.v" "" { Text "C:/intelFPGA_lite/16.1/PianoTile/PianoTile.v" 65 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1609059913046 "|PianoTile|tmp_data[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1609059913046 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609059913478 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609059913949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/16.1/PianoTile/output_files/PianoTile.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/16.1/PianoTile/output_files/PianoTile.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059914025 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609059914269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609059914269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1533 " "Implemented 1533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609059914435 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609059914435 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1483 " "Implemented 1483 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609059914435 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609059914435 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609059914492 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 27 17:05:14 2020 " "Processing ended: Sun Dec 27 17:05:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609059914492 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609059914492 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609059914492 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609059914492 ""}
