Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:3712 - IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - Frequency of the interconnect's clock port could not be determined. All IPs in the design will be considered to be asynchronous with respect to the interconnect. This will lead to more resource usage. You can avoid this by specifying the clock frequency on the port that the interconnect's clock is connected to.
Assigned Driver iic 2.07.a for instance axi_iic_0
axi_iic_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_iic, INSTANCE: axi_iic_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_iic, INSTANCE: axi_iic_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_iic_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: fmc_imageon_iic_0
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 42 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 56 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 70 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 84 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 170 
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
fmc_imageon_hdmi_out_0 has been added to the project
Assigned Driver vtc 4.00.a for instance v_tc_0
v_tc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: v_tc_0
v_vid_in_axi4s_0 has been added to the project
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
v_axi4s_vid_out_0 has been added to the project
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver axivdma 4.05.a for instance axi_vdma_0
axi_vdma_0 has been added to the project
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_vdma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_1
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI_LITE to axi4lite_0
INFO:EDK - Connect clock port s_axi_lite_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_HP0_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_MM2S to axi_interconnect_1
INFO:EDK - Connect clock port m_axi_mm2s_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_S2MM to axi_interconnect_1
INFO:EDK - Connect clock port m_axi_s2mm_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Set master of S_AXI_HP0 in processing_system7_0 to axi_vdma_0.M_AXI_MM2S & axi_vdma_0.M_AXI_S2MM
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_vdma_0
ERROR:EDK - C_USE_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_USE_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_USE_FSYNC value table for more information

C_USE_FSYNC			Function/Meaning

	0	->	Both channel don't use external fsync. If only one channel is enabled then that channel does not use external fsync.
	1	->	Both channel use fsync. If only one channel is enabled then that channel uses external fsync.
	2	->	MM2S channel uses external fsync but S2MM channel does not.
	3	->	S2MM channel uses external fsync but MM2S channel does not.
 
ERROR:EDK - C_FLUSH_ON_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_FLUSH_ON_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_FLUSH_ON_FSYNC value table for more information

C_FLUSH_ON_FSYNC			Function/Meaning

	0	->	Both channel don't use flush mechanism. If only single channel is enabled then that channel does not use flush mechanism.
	1	->	Both channel use flush mechanism provided they use external frame sync. If only one channel is enabled then that channel uses flush mechanism provided it uses external frame sync.
	2	->	Only MM2S channel uses flush mechanism (but S2MM channel does not) provided MM2S channel is in external frame sync mode.
	3	->	Only S2MM channel uses flush mechanism (but MM2S channel does not) provided S2MM channel is in external frame sync mode.
 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK - C_USE_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_USE_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_USE_FSYNC value table for more information

C_USE_FSYNC			Function/Meaning

	0	->	Both channel don't use external fsync. If only one channel is enabled then that channel does not use external fsync.
	1	->	Both channel use fsync. If only one channel is enabled then that channel uses external fsync.
	2	->	MM2S channel uses external fsync but S2MM channel does not.
	3	->	S2MM channel uses external fsync but MM2S channel does not.
 
ERROR:EDK - C_FLUSH_ON_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_FLUSH_ON_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_FLUSH_ON_FSYNC value table for more information

C_FLUSH_ON_FSYNC			Function/Meaning

	0	->	Both channel don't use flush mechanism. If only single channel is enabled then that channel does not use flush mechanism.
	1	->	Both channel use flush mechanism provided they use external frame sync. If only one channel is enabled then that channel uses flush mechanism provided it uses external frame sync.
	2	->	Only MM2S channel uses flush mechanism (but S2MM channel does not) provided MM2S channel is in external frame sync mode.
	3	->	Only S2MM channel uses flush mechanism (but MM2S channel does not) provided S2MM channel is in external frame sync mode.
 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK - C_USE_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_USE_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_USE_FSYNC value table for more information

C_USE_FSYNC			Function/Meaning

	0	->	Both channel don't use external fsync. If only one channel is enabled then that channel does not use external fsync.
	1	->	Both channel use fsync. If only one channel is enabled then that channel uses external fsync.
	2	->	MM2S channel uses external fsync but S2MM channel does not.
	3	->	S2MM channel uses external fsync but MM2S channel does not.
 
ERROR:EDK - C_FLUSH_ON_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_FLUSH_ON_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_FLUSH_ON_FSYNC value table for more information

C_FLUSH_ON_FSYNC			Function/Meaning

	0	->	Both channel don't use flush mechanism. If only single channel is enabled then that channel does not use flush mechanism.
	1	->	Both channel use flush mechanism provided they use external frame sync. If only one channel is enabled then that channel uses flush mechanism provided it uses external frame sync.
	2	->	Only MM2S channel uses flush mechanism (but S2MM channel does not) provided MM2S channel is in external frame sync mode.
	3	->	Only S2MM channel uses flush mechanism (but MM2S channel does not) provided S2MM channel is in external frame sync mode.
 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK - C_USE_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_USE_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_USE_FSYNC value table for more information

C_USE_FSYNC			Function/Meaning

	0	->	Both channel don't use external fsync. If only one channel is enabled then that channel does not use external fsync.
	1	->	Both channel use fsync. If only one channel is enabled then that channel uses external fsync.
	2	->	MM2S channel uses external fsync but S2MM channel does not.
	3	->	S2MM channel uses external fsync but MM2S channel does not.
 
ERROR:EDK - C_FLUSH_ON_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_FLUSH_ON_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_FLUSH_ON_FSYNC value table for more information

C_FLUSH_ON_FSYNC			Function/Meaning

	0	->	Both channel don't use flush mechanism. If only single channel is enabled then that channel does not use flush mechanism.
	1	->	Both channel use flush mechanism provided they use external frame sync. If only one channel is enabled then that channel uses flush mechanism provided it uses external frame sync.
	2	->	Only MM2S channel uses flush mechanism (but S2MM channel does not) provided MM2S channel is in external frame sync mode.
	3	->	Only S2MM channel uses flush mechanism (but MM2S channel does not) provided S2MM channel is in external frame sync mode.
 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK - C_USE_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_USE_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_USE_FSYNC value table for more information

C_USE_FSYNC			Function/Meaning

	0	->	Both channel don't use external fsync. If only one channel is enabled then that channel does not use external fsync.
	1	->	Both channel use fsync. If only one channel is enabled then that channel uses external fsync.
	2	->	MM2S channel uses external fsync but S2MM channel does not.
	3	->	S2MM channel uses external fsync but MM2S channel does not.
 
ERROR:EDK - C_FLUSH_ON_FSYNC (IPNAME:axi_vdma, INSTANCE:axi_vdma_0) - 
C_FLUSH_ON_FSYNC can NOT have values (2 or 3) When BOTH VDMA channel are NOT enabled.
Please refer to the following C_FLUSH_ON_FSYNC value table for more information

C_FLUSH_ON_FSYNC			Function/Meaning

	0	->	Both channel don't use flush mechanism. If only single channel is enabled then that channel does not use flush mechanism.
	1	->	Both channel use flush mechanism provided they use external frame sync. If only one channel is enabled then that channel uses flush mechanism provided it uses external frame sync.
	2	->	Only MM2S channel uses flush mechanism (but S2MM channel does not) provided MM2S channel is in external frame sync mode.
	3	->	Only S2MM channel uses flush mechanism (but MM2S channel does not) provided S2MM channel is in external frame sync mode.
 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver vtc 4.00.a for instance v_tc_0
v_tc_0 has been added to the project
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x68a00000-0x68a0ffff) v_tc_vid_out	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in	axi4lite_0
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: v_tc_vid_out
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x68a00000-0x68a0ffff) v_tc_vid_out	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in	axi4lite_0
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Error in overriding syslevel props. 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1 slave(s) 
ERROR:EDK:1419 - For point-2-point interface connector 'v_tc_vid_out_vtiming_out', the BUS_STD value of the connection points differ:
	IPNAME:fmc_imageon_hdmi_out INSTANCE:fmc_imageon_hdmi_out_0 BUS_INTERFACE:XSVI_VIDEO_IN BUS_STD=XSVI - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 182
	IPNAME:v_tc INSTANCE:v_tc_vid_out BUS_INTERFACE:VTIMING_OUT BUS_STD=VTIMING - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 253
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Save project successfully
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 45 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 59 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 73 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 87 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 177 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_vid_in - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 201 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 229 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_vid_out - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 264 
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 45 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 59 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 73 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 87 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 177 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_vid_in - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 201 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 229 
WARNING:EDK:4092 - IPNAME: v_tc, INSTANCE: v_tc_vid_out - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 264 
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver led_pwm 1.00.a for instance led_pwm_0
led_pwm_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:2137 - Peripheral led_pwm_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x68a00000-0x68a0ffff) v_tc_vid_out	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in	axi4lite_0
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: led_pwm_0
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


fmc_imageon_hdmi_in_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
fmc_imageon_hdmi_in_0 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
fmc_imageon_hdmi_in_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
fmc_imageon_hdmi_in_1 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Deleting External port : fmc_imageon_hdmi_in_0_clk_pin 
Deleting Internal port fmc_imageon_hdmi_in_0:clk 
Deleting External port : fmc_imageon_hdmi_in_0_audio_spdif_pin 
Deleting Internal port fmc_imageon_hdmi_in_0:audio_spdif 
fmc_imageon_hdmi_in_0 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
fmc_imageon_hdmi_in_1 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
fmc_imageon_hdmi_in_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
fmc_imageon_hdmi_in_0 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
fmc_imageon_hdmi_in_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Save project successfully
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Assigned Driver vtc 4.00.a for instance v_tc_0
v_tc_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x68a00000-0x68a0ffff) v_tc_vid_out	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_0	axi4lite_0
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: v_tc_0
v_tc_0 has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Assigned Driver vtc 4.00.a for instance v_tc_0
v_tc_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x68a00000-0x68a0ffff) v_tc_vid_out	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_0	axi4lite_0
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port s_axi_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: v_tc_0
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


v_tc_vid_in has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


v_tc_vid_in has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


v_tc_vid_out has been deleted from the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Assigned Driver vtc 4.00.a for instance v_tc_0
v_tc_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_0	axi4lite_0
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port s_axi_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: v_tc_0
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Assigned Driver vtc 4.00.a for instance v_tc_0
v_tc_0 has been added to the project
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: v_tc, INSTANCE: v_tc_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral v_tc_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_0	axi4lite_0
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port s_axi_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: v_tc_0
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_vid_in_axi4s, INSTANCE: v_vid_in_axi4s_0, PORT: vid_in_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: v_axi4s_vid_out, INSTANCE: v_axi4s_vid_out_0, PORT: video_out_clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Save project successfully
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Warning - external port fmc_imageon_hdmi_out_0_io_hdmio_video_pin width [16] does not match net v_axi4s_vid_out_0_video_data width [24]
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Save project successfully
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Overriding Xilinx file <TextEditor.cfg> with local file </remote/Xilinx/14.6/EDK/data/TextEditor.cfg>
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 254 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 254 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 254 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 256 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 256 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 256 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 257 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 257 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 257 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 256 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 256 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 256 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 258 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 258 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 258 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
Warning - fmc_imageon_hdmi_out_0 port audio_spdif width [1] does not match net v_axi4s_vid_out_0_video_data width [24]
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 259 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 259 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 259 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: m_axis_mm2s_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
ERROR:EDK:4125 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0, PORT: s_axis_s2mm_aclk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 

Running DRCs...

Overriding IP level properties ...

Computing clock values...
WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: fmc_imageon_hdmi_out_0_audio_spdif_pin, CONNECTOR: net_fmc_imageon_hdmi_out_0_audio_spdif_pin - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 42 
WARNING:EDK:4181 - PORT: fmc_imageon_hdmi_out_0_clk_pin, CONNECTOR: net_fmc_imageon_hdmi_out_0_clk_pin - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 45 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 

WARNING:EDK:4058 - INSTANCE: axi_vdma_0, BUS_INTERFACE: M_AXI_MM2S -  is not connected to any slave. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: fmc_imageon_hdmi_out_0_audio_spdif_pin, CONNECTOR: net_fmc_imageon_hdmi_out_0_audio_spdif_pin - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 42 
WARNING:EDK:4181 - PORT: fmc_imageon_hdmi_out_0_clk_pin, CONNECTOR: net_fmc_imageon_hdmi_out_0_clk_pin - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 45 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 65 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 79 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 93 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 107 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 263 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 65 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 79 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 93 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 107 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 263 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 65 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 79 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 93 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 107 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 198 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 263 
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: fmc_imageon_hdmi_out_0_audio_spdif_pin, CONNECTOR: net_fmc_imageon_hdmi_out_0_audio_spdif_pin - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 42 
WARNING:EDK:4181 - PORT: fmc_imageon_hdmi_out_0_clk_pin, CONNECTOR: net_fmc_imageon_hdmi_out_0_clk_pin - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/_xps_tempmhsfilename.mhs line 45 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Save project successfully

********************************************************************************
At Local date and time: Mon Dec  1 17:36:44 2014
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   261 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   261 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   261 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   261 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   261 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v2_01_a;d=pg043_v
   _vid_in_axi4s.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v2_01_a;d=pg044_
   v_axis_vid_out.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing fmc_imageon_iic_0.jpg.....
Rasterizing fmc_imageon_hdmi_out_0.jpg.....
Rasterizing v_vid_in_axi4s_0.jpg.....
Rasterizing v_axi4s_vid_out_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing led_pwm_0.jpg.....
Rasterizing fmc_imageon_hdmi_in_0.jpg.....
Rasterizing v_tc_vid_in_0.jpg.....
Rasterizing v_tc_vid_out_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   261 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   63 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   77 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   91 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   105 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   196 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   261 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to
   VCC -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR:
   v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be
   driven to GND -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR:
   v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_in_0.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Cannot determine frequency of clk or aclk for v_tc_vid_in_0; 
WARNING:EDK -  generating 2 NS DATAPATHONLY constraint for asynchronous 
WARNING:EDK -  clock-converter data pathways.

INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_out_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_out_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 320
- processing license
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 338
- processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 55 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:sws_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 63 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:leds_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 77 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:btns_5bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 91 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 105
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:fmc_imageon_iic_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 196
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:fmc_imageon_hdmi_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 208
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:v_vid_in_axi4s_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 224
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:v_axi4s_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 242
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:axi_vdma_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 261
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 290
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:led_pwm_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 298
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:fmc_imageon_hdmi_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 307
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 320
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_v_tc_vid_in_0_wrapper>.
    Related source file is "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/hdl/system_v_tc_vid_in_0_wrapper.vhd".
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/hdl/system_v_tc_vid_in_0_wrapper.vhd" line 192: Output port <field_id_out> of the instance <v_tc_vid_in_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system_v_tc_vid_in_0_wrapper> synthesized.

Synthesizing Secure Unit <v_tc>.
Secure Unit <v_tc> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system_v_tc_vid_in_0_wrapper> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_v_tc_vid_in_0_wrapper, actual ratio is 2.

Final Macro Processing ...

Processing Secure Unit <v_tc_vid_in_0>.
Secure Unit <v_tc_vid_in_0> processed.

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_v_tc_vid_in_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2339
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 62
#      LUT2                        : 67
#      LUT3                        : 146
#      LUT4                        : 585
#      LUT5                        : 157
#      LUT6                        : 853
#      MUXCY                       : 204
#      MUXF7                       : 65
#      MUXF8                       : 24
#      VCC                         : 1
#      XORCY                       : 164
# FlipFlops/Latches                : 1545
#      FD                          : 292
#      FDE                         : 1
#      FDR                         : 674
#      FDRE                        : 431
#      FDS                         : 61
#      FDSE                        : 86
# Shift Registers                  : 1
#      SRLC16E                     : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1545  out of  106400     1% 
 Number of Slice LUTs:                 1881  out of  53200     3% 
    Number used as Logic:              1880  out of  53200     3% 
    Number used as Memory:                1  out of  17400     0% 
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2654
   Number with an unused Flip Flop:    1109  out of   2654    41% 
   Number with an unused LUT:           773  out of   2654    29% 
   Number of fully used LUT-FF pairs:   772  out of   2654    29% 
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         155
 Number of bonded IOBs:                   0  out of    200     0% 

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                         | Load  |
-----------------------------------+-----------------------------------------------+-------+
clk                                | NONE(v_tc_vid_in_0/gen_v0chroma_start_0)      | 1345  |
s_axi_aclk                         | NONE(v_tc_vid_in_0/U_VIDEO_CTRL/proc_sync1_44)| 201   |
-----------------------------------+-----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.893ns (Maximum Frequency: 256.883MHz)
   Minimum input arrival time before clock: 2.400ns
   Maximum output required time after clock: 0.847ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.893ns (frequency: 256.883MHz)
  Total number of paths / destination ports: 37382 / 2785
-------------------------------------------------------------------------
Delay:               3.893ns (Levels of Logic = 6)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out           92   0.282   0.801  sec_inst (sec_net)
     SEC:in->out          44   0.053   0.757  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.485  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      3.893ns (0.611ns logic, 3.282ns route)
                                       (15.73777247150560000gic, 84.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_aclk'
  Clock period: 1.839ns (frequency: 543.774MHz)
  Total number of paths / destination ports: 313 / 206
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      s_axi_aclk rising
  Destination Clock: s_axi_aclk rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out           11   0.282   0.791  sec_inst (sec_net)
     SEC:in->out           3   0.053   0.649  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      1.839ns (0.399ns logic, 1.440ns route)
                                       (21.73777247150560000gic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2592 / 1242
-------------------------------------------------------------------------
Offset:              2.400ns (Levels of Logic = 6)
  Source:            active_video_in (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: clk rising

  Data Path: active_video_in to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'v_tc_vid_in_0:active_video_in'
     SEC:in->out           2   0.053   0.491  sec_inst (sec_net)
     SEC:in->out          14   0.053   0.498  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.291   0.000  sec_inst (sec_net)
     SEC:in->out          12   0.204   0.471  sec_inst (sec_net)
     SEC:in                    0.200          sec_inst
    ----------------------------------------
    Total                      2.400ns (0.940ns logic, 1.460ns route)
                                       (39.23777247150560000gic, 60.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_aclk'
  Total number of paths / destination ports: 108 / 62
-------------------------------------------------------------------------
Offset:              1.019ns (Levels of Logic = 2)
  Source:            s_axi_aresetn (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: s_axi_aclk rising

  Data Path: s_axi_aresetn to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'v_tc_vid_in_0:s_axi_aresetn'
     SEC:in->out           2   0.053   0.405  sec_inst (sec_net)
     SEC:in                    0.325          sec_inst
    ----------------------------------------
    Total                      1.019ns (0.614ns logic, 0.405ns route)
                                       (60.33777247150560000gic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_aclk'
  Total number of paths / destination ports: 42 / 39
-------------------------------------------------------------------------
Offset:              0.847ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       s_axi_awready (PAD)
  Source Clock:      s_axi_aclk rising

  Data Path: sec_inst to s_axi_awready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            5   0.282   0.512  sec_inst (sec_net)
     SEC:in->out           0   0.053   0.000  sec_inst (sec_net)
     end scope: 'v_tc_vid_in_0:s_axi_awready'
    ----------------------------------------
    Total                      0.847ns (0.335ns logic, 0.512ns route)
                                       (39.63777247150560000gic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 1)
  Source:            sec_inst (FF)
  Destination:       intc_if<12> (PAD)
  Source Clock:      clk rising

  Data Path: sec_inst to intc_if<12>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            4   0.282   0.000  sec_inst (sec_net)
     end scope: 'v_tc_vid_in_0:intc_if<12>'
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.03777247150560000gic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.893|         |         |         |
s_axi_aclk     |    0.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.706|         |         |         |
s_axi_aclk     |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 51.00 secs
Total CPU time to Xst completion: 47.76 secs
 
--> 


Total memory usage is 723128 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   18 (   0 filtered)
Number of infos    :    5 (   0 filtered)

INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 338
- Running XST synthesis
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

   The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system_v_tc_vid_out_0_wrapper>.
    Related source file is "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/hdl/system_v_tc_vid_out_0_wrapper.vhd".
INFO:Xst:3210 - "/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/hdl/system_v_tc_vid_out_0_wrapper.vhd" line 192: Output port <field_id_out> of the instance <v_tc_vid_out_0> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <system_v_tc_vid_out_0_wrapper> synthesized.

Synthesizing Secure Unit <v_tc>.
Secure Unit <v_tc> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <param_cfg<16:11>> (without init value) have a constant value of 0 in block <tc_generator>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system_v_tc_vid_out_0_wrapper> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system_v_tc_vid_out_0_wrapper, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system_v_tc_vid_out_0_wrapper.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1930
#      GND                         : 1
#      INV                         : 30
#      LUT1                        : 31
#      LUT2                        : 33
#      LUT3                        : 55
#      LUT4                        : 468
#      LUT5                        : 315
#      LUT6                        : 788
#      MUXCY                       : 51
#      MUXF7                       : 77
#      MUXF8                       : 24
#      VCC                         : 1
#      XORCY                       : 56
# FlipFlops/Latches                : 1480
#      FD                          : 295
#      FDR                         : 785
#      FDRE                        : 272
#      FDS                         : 115
#      FDSE                        : 13

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1480  out of  106400     1% 
 Number of Slice LUTs:                 1720  out of  53200     3% 
    Number used as Logic:              1720  out of  53200     3% 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2460
   Number with an unused Flip Flop:     980  out of   2460    39% 
   Number with an unused LUT:           740  out of   2460    30% 
   Number of fully used LUT-FF pairs:   740  out of   2460    30% 
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         155
 Number of bonded IOBs:                   0  out of    200     0% 

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                          | Load  |
-----------------------------------+------------------------------------------------+-------+
clk                                | NONE(v_tc_vid_out_0/gen_v0chroma_start_0)      | 1279  |
s_axi_aclk                         | NONE(v_tc_vid_out_0/U_VIDEO_CTRL/proc_sync1_44)| 201   |
-----------------------------------+------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.566ns (Maximum Frequency: 280.414MHz)
   Minimum input arrival time before clock: 1.909ns
   Maximum output required time after clock: 0.847ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.566ns (frequency: 280.414MHz)
  Total number of paths / destination ports: 19418 / 2410
-------------------------------------------------------------------------
Delay:               3.566ns (Levels of Logic = 6)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out          149   0.282   0.917  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.635  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.217   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.413  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      3.566ns (0.775ns logic, 2.791ns route)
                                       (21.73777247150560000gic, 78.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 's_axi_aclk'
  Clock period: 1.839ns (frequency: 543.774MHz)
  Total number of paths / destination ports: 313 / 206
-------------------------------------------------------------------------
Delay:               1.839ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      s_axi_aclk rising
  Destination Clock: s_axi_aclk rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out           11   0.282   0.791  sec_inst (sec_net)
     SEC:in->out           3   0.053   0.649  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      1.839ns (0.399ns logic, 1.440ns route)
                                       (21.73777247150560000gic, 78.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1756 / 1170
-------------------------------------------------------------------------
Offset:              1.909ns (Levels of Logic = 4)
  Source:            clken (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: clk rising

  Data Path: clken to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'v_tc_vid_out_0:clken'
     SEC:in->out          32   0.053   0.788  sec_inst (sec_net)
     SEC:in->out          24   0.053   0.748  sec_inst (sec_net)
     SEC:in->out           1   0.053   0.000  sec_inst (sec_net)
     SEC:in                    0.011          sec_inst
    ----------------------------------------
    Total                      1.909ns (0.373ns logic, 1.536ns route)
                                       (19.53777247150560000gic, 80.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 's_axi_aclk'
  Total number of paths / destination ports: 108 / 62
-------------------------------------------------------------------------
Offset:              1.019ns (Levels of Logic = 2)
  Source:            s_axi_aresetn (PAD)
  Destination:       sec_inst (FF)
  Destination Clock: s_axi_aclk rising

  Data Path: s_axi_aresetn to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'v_tc_vid_out_0:s_axi_aresetn'
     SEC:in->out           2   0.053   0.405  sec_inst (sec_net)
     SEC:in                    0.325          sec_inst
    ----------------------------------------
    Total                      1.019ns (0.614ns logic, 0.405ns route)
                                       (60.33777247150560000gic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 's_axi_aclk'
  Total number of paths / destination ports: 42 / 39
-------------------------------------------------------------------------
Offset:              0.847ns (Levels of Logic = 2)
  Source:            sec_inst (FF)
  Destination:       s_axi_awready (PAD)
  Source Clock:      s_axi_aclk rising

  Data Path: sec_inst to s_axi_awready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            5   0.282   0.512  sec_inst (sec_net)
     SEC:in->out           0   0.053   0.000  sec_inst (sec_net)
     end scope: 'v_tc_vid_out_0:s_axi_awready'
    ----------------------------------------
    Total                      0.847ns (0.335ns logic, 0.512ns route)
                                       (39.63777247150560000gic, 60.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              0.282ns (Levels of Logic = 1)
  Source:            sec_inst (FF)
  Destination:       intc_if<16> (PAD)
  Source Clock:      clk rising

  Data Path: sec_inst to intc_if<16>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            3   0.282   0.000  sec_inst (sec_net)
     end scope: 'v_tc_vid_out_0:intc_if<16>'
    ----------------------------------------
    Total                      0.282ns (0.282ns logic, 0.000ns route)
                                       (100.03777247150560000gic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.566|         |         |         |
s_axi_aclk     |    0.692|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock s_axi_aclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    0.698|         |         |         |
s_axi_aclk     |    1.839|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 52.00 secs
Total CPU time to Xst completion: 48.96 secs
 
--> 


Total memory usage is 721860 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   57 (   0 filtered)
Number of infos    :    4 (   0 filtered)


Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 55 -
Running NGCBUILD
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/axi4
lite_0_wrapper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_vdma_0_wrapper INSTANCE:axi_vdma_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 261
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_vdma_0_wrapper.ngc
../system_axi_vdma_0_wrapper

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/axi_
vdma_0_wrapper/system_axi_vdma_0_wrapper.ngc" ...
Loading design module
"../system_axi_vdma_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_vdma_0_wrapper_fifo_generator_v9_3_2.ngc"...
Loading design module
"../system_axi_vdma_0_wrapper_fifo_generator_v9_3_3.ngc"...
Loading design module
"../system_axi_vdma_0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_vdma_0_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_vdma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_vdma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 290
- Running NGCBUILD
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngcbuild -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/axi_
interconnect_1_wrapper/system_axi_interconnect_1_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_1_wrapper_fifo_generator_v9_1_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1164.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
.... Copying flowfile /remote/Xilinx/14.6/ISE/xilinx/data/fpga.flw into working
directory
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation 

Using Flow File:
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/fpga.
flw 
Using Option File(s): 
 /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/xflo
w.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syste
m.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" ...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_vid_in_axi4s_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_axi4s_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_sws_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_leds_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_btns_5bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_iic_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_led_pwm_0_wrapper.ngc"...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ncf" to module "v_tc_vid_out_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ncf" to module "v_tc_vid_in_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_658_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_P
   TR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_
   o_MUX_658_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_635_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_646_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_635_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_646_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WR
   ACK' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 260

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  14 sec
Total CPU time to NGDBUILD completion:  1 min  8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</remote/Xilinx/14.6/EDK/data/Xdh_PrimTypeLib.xda> with local file
</remote/Xilinx/14.6/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<15>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<15>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<14>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<14>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<13>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<13>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<12>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<12>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<11>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<11>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<10>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<10>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<9>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<9>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<8>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<8>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<7>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<7>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<6>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<6>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<5>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<5>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<4>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<4>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<3>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<3>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<2>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<2>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<1>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<1>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<0>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_video_pin<0>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_spdif_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_spdif_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_clk_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_out_0_io_hdmio_clk_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_iic_0_Sda_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_iic_0_Sda_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_iic_0_Scl_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_iic_0_Scl_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_video_clk1_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_video_clk1_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_clk_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_clk_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<15>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<15>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<14>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<14>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<13>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<13>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<12>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<12>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<11>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<11>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<10>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<10>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<9>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<9>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<8>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<8>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<7>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<7>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<6>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<6>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<5>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<5>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<4>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<4>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<3>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<3>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<2>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<2>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<1>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<1>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<0>" has
   an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_video_pin<0>" is
   not constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<15>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<9>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<8>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_iic_0_Reset_pin" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_iic_0_Reset_pin" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_vblank_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_vblank_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_hblank_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_hblank_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_de_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_de_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_audio_spdif_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_audio_spdif_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group
   "v_tc_vid_in_0_async_clock_conv_FFDEST" have been optimized out of the
   design.
WARNING:MapLib:41 - All members of TNM group
   "v_tc_vid_in_0_vid_async_clock_conv_FFDEST" have been optimized out of the
   design.
WARNING:MapLib:48 - The timing specification "TS_v_tc_vid_in_0_async_clock_conv"
   has been discarded because its TO group
   (v_tc_vid_in_0_async_clock_conv_FFDEST) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_v_tc_vid_in_0_vid_async_clock_conv" has been discarded because its TO
   group (v_tc_vid_in_0_vid_async_clock_conv_FFDEST) was optimized away.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 57 secs 
Total CPU  time at the beginning of Placer: 53 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:9e251300) REAL time: 1 mins 2 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 81 IOs, 21 are locked
   and 60 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
ERROR:Place:207 - Due to SelectIO banking constraints, the IOBs in your design
   cannot be automatically placed.

   Each Group of a specific Standard is listed.
   Standard LVCMOS18 (Vref=NR Vcco=1.80 Terminate=none) 60 IOs, 0 locked.
     (19-Inputs, 39-Outputs, 2-Bidirectional)
   Standard LVCMOS25 (Vref=NR Vcco=2.50 Terminate=none) 13 IOs, 13 locked.
     (0-Inputs, 0-Outputs, 13-Bidirectional)
   Standard LVCMOS33 (Vref=NR Vcco=3.30 Terminate=none) 8 IOs, 8 locked.
     (0-Inputs, 8-Outputs, 0-Bidirectional)

   Bank Summary
   ____________
   If an IOB is placed in a dedicated Vref site, it will be indicated by the
   word 'Vref' at the end of a summary row. IOBs can be placed in a bank's Vref
   sites when none of the IOBs in the bank require a Vref site.
   NR - means Not Required, L - means Locked IOB

   Bank 33 has 50 pads, 8 (16%) are utilized.
   +===========================+====+==============+======+======+==============
   +======+
   | Name                      | IO | Select Std   | Vref | Vcco | Pad         
   | Pin  |
   |---------------------------+----+--------------+------+------+--------------
   +------|
   | LEDs_8Bits_TRI_IO<6>      | O  | LVCMOS33     |      | 3.30 | IOB_X1Y49   
   | U19  | None     L
   | LEDs_8Bits_TRI_IO<1>      | O  | LVCMOS33     |      | 3.30 | IOB_X1Y48   
   | T21  | None     L
   | LEDs_8Bits_TRI_IO<3>      | O  | LVCMOS33     |      | 3.30 | IOB_X1Y47   
   | U21  | None     L
   | LEDs_8Bits_TRI_IO<0>      | O  | LVCMOS33     |      | 3.30 | IOB_X1Y46   
   | T22  | None     L
   | LEDs_8Bits_TRI_IO<2>      | O  | LVCMOS33     |      | 3.30 | IOB_X1Y45   
   | U22  | None     L
   | LEDs_8Bits_TRI_IO<4>      | O  | LVCMOS33     |      | 3.30 | IOB_X1Y44   
   | V22  | None     L
   | LEDs_8Bits_TRI_IO<5>      | O  | LVCMOS33     |      | 3.30 | IOB_X1Y43   
   | W22  | None     L
   | LEDs_8Bits_TRI_IO<7>      | O  | LVCMOS33     |      | 3.30 | IOB_X1Y0    
   | U14  | None     L
   +===========================+====+==============+======+======+==============
   +======+

   Bank 34 has 50 pads, 6 (12%) are utilized.
   +===========================+====+==============+======+======+==============
   +======+
   | Name                      | IO | Select Std   | Vref | Vcco | Pad         
   | Pin  |
   |---------------------------+----+--------------+------+------+--------------
   +------|
   | SWs_8Bits_TRI_IO<7>       | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y88   
   | M15  | None     L
   | BTNs_5Bits_TRI_IO<2>      | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y62   
   | N15  | None     L
   | BTNs_5Bits_TRI_IO<3>      | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y54   
   | R18  | None     L
   | BTNs_5Bits_TRI_IO<4>      | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y53   
   | T18  | None     L
   | BTNs_5Bits_TRI_IO<0>      | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y52   
   | P16  | None     L
   | BTNs_5Bits_TRI_IO<1>      | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y51   
   | R16  | None     L
   +===========================+====+==============+======+======+==============
   +======+

   Bank 35 has 50 pads, 7 (14%) are utilized.
   +===========================+====+==============+======+======+==============
   +======+
   | Name                      | IO | Select Std   | Vref | Vcco | Pad         
   | Pin  |
   |---------------------------+----+--------------+------+------+--------------
   +------|
   | SWs_8Bits_TRI_IO<6>       | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y149  
   | H17  | None     L
   | SWs_8Bits_TRI_IO<4>       | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y112  
   | H19  | None     L
   | SWs_8Bits_TRI_IO<3>       | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y104  
   | F21  | None     L
   | SWs_8Bits_TRI_IO<0>       | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y103  
   | F22  | None     L
   | SWs_8Bits_TRI_IO<2>       | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y102  
   | H22  | None     L
   | SWs_8Bits_TRI_IO<1>       | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y101  
   | G22  | None     L
   | SWs_8Bits_TRI_IO<5>       | IO | LVCMOS25     | NR   | 2.50 | IOB_X1Y100  
   | H18  | None     L
   +===========================+====+==============+======+======+==============
   +======+


Phase 2.7  Design Feasibility Check (Checksum:9e251300) REAL time: 1 mins 3 secs 

Total REAL time to Placer completion: 1 mins 3 secs 
Total CPU  time to Placer completion: 59 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings : 130
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   LED23
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   LED27
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Dec  1 19:15:29 2014
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   93 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   107 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   121 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   135 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   226 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   291 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   93 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   107 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   121 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   135 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   226 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   291 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   93 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   107 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   121 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   135 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   226 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   291 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   93 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   107 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   121 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   135 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   226 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   291 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   93 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   107 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   121 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   135 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   226 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   291 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v2_01_a;d=pg043_v
   _vid_in_axi4s.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v2_01_a;d=pg044_
   v_axis_vid_out.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing fmc_imageon_iic_0.jpg.....
Rasterizing fmc_imageon_hdmi_out_0.jpg.....
Rasterizing v_vid_in_axi4s_0.jpg.....
Rasterizing v_axi4s_vid_out_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing led_pwm_0.jpg.....
Rasterizing fmc_imageon_hdmi_in_0.jpg.....
Rasterizing v_tc_vid_in_0.jpg.....
Rasterizing v_tc_vid_out_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   93 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   107 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   121 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   135 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   226 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   291 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   93 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   107 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   121 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   135 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   226 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   291 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to
   VCC -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR:
   v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be
   driven to GND -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR:
   v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_in_0.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Cannot determine frequency of clk or aclk for v_tc_vid_in_0; 
WARNING:EDK -  generating 2 NS DATAPATHONLY constraint for asynchronous 
WARNING:EDK -  clock-converter data pathways.

INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_out_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_out_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 380
- processing license
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 398
- processing license
Completion time: 4.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 85 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 93 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 107
- Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 121
- Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 135
- Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:fmc_imageon_iic_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 226
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_out INSTANCE:fmc_imageon_hdmi_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 238
- Copying cache implementation netlist
IPNAME:v_vid_in_axi4s INSTANCE:v_vid_in_axi4s_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 254
- Copying cache implementation netlist
IPNAME:v_axi4s_vid_out INSTANCE:v_axi4s_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 272
- Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 291
- Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 320
- Copying cache implementation netlist
IPNAME:led_pwm INSTANCE:led_pwm_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 328
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_in INSTANCE:fmc_imageon_hdmi_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 367
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 380
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 398
- Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 25.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Using Flow File:
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/fpga.
flw 
Using Option File(s): 
 /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/xflo
w.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syste
m.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" ...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_vid_in_axi4s_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_axi4s_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_sws_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_leds_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_btns_5bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_iic_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_led_pwm_0_wrapper.ngc"...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ncf" to module "v_tc_vid_out_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ncf" to module "v_tc_vid_in_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_658_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_658_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_635_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_646_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_635_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_646_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WR
   ACK' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 260

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  11 sec
Total CPU time to NGDBUILD completion:  1 min  9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</remote/Xilinx/14.6/EDK/data/Xdh_PrimTypeLib.xda> with local file
</remote/Xilinx/14.6/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<15>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<15>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<14>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<14>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<13>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<13>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<12>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<12>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<11>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<11>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<10>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<10>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<9>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<9>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<8>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<8>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<7>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<7>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<6>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<6>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<5>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<5>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<4>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<4>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<3>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<3>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<2>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<2>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<1>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<1>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<0>" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_data_pin<0>" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_vblank_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_vblank_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_hblank_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_hblank_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_video_de_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_video_de_pin" is not
   constrained (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "fmc_imageon_hdmi_in_0_audio_spdif_pin" has an
   undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "fmc_imageon_hdmi_in_0_audio_spdif_pin" is not
   constrained (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:41 - All members of TNM group
   "v_tc_vid_in_0_async_clock_conv_FFDEST" have been optimized out of the
   design.
WARNING:MapLib:41 - All members of TNM group
   "v_tc_vid_in_0_vid_async_clock_conv_FFDEST" have been optimized out of the
   design.
WARNING:MapLib:48 - The timing specification "TS_v_tc_vid_in_0_async_clock_conv"
   has been discarded because its TO group
   (v_tc_vid_in_0_async_clock_conv_FFDEST) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_v_tc_vid_in_0_vid_async_clock_conv" has been discarded because its TO
   group (v_tc_vid_in_0_vid_async_clock_conv_FFDEST) was optimized away.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 59 secs 
Total CPU  time at the beginning of Placer: 55 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:706c1f78) REAL time: 1 mins 3 secs 

Phase 2.7  Design Feasibility Check
INFO:Place:834 - Only a subset of IOs are locked. Out of 111 IOs, 91 are locked
   and 20 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 

ERROR:Place:866 - Not enough valid sites to place the following IOBs:
   IO Standard: Name = LVCMOS18, VREF = NR, VCCO = 1.80, TERM = NONE, DIR =
   OUTPUT, DRIVE_STR = 12
   	fmc_imageon_hdmi_in_0_video_hblank_pin
   	fmc_imageon_hdmi_in_0_video_data_pin<12>
   	fmc_imageon_hdmi_in_0_video_data_pin<11>
   	fmc_imageon_hdmi_in_0_video_data_pin<14>
   	fmc_imageon_hdmi_in_0_video_data_pin<13>
   	fmc_imageon_hdmi_in_0_video_data_pin<10>
   	fmc_imageon_hdmi_in_0_video_data_pin<15>
   	fmc_imageon_hdmi_in_0_video_de_pin
   	fmc_imageon_hdmi_in_0_video_vblank_pin
   	fmc_imageon_hdmi_in_0_audio_spdif_pin
   	fmc_imageon_hdmi_in_0_video_data_pin<9>
   	fmc_imageon_hdmi_in_0_video_data_pin<5>
   	fmc_imageon_hdmi_in_0_video_data_pin<6>
   	fmc_imageon_hdmi_in_0_video_data_pin<7>
   	fmc_imageon_hdmi_in_0_video_data_pin<8>
   	fmc_imageon_hdmi_in_0_video_data_pin<1>
   	fmc_imageon_hdmi_in_0_video_data_pin<2>
   	fmc_imageon_hdmi_in_0_video_data_pin<3>
   	fmc_imageon_hdmi_in_0_video_data_pin<4>
   	fmc_imageon_hdmi_in_0_video_data_pin<0>

   This may be due to either an insufficient number of sites available on the
   device, too many prohibited sites,
   or incompatible I/O Standards locked or range constrained to I/O Banks with
   valid sites.
       This situation could possibly be resolved by one (or all) of the
   following actions:
   a) Grouping IOBs of similar standards into a minimum amount of I/O Banks by
   using LOC or range constraints.
   b) Maximizing available I/O Banks resources for special IOBs by choosing
   lower capacity I/O Banks if possible.
   c) If applicable, decreasing the number of user prohibited sites or using a
   larger device.

Phase 2.7  Design Feasibility Check (Checksum:706c1f78) REAL time: 1 mins 5 secs 

Total REAL time to Placer completion: 1 mins 5 secs 
Total CPU  time to Placer completion: 1 mins 2 secs 
ERROR:Pack:1654 - The timing-driven placement phase encountered an error.

Mapping completed.
See MAP report file "system_map.mrp" for details.
Problem encountered during the packing phase.

Design Summary
--------------
Number of errors   :   2
Number of warnings :  50
ERROR:Xflow - Program map returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


Save project successfully

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR: fmc_imageon_hdmi_in_0_audio_spdif - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 316 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Dec  1 19:25:36 2014
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v2_01_a;d=pg043_v
   _vid_in_axi4s.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v2_01_a;d=pg044_
   v_axis_vid_out.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing fmc_imageon_iic_0.jpg.....
Rasterizing fmc_imageon_hdmi_out_0.jpg.....
Rasterizing v_vid_in_axi4s_0.jpg.....
Rasterizing v_axi4s_vid_out_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing led_pwm_0.jpg.....
Rasterizing fmc_imageon_hdmi_in_0.jpg.....
Rasterizing v_tc_vid_in_0.jpg.....
Rasterizing v_tc_vid_out_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to
   VCC -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR:
   v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be
   driven to GND -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR:
   fmc_imageon_hdmi_in_0_audio_spdif - floating connection -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   369 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR:
   v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_in_0.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Cannot determine frequency of clk or aclk for v_tc_vid_in_0; 
WARNING:EDK -  generating 2 NS DATAPATHONLY constraint for asynchronous 
WARNING:EDK -  clock-converter data pathways.

INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_out_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_out_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 375
- processing license
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 393
- processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 80 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102
- Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116
- Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130
- Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:fmc_imageon_iic_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_out INSTANCE:fmc_imageon_hdmi_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 233
- Copying cache implementation netlist
IPNAME:v_vid_in_axi4s INSTANCE:v_vid_in_axi4s_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 249
- Copying cache implementation netlist
IPNAME:v_axi4s_vid_out INSTANCE:v_axi4s_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 267
- Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 286
- Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 315
- Copying cache implementation netlist
IPNAME:led_pwm INSTANCE:led_pwm_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 323
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_in INSTANCE:fmc_imageon_hdmi_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 362
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 375
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 393
- Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 23.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Using Flow File:
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/fpga.
flw 
Using Option File(s): 
 /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/xflo
w.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syste
m.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" ...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_vid_in_axi4s_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_axi4s_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_sws_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_leds_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_btns_5bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_iic_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_led_pwm_0_wrapper.ngc"...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ncf" to module "v_tc_vid_out_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ncf" to module "v_tc_vid_in_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF
   _CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_6
   64_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_658_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_658_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_635_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_646_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_635_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_646_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WR
   ACK' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 260

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  12 sec
Total CPU time to NGDBUILD completion:  1 min  9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</remote/Xilinx/14.6/EDK/data/Xdh_PrimTypeLib.xda> with local file
</remote/Xilinx/14.6/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin connected
   to top level port fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin has been removed.
WARNING:MapLib:41 - All members of TNM group
   "v_tc_vid_in_0_async_clock_conv_FFDEST" have been optimized out of the
   design.
WARNING:MapLib:41 - All members of TNM group
   "v_tc_vid_in_0_vid_async_clock_conv_FFDEST" have been optimized out of the
   design.
WARNING:MapLib:48 - The timing specification "TS_v_tc_vid_in_0_async_clock_conv"
   has been discarded because its TO group
   (v_tc_vid_in_0_async_clock_conv_FFDEST) was optimized away.
WARNING:MapLib:48 - The timing specification
   "TS_v_tc_vid_in_0_vid_async_clock_conv" has been discarded because its TO
   group (v_tc_vid_in_0_vid_async_clock_conv_FFDEST) was optimized away.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 58 secs 
Total CPU  time at the beginning of Placer: 56 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:ed4e25a0) REAL time: 1 mins 3 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:ed4e25a0) REAL time: 1 mins 4 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:ed4e25a0) REAL time: 1 mins 4 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:42508076) REAL time: 1 mins 16 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:42508076) REAL time: 1 mins 16 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:42508076) REAL time: 1 mins 16 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:42508076) REAL time: 1 mins 17 secs 

Phase 8.8  Global Placement
..................................
......................................................................................................................................
.........................................................................................................................................
................................................
Phase 8.8  Global Placement (Checksum:8039410) REAL time: 4 mins 15 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:8039410) REAL time: 4 mins 15 secs 

Phase 10.18  Placement Optimization
Trying to terminate Process...

ERROR:Xflow:225 - map: application received signal 15.
ERROR:Xflow:226 - Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR: fmc_imageon_hdmi_in_0_audio_spdif - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 316 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Dec  1 19:34:52 2014
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v2_01_a;d=pg043_v
   _vid_in_axi4s.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v2_01_a;d=pg044_
   v_axis_vid_out.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing fmc_imageon_iic_0.jpg.....
Rasterizing fmc_imageon_hdmi_out_0.jpg.....
Rasterizing v_vid_in_axi4s_0.jpg.....
Rasterizing v_axi4s_vid_out_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing led_pwm_0.jpg.....
Rasterizing fmc_imageon_hdmi_in_0.jpg.....
Rasterizing v_tc_vid_in_0.jpg.....
Rasterizing v_tc_vid_out_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   286 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to
   VCC -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR:
   v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be
   driven to GND -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR:
   fmc_imageon_hdmi_in_0_audio_spdif - floating connection -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   369 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR:
   v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_out_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_out_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 375
- processing license
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 394
- processing license
Completion time: 4.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 80 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102
- Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116
- Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130
- Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:fmc_imageon_iic_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_out INSTANCE:fmc_imageon_hdmi_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 233
- Copying cache implementation netlist
IPNAME:v_vid_in_axi4s INSTANCE:v_vid_in_axi4s_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 249
- Copying cache implementation netlist
IPNAME:v_axi4s_vid_out INSTANCE:v_axi4s_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 267
- Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 286
- Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 315
- Copying cache implementation netlist
IPNAME:led_pwm INSTANCE:led_pwm_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 323
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_in INSTANCE:fmc_imageon_hdmi_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 362
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 375
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 394
- Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 22.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Using Flow File:
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/fpga.
flw 
Using Option File(s): 
 /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/xflo
w.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syste
m.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" ...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_vid_in_axi4s_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_axi4s_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_sws_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_leds_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_btns_5bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_iic_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_led_pwm_0_wrapper.ngc"...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ncf" to module "v_tc_vid_in_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ncf" to module "v_tc_vid_out_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTH
   R_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_
   o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_658_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_658_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_635_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_646_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_635_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_646_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WR
   ACK' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 260

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  13 sec
Total CPU time to NGDBUILD completion:  1 min  8 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</remote/Xilinx/14.6/EDK/data/Xdh_PrimTypeLib.xda> with local file
</remote/Xilinx/14.6/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin connected
   to top level port fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 8 secs 
Total CPU  time at the beginning of Placer: 59 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7c3e7418) REAL time: 1 mins 14 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7c3e7418) REAL time: 1 mins 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7c3e7418) REAL time: 1 mins 16 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:723a9247) REAL time: 1 mins 29 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:723a9247) REAL time: 1 mins 29 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:723a9247) REAL time: 1 mins 29 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:723a9247) REAL time: 1 mins 30 secs 

Phase 8.8  Global Placement
..................................
........................................................................................................................................................
.........................................................................................................................................
.......................................................................................................................................................
Phase 8.8  Global Placement (Checksum:eb0d2f1a) REAL time: 4 mins 37 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:eb0d2f1a) REAL time: 4 mins 38 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:c08115be) REAL time: 5 mins 8 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:c08115be) REAL time: 5 mins 8 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:c08115be) REAL time: 5 mins 9 secs 

Total REAL time to Placer completion: 5 mins 10 secs 
Total CPU  time to Placer completion: 5 mins 1 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 9,669 out of 106,400    9%
    Number used as Flip Flops:               9,669
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      9,805 out of  53,200   18%
    Number used as logic:                    9,094 out of  53,200   17%
      Number using O6 output only:           6,874
      Number using O5 output only:             193
      Number using O5 and O6:                2,027
      Number used as ROM:                        0
    Number used as Memory:                     443 out of  17,400    2%
      Number used as Dual Port RAM:             18
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 14
      Number used as Single Port RAM:            0
      Number used as Shift Register:           425
        Number using O6 output only:           413
        Number using O5 output only:             0
        Number using O5 and O6:                 12
    Number used exclusively as route-thrus:    268
      Number with same-slice register load:    230
      Number with same-slice carry load:        33
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,572 out of  13,300   34%
  Number of LUT Flip Flop pairs used:       13,004
    Number with an unused Flip Flop:         4,151 out of  13,004   31%
    Number with an unused LUT:               3,199 out of  13,004   24%
    Number of fully used LUT-FF pairs:       5,654 out of  13,004   43%
    Number of unique control sets:             417
    Number of slice register sites lost
      to control set restrictions:           1,510 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     200   45%
    Number of LOCed IOBs:                       90 out of      90  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             69

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  6 out of     280    2%
    Number using RAMB18E1 only:                  6
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       16 out of     200    8%
    Number used as ILOGICE2s:                   16
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       52 out of     200   26%
    Number used as OLOGICE2s:                   52
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.03

Peak Memory Usage:  1650 MB
Total REAL time to MAP completion:  5 mins 23 secs 
Total CPU time to MAP completion:   5 mins 13 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/data/parBmgr.acd> with local file
</remote/Xilinx/14.6/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.07 2013-06-08".



Device Utilization Summary:

   Number of BUFGs                           5 out of 32     15%
   Number of ILOGICE2s                      16 out of 200     8%
   Number of External IOB33s                90 out of 200    45%
      Number of LOCed IOB33s                90 out of 90    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of OLOGICE2s                      52 out of 200    26%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       6 out of 280     2%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       4572 out of 13300  34%
   Number of Slice Registers              9669 out of 106400  9%
      Number used as Flip Flops           9669
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   9805 out of 53200  18%
   Number of Slice LUT-Flip Flop pairs   12692 out of 53200  23%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 31 secs 
Finished initial Timing Analysis.  REAL time: 31 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 62848 unrouted;      REAL time: 33 secs 

Phase  2  : 53105 unrouted;      REAL time: 37 secs 

Phase  3  : 18657 unrouted;      REAL time: 56 secs 

Phase  4  : 18734 unrouted; (Setup:0, Hold:90795, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:77607, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:77607, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:77607, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:77607, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 34 secs 
Total REAL time to Router completion: 1 mins 34 secs 
Total CPU time to Router completion: 1 mins 37 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y30| No   | 1586 |  0.437     |  2.056      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  779 |  0.436     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageon_video_cl |              |      |      |            |             |
|        k1_pin_BUFGP |BUFGCTRL_X0Y29| No   |  398 |  0.367     |  2.077      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageon_hdmi_in_ |              |      |      |            |             |
|     0_clk_pin_BUFGP |BUFGCTRL_X0Y28| No   |  486 |  0.440     |  2.076      |
+---------------------+--------------+------+------+------------+-------------+
|led_pwm_0/led_pwm_0/ |              |      |      |            |             |
|USER_LOGIC_I/prescal |              |      |      |            |             |
|     er/out_clk_BUFG | BUFGCTRL_X0Y0| No   |   38 |  0.122     |  1.860      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.011ns|     9.989ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.016ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.015ns|     6.985ns|       0|           0
  1" 142.857 MHz HIGH 50% | HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmii_clk = PERIOD TIMEGRP "hdmii_clk" | SETUP       |     0.035ns|     6.699ns|       0|           0
   148.5 MHz HIGH 50% | HOLD        |     0.022ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_vout_clk = PERIOD TIMEGRP "vout_clk" 1 | SETUP       |     0.188ns|     6.546ns|       0|           0
  48.5 MHz HIGH 50% | HOLD        |     0.113ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_in_0_vid_async_clock_conv = M | SETUP       |     0.285ns|     1.715ns|       0|           0
  AXDELAY FROM TIMEGRP "FFS" TO TIMEGRP     | HOLD        |     0.181ns|            |       0|           0
       "v_tc_vid_in_0_vid_async_clock_conv_ |             |            |            |        |            
  FFDEST" 2 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_out_0_vid_async_clock_conv =  | SETUP       |     4.606ns|     2.128ns|       0|           0
  MAXDELAY FROM TIMEGRP "FFS" TO         TI | HOLD        |     0.186ns|            |       0|           0
  MEGRP "v_tc_vid_out_0_vid_async_clock_con |             |            |            |        |            
  v_FFDEST" 6.734 ns         DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_out_0_async_clock_conv = MAXD | SETUP       |     7.690ns|     2.310ns|       0|           0
  ELAY FROM TIMEGRP "FFS" TO TIMEGRP        | HOLD        |     0.305ns|            |       0|           0
    "v_tc_vid_out_0_async_clock_conv_FFDEST |             |            |            |        |            
  " 10 ns DATAPATHONLY                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_in_0_async_clock_conv = MAXDE | SETUP       |     7.942ns|     2.058ns|       0|           0
  LAY FROM TIMEGRP "FFS" TO TIMEGRP         | HOLD        |     0.371ns|            |       0|           0
   "v_tc_vid_in_0_async_clock_conv_FFDEST"  |             |            |            |        |            
  10 ns DATAPATHONLY                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     8.542ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.771ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.123ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.100ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 38 secs 
Total CPU time to PAR completion: 1 mins 41 secs 

Peak Memory Usage:  1264 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.07 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 309240 paths, 0 nets, and 53948 connections

Design statistics:
   Minimum period:   9.989ns (Maximum frequency: 100.110MHz)
   Maximum path delay from/to any node:   2.310ns


Analysis completed Mon Dec  1 19:45:35 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 34 secs 


xflow done!
touch __xps/system_routed
xilperl /remote/Xilinx/14.6/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Dec  1 19:45:53 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Dec  1 19:51:37 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 287 
WARNING:EDK - UCF file has reference to the following nonexistent external port(s), please revise UCF file.
   fmc_imageon_iic_0_Reset_pin
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 286 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 286 
Warning - external port fmc_imageon_iic_0_Reset_pin width [1] does not match net fmc_imageon_iic_0_Gpo width [8]

Running DRCs...

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR: fmc_imageon_hdmi_in_0_audio_spdif - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 369 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR: fmc_imageon_hdmi_in_0_audio_spdif - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 369 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Dec  1 22:03:08 2014
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v2_01_a;d=pg043_v
   _vid_in_axi4s.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v2_01_a;d=pg044_
   v_axis_vid_out.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing fmc_imageon_iic_0.jpg.....
Rasterizing fmc_imageon_hdmi_out_0.jpg.....
Rasterizing v_vid_in_axi4s_0.jpg.....
Rasterizing v_axi4s_vid_out_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing led_pwm_0.jpg.....
Rasterizing fmc_imageon_hdmi_in_0.jpg.....
Rasterizing v_tc_vid_in_0.jpg.....
Rasterizing v_tc_vid_out_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to
   VCC -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR:
   v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be
   driven to GND -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR:
   fmc_imageon_hdmi_in_0_audio_spdif - floating connection -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   370 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR:
   v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_out_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_out_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 376
- processing license
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 395
- processing license
Completion time: 4.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 80 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102
- Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116
- Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130
- Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:fmc_imageon_iic_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_out INSTANCE:fmc_imageon_hdmi_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 234
- Copying cache implementation netlist
IPNAME:v_vid_in_axi4s INSTANCE:v_vid_in_axi4s_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 250
- Copying cache implementation netlist
IPNAME:v_axi4s_vid_out INSTANCE:v_axi4s_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 268
- Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 287
- Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 316
- Copying cache implementation netlist
IPNAME:led_pwm INSTANCE:led_pwm_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 324
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_in INSTANCE:fmc_imageon_hdmi_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 363
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 376
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 395
- Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 26.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Using Flow File:
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/fpga.
flw 
Using Option File(s): 
 /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/xflo
w.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syste
m.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" ...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_vid_in_axi4s_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_axi4s_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_sws_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_leds_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_btns_5bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_iic_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_led_pwm_0_wrapper.ngc"...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ncf" to module "v_tc_vid_in_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ncf" to module "v_tc_vid_out_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF
   _CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_6
   64_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_658_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_658_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_635_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_646_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_635_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_646_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WR
   ACK' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 260

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  11 sec
Total CPU time to NGDBUILD completion:  1 min  9 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</remote/Xilinx/14.6/EDK/data/Xdh_PrimTypeLib.xda> with local file
</remote/Xilinx/14.6/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin connected
   to top level port fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 5 secs 
Total CPU  time at the beginning of Placer: 1 mins 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:7c3e7418) REAL time: 1 mins 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:7c3e7418) REAL time: 1 mins 13 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:7c3e7418) REAL time: 1 mins 13 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:723a9247) REAL time: 1 mins 26 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:723a9247) REAL time: 1 mins 26 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:723a9247) REAL time: 1 mins 26 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:723a9247) REAL time: 1 mins 27 secs 

Phase 8.8  Global Placement
..................................
........................................................................................................................................................
.........................................................................................................................................
.......................................................................................................................................................
Phase 8.8  Global Placement (Checksum:eb0d2f1a) REAL time: 4 mins 31 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:eb0d2f1a) REAL time: 4 mins 32 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:c08115be) REAL time: 4 mins 59 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:c08115be) REAL time: 5 mins 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:c08115be) REAL time: 5 mins 

Total REAL time to Placer completion: 5 mins 1 secs 
Total CPU  time to Placer completion: 4 mins 57 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 9,669 out of 106,400    9%
    Number used as Flip Flops:               9,669
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      9,805 out of  53,200   18%
    Number used as logic:                    9,094 out of  53,200   17%
      Number using O6 output only:           6,874
      Number using O5 output only:             193
      Number using O5 and O6:                2,027
      Number used as ROM:                        0
    Number used as Memory:                     443 out of  17,400    2%
      Number used as Dual Port RAM:             18
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 14
      Number used as Single Port RAM:            0
      Number used as Shift Register:           425
        Number using O6 output only:           413
        Number using O5 output only:             0
        Number using O5 and O6:                 12
    Number used exclusively as route-thrus:    268
      Number with same-slice register load:    230
      Number with same-slice carry load:        33
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,572 out of  13,300   34%
  Number of LUT Flip Flop pairs used:       13,004
    Number with an unused Flip Flop:         4,151 out of  13,004   31%
    Number with an unused LUT:               3,199 out of  13,004   24%
    Number of fully used LUT-FF pairs:       5,654 out of  13,004   43%
    Number of unique control sets:             417
    Number of slice register sites lost
      to control set restrictions:           1,510 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     200   45%
    Number of LOCed IOBs:                       90 out of      90  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             69

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  6 out of     280    2%
    Number using RAMB18E1 only:                  6
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       16 out of     200    8%
    Number used as ILOGICE2s:                   16
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       52 out of     200   26%
    Number used as OLOGICE2s:                   52
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.03

Peak Memory Usage:  1650 MB
Total REAL time to MAP completion:  5 mins 15 secs 
Total CPU time to MAP completion:   5 mins 9 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/data/parBmgr.acd> with local file
</remote/Xilinx/14.6/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.07 2013-06-08".



Device Utilization Summary:

   Number of BUFGs                           5 out of 32     15%
   Number of ILOGICE2s                      16 out of 200     8%
   Number of External IOB33s                90 out of 200    45%
      Number of LOCed IOB33s                90 out of 90    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of OLOGICE2s                      52 out of 200    26%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       6 out of 280     2%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       4572 out of 13300  34%
   Number of Slice Registers              9669 out of 106400  9%
      Number used as Flip Flops           9669
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   9805 out of 53200  18%
   Number of Slice LUT-Flip Flop pairs   12692 out of 53200  23%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 30 secs 
Finished initial Timing Analysis.  REAL time: 31 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 62848 unrouted;      REAL time: 33 secs 

Phase  2  : 53105 unrouted;      REAL time: 37 secs 

Phase  3  : 18657 unrouted;      REAL time: 56 secs 

Phase  4  : 18734 unrouted; (Setup:0, Hold:90795, Component Switching Limit:0)     REAL time: 1 mins 3 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:77607, Component Switching Limit:0)     REAL time: 1 mins 26 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:77607, Component Switching Limit:0)     REAL time: 1 mins 26 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:77607, Component Switching Limit:0)     REAL time: 1 mins 26 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:77607, Component Switching Limit:0)     REAL time: 1 mins 26 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 
Total REAL time to Router completion: 1 mins 33 secs 
Total CPU time to Router completion: 1 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y30| No   | 1586 |  0.437     |  2.056      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  779 |  0.436     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageon_video_cl |              |      |      |            |             |
|        k1_pin_BUFGP |BUFGCTRL_X0Y29| No   |  398 |  0.367     |  2.077      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageon_hdmi_in_ |              |      |      |            |             |
|     0_clk_pin_BUFGP |BUFGCTRL_X0Y28| No   |  486 |  0.440     |  2.076      |
+---------------------+--------------+------+------+------------+-------------+
|led_pwm_0/led_pwm_0/ |              |      |      |            |             |
|USER_LOGIC_I/prescal |              |      |      |            |             |
|     er/out_clk_BUFG | BUFGCTRL_X0Y0| No   |   38 |  0.122     |  1.860      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.011ns|     9.989ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.016ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.015ns|     6.985ns|       0|           0
  1" 142.857 MHz HIGH 50% | HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_hdmii_clk = PERIOD TIMEGRP "hdmii_clk" | SETUP       |     0.035ns|     6.699ns|       0|           0
   148.5 MHz HIGH 50% | HOLD        |     0.022ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_vout_clk = PERIOD TIMEGRP "vout_clk" 1 | SETUP       |     0.188ns|     6.546ns|       0|           0
  48.5 MHz HIGH 50% | HOLD        |     0.113ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_in_0_vid_async_clock_conv = M | SETUP       |     0.285ns|     1.715ns|       0|           0
  AXDELAY FROM TIMEGRP "FFS" TO TIMEGRP     | HOLD        |     0.181ns|            |       0|           0
       "v_tc_vid_in_0_vid_async_clock_conv_ |             |            |            |        |            
  FFDEST" 2 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_out_0_vid_async_clock_conv =  | SETUP       |     4.606ns|     2.128ns|       0|           0
  MAXDELAY FROM TIMEGRP "FFS" TO         TI | HOLD        |     0.186ns|            |       0|           0
  MEGRP "v_tc_vid_out_0_vid_async_clock_con |             |            |            |        |            
  v_FFDEST" 6.734 ns         DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_out_0_async_clock_conv = MAXD | SETUP       |     7.690ns|     2.310ns|       0|           0
  ELAY FROM TIMEGRP "FFS" TO TIMEGRP        | HOLD        |     0.305ns|            |       0|           0
    "v_tc_vid_out_0_async_clock_conv_FFDEST |             |            |            |        |            
  " 10 ns DATAPATHONLY                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_in_0_async_clock_conv = MAXDE | SETUP       |     7.942ns|     2.058ns|       0|           0
  LAY FROM TIMEGRP "FFS" TO TIMEGRP         | HOLD        |     0.371ns|            |       0|           0
   "v_tc_vid_in_0_async_clock_conv_FFDEST"  |             |            |            |        |            
  10 ns DATAPATHONLY                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     8.542ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     2.771ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.123ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.100ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 37 secs 
Total CPU time to PAR completion: 1 mins 43 secs 

Peak Memory Usage:  1265 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.07 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 309240 paths, 0 nets, and 53948 connections

Design statistics:
   Minimum period:   9.989ns (Maximum frequency: 100.110MHz)
   Maximum path delay from/to any node:   2.310ns


Analysis completed Mon Dec  1 22:13:50 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 34 secs 


xflow done!
touch __xps/system_routed
xilperl /remote/Xilinx/14.6/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Dec  1 22:14:07 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Mon Dec  1 22:15:33 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Dec  1 22:16:07 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Dec  1 22:16:39 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Mon Dec  1 22:17:57 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!
INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.


INFO:coreutil - Full license for component <v_tc> allows you to use this component. This license does not give you access to source code implementing this component.

The license for this core was generated for skovarik@iastate.edu on 10/14/2013It is the responsibility of the Licensee of this core to adhere to all terms and conditions of the applicable license agreement when using this core.



Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER VID_IN_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a/data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_BASEFAMILY value to zynq - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock 'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be performed for IPs connected to that clock port, unless they are connected through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is 0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a master on processing_system7 AXI slave interfaces, please use the top half of the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For all other master, any subset of the DDR address can be used. See Xilinx Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR: v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to VCC - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR: v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be driven to GND - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR: axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR: fmc_imageon_hdmi_in_0_audio_spdif - floating connection - /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 369 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR: v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc_v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is overriding PARAMETER C_RANGE_CHECK value to 1 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is overriding PARAMETER C_RANGE_CHECK value to 0 - /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06_a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!

********************************************************************************
At Local date and time: Mon Dec  1 22:35:09 2014
 make -f system.make exporttosdk started...
pscgen -mhs system.mhs -expdir SDK/SDK_Export/hw
Generating ps7_init code for Si version 1.... 
Generating ps7_init code for Si version 2.... 
Generating ps7_init code for Si version 3.... 
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK/SDK_Export/hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:2486 - The bitwidth 52 of new value 0xc00000000fe81 is greater than
   32
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x41200000-0x4120ffff) SWs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	ps7_axi_interconnect_0->axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	ps7_axi_interconnect_0->axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	ps7_axi_interconnect_0->axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	ps7_axi_interconnect_0->axi4lite_0
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0002000-0xe0002fff) ps7_usb_0	ps7_axi_interconnect_0
  (0xe000a000-0xe000afff) ps7_gpio_0	ps7_axi_interconnect_0
  (0xe000b000-0xe000bfff) ps7_ethernet_0	ps7_axi_interconnect_0
  (0xe000d000-0xe000dfff) ps7_qspi_0	ps7_axi_interconnect_0
  (0xe0100000-0xe0100fff) ps7_sd_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8001000-0xf8001fff) ps7_ttc_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xfc000000-0xfcffffff) ps7_qspi_linear_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_BASE_ID -
   Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 19
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_IS_ACLK_ASYNC - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 20
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_ACLK_RATIO
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 21
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_ARB_PRIORITY - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 22
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AW_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 23
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_AR_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 24
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_W_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 25
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_R_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 26
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: C_INTERCONNECT_M_AXI_B_REGISTER
   - Failure in evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 27
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_FIFO_DEPTH - Failure in evaluting ISVALID
   expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 28
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_FIFO_DEPTH - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 29
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_WRITE_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 30
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY:
   C_INTERCONNECT_M_AXI_READ_ISSUING - Failure in evaluting ISVALID expresion
   "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/EDK/data/coremodel/axi/data/tools_axi_v1_01_a.txt line 31
    
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ACLK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 119 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARESETN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 120 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 121 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 122 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 123 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 124 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 125 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 126 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 127 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 128 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 129 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_AWREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 130 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 131 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WSTRB - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 132 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 133 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 134 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_WREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 135 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 136 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 137 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 138 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_BREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 139 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 140 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARADDR - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 141 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLEN - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 142 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARSIZE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 143 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARBURST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 144 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARCACHE - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 145 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARPROT - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 146 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARLOCK - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 147 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 148 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_ARREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 149 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RID - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 150 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RDATA - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 151 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RRESP - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 152 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RLAST - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 153 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RVALID - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 154 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI_RREADY - Failure in
   evaluting ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 155 
WARNING:EDK:4131 - IPNAME: ps7_usb_0, PROPERTY: M_AXI - Failure in evaluting
   ISVALID expresion "(C_INCLUDE_DMA == 1)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_usb_v1_00_a/
   data/ps7_usb_v2_1_0.mpd line 73 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_I - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 102 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_O - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 103 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK_T - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 104 
WARNING:EDK:4131 - IPNAME: ps7_qspi_0, PROPERTY: SCK - Failure in evaluting
   ISVALID expresion "(C_USE_STARTUP==0)" -
   /remote/Xilinx/14.6/ISE/data/zynqconfig/ps7_internals/pcores/ps7_qspi_v1_00_a
   /data/ps7_qspi_v2_1_0.mpd line 122 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK/SDK_Export/hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_vid_in_axi4s;v=v2_01_a;d=pg043_v
   _vid_in_axi4s.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_axi4s_vid_out;v=v2_01_a;d=pg044_
   v_axis_vid_out.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vdma;v=v5_04_a;d=pg020_axi_vdm
   a.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=v_tc;v=v5_01_a;d=pg016_v_tc.pdf
Generated Block Diagram.
Rasterizing axi4lite_0.jpg.....
Rasterizing SWs_8Bits.jpg.....
Rasterizing LEDs_8Bits.jpg.....
Rasterizing BTNs_5Bits.jpg.....
Rasterizing processing_system7_0.jpg.....
Rasterizing fmc_imageon_iic_0.jpg.....
Rasterizing fmc_imageon_hdmi_out_0.jpg.....
Rasterizing v_vid_in_axi4s_0.jpg.....
Rasterizing v_axi4s_vid_out_0.jpg.....
Rasterizing axi_vdma_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing led_pwm_0.jpg.....
Rasterizing fmc_imageon_hdmi_in_0.jpg.....
Rasterizing v_tc_vid_in_0.jpg.....
Rasterizing v_tc_vid_out_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp /home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/   -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -lp
/home/vens/classes/Fall2014/cpre488/labs/final/Final/repository/ -msg
__xps/ise/xmsgprops.lst system.mhs 

WARNING:EDK - INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable
   is not set.
   INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
   '1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
   INFO:Security:71 - If a license for part 'xc7z020' is available, it will be
   possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:43 - No license file was found in the standard Xilinx
   license directory.
   WARNING:Security:44 - Since no license file was found,
          please run the Xilinx License Configuration Manager
          (xlcm or "Manage Xilinx Licenses")
          to assist in obtaining a license.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: SWs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   88 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: LEDs_8Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   102 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: BTNs_5Bits - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   116 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   130 
WARNING:EDK:4092 - IPNAME: axi_iic, INSTANCE: fmc_imageon_iic_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   221 
WARNING:EDK:4092 - IPNAME: axi_vdma, INSTANCE: axi_vdma_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   287 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_NUM_F2P_INTR_INPUTS value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 319 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER VID_IN_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_vid_in_axi4s, INSTANCE:v_vid_in_axi4s_0 - tcl is
   overriding PARAMETER C_M_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_vid_in_axi4s_v2_01_a
   /data/v_vid_in_axi4s_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER VID_OUT_DATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: v_axi4s_vid_out, INSTANCE:v_axi4s_vid_out_0 - tcl is
   overriding PARAMETER C_S_AXIS_VIDEO_TDATA_WIDTH value to 16 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_axi4s_vid_out_v2_01_
   a/data/v_axi4s_vid_out_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x41200000-0x4120ffff) SWs_8Bits	axi4lite_0
  (0x41220000-0x4122ffff) LEDs_8Bits	axi4lite_0
  (0x41240000-0x4124ffff) BTNs_5Bits	axi4lite_0
  (0x41600000-0x4160ffff) fmc_imageon_iic_0	axi4lite_0
  (0x43000000-0x4300ffff) axi_vdma_0	axi4lite_0
  (0x76600000-0x7660ffff) led_pwm_0	axi4lite_0
  (0x76800000-0x7680ffff) v_tc_vid_in_0	axi4lite_0
  (0x76820000-0x7682ffff) v_tc_vid_out_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 8 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   v_vid_in_axi4s_0_M_AXIS_VIDEO_TKEEP - No driver found. Port will be driven to
   VCC -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 231 
WARNING:EDK:4180 - PORT: active_chroma_in, CONNECTOR:
   v_vid_in_axi4s_0_VTIMING_OUT_active_chroma - No driver found. Port will be
   driven to GND -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 199 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_vdma_0_M_AXIS_MM2S_TKEEP - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/data/
   axi_vdma_v2_1_0.mpd line 208 
WARNING:EDK:4181 - PORT: audio_spdif, CONNECTOR:
   fmc_imageon_hdmi_in_0_audio_spdif - floating connection -
   /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line
   370 
WARNING:EDK:4181 - PORT: active_chroma_out, CONNECTOR:
   v_tc_vid_out_0_VTIMING_OUT_active_chroma - floating connection -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/v_tc_v5_01_a/data/v_tc
   _v2_1_0.mpd line 205 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/processing_system7_v4_
   03_a/data/processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   /remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_interconnect_v1_06
   _a/data/axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.



Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_in_0.
INFO: Generating core-level timing constraints for interconnect asynchronous
clock conversions in v_tc_vid_out_0.
INFO: Generating core-level timing constraints for video asynchronous clock
conversions in v_tc_vid_out_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 376
- processing license
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 395
- processing license
Completion time: 5.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 80 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:sws_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 88 -
Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:leds_8bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 102
- Copying cache implementation netlist
IPNAME:axi_gpio INSTANCE:btns_5bits -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 116
- Copying cache implementation netlist
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 130
- Copying cache implementation netlist
IPNAME:axi_iic INSTANCE:fmc_imageon_iic_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 221
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_out INSTANCE:fmc_imageon_hdmi_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 234
- Copying cache implementation netlist
IPNAME:v_vid_in_axi4s INSTANCE:v_vid_in_axi4s_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 250
- Copying cache implementation netlist
IPNAME:v_axi4s_vid_out INSTANCE:v_axi4s_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 268
- Copying cache implementation netlist
IPNAME:axi_vdma INSTANCE:axi_vdma_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 287
- Copying cache implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 316
- Copying cache implementation netlist
IPNAME:led_pwm INSTANCE:led_pwm_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 324
- Copying cache implementation netlist
IPNAME:fmc_imageon_hdmi_in INSTANCE:fmc_imageon_hdmi_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 363
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_in_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 376
- Copying cache implementation netlist
IPNAME:v_tc INSTANCE:v_tc_vid_out_0 -
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/system.mhs line 395
- Copying cache implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 21.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
XST completed
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc  
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Using Flow File:
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/fpga.
flw 
Using Option File(s): 
 /home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/xflo
w.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>

Command Line: /remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/ngdbuild -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syste
m.ngc -uc system.ucf system.ngd

Reading NGO file
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em.ngc" ...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_vid_in_axi4s_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_hdmi_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_axi4s_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_sws_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_leds_8bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_btns_5bits_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_fmc_imageon_iic_0_wrapper.ngc"...
Loading design module
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_led_pwm_0_wrapper.ngc"...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_processing_system7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_in_0_wrapper.ncf" to module "v_tc_vid_in_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_v_tc_vid_out_0_wrapper.ncf" to module "v_tc_vid_out_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi4lite_0_wrapper.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_interconnect_1_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/implementation/syst
em_axi_vdma_0_wrapper.ncf" to module "axi_vdma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


INFO:coreutil - Full license for component <v_tc> allows you to use this
   component. This license does not give you access to source code implementing
   this component.

   The license for this core was generated for skovarik@iastate.edu on
   10/14/2013It is the responsibility of the Licensee of this core to adhere to
   all terms and conditions of the applicable license agreement when using this
   core.


Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_M
   NGR\/I_SM\/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE
   _MISMATCH_CDC_I_FLUSH_SOF\/Mmux_GENERA...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11"
   (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC
   _I_FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_
   FLUSH_SOF\/Mmux_GENERATE_LEVEL_P_S_CDC...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.s_level_out...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I\/M
   mux_GENERATE_LEVEL_P_S_CDC.p_level_in_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_F
   SYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF\/Mmux...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.GEN_FOR_ASYNC_CROSS_FSYNC.CROSS_FSYNC_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF
   \/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_END...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_LINEBUF
   FER_I\/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH
   _SOF\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I\/Mmux_GENER
   ATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.s_level_out_d1_cdc_to_GND_6...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I\/Mmux_GENERATE_LEV
   EL_P_S_CDC.p_level_in_d1_cdc_from_GND_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.s_level_in_d1_cdc_from_GND_646_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_t...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF
   .GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_
   out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I\/Mmux_GENERATE_LEVEL_S_P_C
   DC.p_level_out_d1_cdc_to_GND_646_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.STOP_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_LINEBUF
   FER_I\/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I\/Mmux_GENER
   ATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_fr...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_S_P_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out
   _d1_cdc_to_GND_153_o_MUX_664_o11 TNM =...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.SOF_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_
   d1_cdc_from_GND_153_o_MUX_663_o11 TNM ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   p_out_d1_cdc_to_GND_153_o_MUX_664_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.
   s_in_d1_cdc_from_GND_153_o_MUX_663_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.p_out_d1_cdc_to_GND_153_o_MUX_664_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.p_out_d1_cdc_to_GND_153_o_MUX_664_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I\/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDE
   D.s_in_d1_cdc_from_GND_153_o_MUX_663_o...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I/Mmux_GENERATE_PULSE_S_P_CDC_OPEN_ENDED.s_in_d1_cdc_from_GND_153_o_MUX_663_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_137_o_MUX_658_o1...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_137_o_MUX_658_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_137_o_MUX_659_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_137_o_MUX_659_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.s_out_d1_cdc_to_GND_70_o_MUX_51_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDE
   D.p_in_d1_cdc_from_GND_70_o_MUX_50_o11...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .s_out_d1_cdc_to_GND_70_o_MUX_51_o11 T...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC
   _I\/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I\/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED
   .p_in_d1_cdc_from_GND_70_o_MUX_50_o11 ...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I\/Mmux_GENERATE_PULSE_P_S
   _CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_MM2S_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.p_in_d1_cdc_from_GND_70_o_MUX_50_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALI
   D_S2MM_CDC_I\/Mmux_GENERATE_PULSE_P_S_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/Mmux_GENERATE_PULSE_P_S_CDC_OPEN_ENDED.s_out_d1_cdc_to_GND_70_o_MUX_51_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_34_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_34_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_26_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_26_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_eq
   ual_10_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_mm2s_cdc_tig[7]_equal_10_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_113_o<7>11 TNM = FFS:TNM_axi_vdma_...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/PWR_39_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_113_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_89_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_89_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/AXI_LITE_REG_INTERFACE_I\/GEN_
   AXI_LITE_IF.AXI_LITE_IF_I\/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_eq
   ual_81_o<7>11 TNM = FFS:TNM_axi_vdma_0...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GND_69_o_axi2ip_wraddr_captured_s2mm_cdc_tig[7]_equal_81_o<7>11"
   (type=LUT3).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.s_level_out_d1_cdc_to_GND_635_o_MUX...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.s_level_out_d1_cdc_to_GND_635_o_MUX_718_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   p_level_out_d1_cdc_to_GND_646_o_MUX_72...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.p_level_out_d1_cdc_to_GND_646_o_MUX_721_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I\/Mmux_GENERATE_LEVEL_P_S_C
   DC.p_level_in_d1_cdc_from_GND_635_o_MU...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I/Mmux_GENERATE_LEVEL_P_S_CDC.p_level_in_d1_cdc_from_GND_635_o_MUX_717_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_vdma_0/axi_vdma_0\/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SO
   F_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I\/Mmux_GENERATE_LEVEL_S_P_CDC.
   s_level_in_d1_cdc_from_GND_646_o_MUX_7...>: No instances of type FFS were
   found under block
   "axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I/Mmux_GENERATE_LEVEL_S_P_CDC.s_level_in_d1_cdc_from_GND_646_o_MUX_720_o11" (type=LUT2).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_PORB_IBUF" LOC = B5>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_CLK_IBUF" LOC = F7>' could not be found and so
   the Locate constraint will be removed.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET "processing_system7_0_PS_SRSTB_IBUF" LOC = C9>' could not be found and
   so the Locate constraint will be removed.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_tig_v', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_to', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'TNM_axi_vdma_0_cdc_from', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'fmc_imageon_iic_0/fmc_imageon_iic_0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WR
   ACK' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N272' has no driver
WARNING:NgdBuild:452 - logical net 'N273' has no driver
WARNING:NgdBuild:452 - logical net 'N274' has no driver
WARNING:NgdBuild:452 - logical net 'N275' has no driver
WARNING:NgdBuild:452 - logical net 'N276' has no driver
WARNING:NgdBuild:452 - logical net 'N277' has no driver
WARNING:NgdBuild:452 - logical net 'N278' has no driver
WARNING:NgdBuild:452 - logical net 'N279' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 260

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion: 1 min  12 sec
Total CPU time to NGDBUILD completion:  1 min  10 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.6 - Map P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
</remote/Xilinx/14.6/EDK/data/Xdh_PrimTypeLib.xda> with local file
</remote/Xilinx/14.6/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
----------------------------------------------------------------------
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin connected
   to top level port fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 4 secs 
Total CPU  time at the beginning of Placer: 1 mins 1 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:dd6a4089) REAL time: 1 mins 9 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:dd6a4089) REAL time: 1 mins 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:dd6a4089) REAL time: 1 mins 11 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:d3665eb8) REAL time: 1 mins 25 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:d3665eb8) REAL time: 1 mins 25 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:d3665eb8) REAL time: 1 mins 25 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:d3665eb8) REAL time: 1 mins 25 secs 

Phase 8.8  Global Placement
...................................
.......................................................................................................................
................................................................................................................................................................................
...................................................................................................................................................................
Phase 8.8  Global Placement (Checksum:312e8f4a) REAL time: 4 mins 36 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:312e8f4a) REAL time: 4 mins 37 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:afa577eb) REAL time: 5 mins 6 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:afa577eb) REAL time: 5 mins 6 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:afa577eb) REAL time: 5 mins 7 secs 

Total REAL time to Placer completion: 5 mins 8 secs 
Total CPU  time to Placer completion: 5 mins 6 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:   10
Slice Logic Utilization:
  Number of Slice Registers:                 9,669 out of 106,400    9%
    Number used as Flip Flops:               9,669
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      9,852 out of  53,200   18%
    Number used as logic:                    9,091 out of  53,200   17%
      Number using O6 output only:           6,872
      Number using O5 output only:             192
      Number using O5 and O6:                2,027
      Number used as ROM:                        0
    Number used as Memory:                     443 out of  17,400    2%
      Number used as Dual Port RAM:             18
        Number using O6 output only:             2
        Number using O5 output only:             2
        Number using O5 and O6:                 14
      Number used as Single Port RAM:            0
      Number used as Shift Register:           425
        Number using O6 output only:           413
        Number using O5 output only:             0
        Number using O5 and O6:                 12
    Number used exclusively as route-thrus:    318
      Number with same-slice register load:    280
      Number with same-slice carry load:        33
      Number with other load:                    5

Slice Logic Distribution:
  Number of occupied Slices:                 4,536 out of  13,300   34%
  Number of LUT Flip Flop pairs used:       12,851
    Number with an unused Flip Flop:         4,062 out of  12,851   31%
    Number with an unused LUT:               2,999 out of  12,851   23%
    Number of fully used LUT-FF pairs:       5,790 out of  12,851   45%
    Number of unique control sets:             417
    Number of slice register sites lost
      to control set restrictions:           1,518 out of 106,400    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        90 out of     200   45%
    Number of LOCed IOBs:                       90 out of      90  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             69

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2%
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  6 out of     280    2%
    Number using RAMB18E1 only:                  6
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       16 out of     200    8%
    Number used as ILOGICE2s:                   16
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       52 out of     200   26%
    Number used as OLOGICE2s:                   52
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                            0 out of     220    0%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         0 out of       4    0%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                4.03

Peak Memory Usage:  1650 MB
Total REAL time to MAP completion:  5 mins 21 secs 
Total CPU time to MAP completion:   5 mins 18 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - par P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/data/parBmgr.acd> with local file
</remote/Xilinx/14.6/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue
to function, but you no longer qualify for Xilinx software updates or new releases.

----------------------------------------------------------------------

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.07 2013-06-08".



Device Utilization Summary:

   Number of BUFGs                           5 out of 32     15%
   Number of ILOGICE2s                      16 out of 200     8%
   Number of External IOB33s                90 out of 200    45%
      Number of LOCed IOB33s                90 out of 90    100%

   Number of External IOPADs               130 out of 130   100%
      Number of LOCed IOPADs               127 out of 130    97%

   Number of OLOGICE2s                      52 out of 200    26%
   Number of PS7s                            1 out of 1     100%
   Number of RAMB18E1s                       6 out of 280     2%
   Number of RAMB36E1s                       4 out of 140     2%
   Number of Slices                       4536 out of 13300  34%
   Number of Slice Registers              9669 out of 106400  9%
      Number used as Flip Flops           9669
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   9852 out of 53200  18%
   Number of Slice LUT-Flip Flop pairs   12568 out of 53200  23%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 31 secs 
Finished initial Timing Analysis.  REAL time: 31 secs 

WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN
   _FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 62820 unrouted;      REAL time: 34 secs 

Phase  2  : 53057 unrouted;      REAL time: 37 secs 

Phase  3  : 19136 unrouted;      REAL time: 55 secs 

Phase  4  : 19093 unrouted; (Setup:0, Hold:89687, Component Switching Limit:0)     REAL time: 1 mins 4 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:69, Hold:78100, Component Switching Limit:0)     REAL time: 1 mins 38 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:78100, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:78100, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:78100, Component Switching Limit:0)     REAL time: 1 mins 42 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Total REAL time to Router completion: 1 mins 50 secs 
Total CPU time to Router completion: 1 mins 56 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK1 |BUFGCTRL_X0Y30| No   | 1582 |  0.419     |  2.038      |
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   |  771 |  0.439     |  2.058      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageon_video_cl |              |      |      |            |             |
|        k1_pin_BUFGP |BUFGCTRL_X0Y29| No   |  438 |  0.375     |  2.077      |
+---------------------+--------------+------+------+------------+-------------+
|fmc_imageon_hdmi_in_ |              |      |      |            |             |
|     0_clk_pin_BUFGP |BUFGCTRL_X0Y28| No   |  450 |  0.440     |  2.076      |
+---------------------+--------------+------+------+------------+-------------+
|led_pwm_0/led_pwm_0/ |              |      |      |            |             |
|USER_LOGIC_I/prescal |              |      |      |            |             |
|     er/out_clk_BUFG | BUFGCTRL_X0Y0| No   |   38 |  0.112     |  1.860      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.001ns|     9.999ns|       0|           0
  0" 100 MHz HIGH 50% | HOLD        |     0.010ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_vout_clk = PERIOD TIMEGRP "vout_clk" 1 | SETUP       |     0.003ns|     6.731ns|       0|           0
  48.5 MHz HIGH 50% | HOLD        |     0.000ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.014ns|     6.986ns|       0|           0
  1" 142.857 MHz HIGH 50% | HOLD        |     0.002ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_in_0_vid_async_clock_conv = M | SETUP       |     0.073ns|     1.927ns|       0|           0
  AXDELAY FROM TIMEGRP "FFS" TO TIMEGRP     | HOLD        |     0.173ns|            |       0|           0
       "v_tc_vid_in_0_vid_async_clock_conv_ |             |            |            |        |            
  FFDEST" 2 ns DATAPATHONLY                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_hdmii_clk = PERIOD TIMEGRP "hdmii_clk" | SETUP       |     0.136ns|     6.598ns|       0|           0
   148.5 MHz HIGH 50% | HOLD        |     0.030ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_out_0_vid_async_clock_conv =  | SETUP       |     5.075ns|     1.659ns|       0|           0
  MAXDELAY FROM TIMEGRP "FFS" TO         TI | HOLD        |     0.149ns|            |       0|           0
  MEGRP "v_tc_vid_out_0_vid_async_clock_con |             |            |            |        |            
  v_FFDEST" 6.734 ns         DATAPATHONLY   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_out_0_async_clock_conv = MAXD | SETUP       |     7.826ns|     2.174ns|       0|           0
  ELAY FROM TIMEGRP "FFS" TO TIMEGRP        | HOLD        |     0.190ns|            |       0|           0
    "v_tc_vid_out_0_async_clock_conv_FFDEST |             |            |            |        |            
  " 10 ns DATAPATHONLY                      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_v_tc_vid_in_0_async_clock_conv = MAXDE | SETUP       |     8.001ns|     1.999ns|       0|           0
  LAY FROM TIMEGRP "FFS" TO TIMEGRP         | HOLD        |     0.386ns|            |       0|           0
   "v_tc_vid_in_0_async_clock_conv_FFDEST"  |             |            |            |        |            
  10 ns DATAPATHONLY                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_tig_v_path" TIG   | SETUP       |         N/A|     9.242ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_vdma_0_cdc_from_2_cdc_to_pat | SETUP       |         N/A|     5.063ns|     N/A|           0
  h" TIG                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.170ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi4lite_0_reset_resync_path" TI | SETUP       |         N/A|     1.092ns|     N/A|           0
  G                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 54 secs 
Total CPU time to PAR completion: 2 mins 

Peak Memory Usage:  1302 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.6 - Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/remote/Xilinx/14.6/ISE/bin/lin64/unwrapped/trce -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (PRODUCTION 1.07 2013-06-08)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 309266 paths, 0 nets, and 53935 connections

Design statistics:
   Minimum period:   9.999ns (Maximum frequency: 100.010MHz)
   Maximum path delay from/to any node:   2.174ns


Analysis completed Mon Dec  1 22:46:06 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 35 secs 


xflow done!
touch __xps/system_routed
xilperl /remote/Xilinx/14.6/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation ; bitgen -w -f bitgen.ut system ; cd ..
Release 14.6 - Bitgen P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </remote/Xilinx/14.6/EDK/zynq/data/zynq.acd>
with local file </remote/Xilinx/14.6/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
/remote/Xilinx/14.6/ISE/:/remote/Xilinx/14.6/EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Mon Dec  1 22:46:23 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GE
   N_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_
   LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
INFO:Security:51 - The XILINXD_LICENSE_FILE environment variable is not set.
INFO:Security:52 - The LM_LICENSE_FILE environment variable is set to
'1717@io.ece.iastate.edu:27006@io.ece.iastate.edu'.
INFO:Security:54 - 'xc7z020' is a WebPack part.
WARNING:Security:43 - No license file was found in the standard Xilinx license
directory.
WARNING:Security:44 - Since no license file was found,
       please run the Xilinx License Configuration Manager
       (xlcm or "Manage Xilinx Licenses")
       to assist in obtaining a license.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.

Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!
Writing filter settings....
Done writing filter settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.filters
Done writing Tab View settings to:
	/home/vens/classes/Fall2014/cpre488/labs/final/Final/system/etc/system.gui
