$WAVE4
$RESOLUTION 1000
$ENDTIME 100000
I 1 "e#9#std_logicc9 UX01ZWLH-"
$IN 1 1 "UUT/MemRead"
$IN 2 1 7 0 Write
I 2 "a#29#std_logic_vector(31 downto 0)1 ricd31 0 e#9#std_logicc9 UX01ZWLH-"
$BUS IN 3 2 32 "UUT/Address"
$SC 4-35
$BUS IN +1 2 32 "UUT/WriteData"
$SC +1-68
$BUS OUT +1 2 32 4 4 Read
$SC +1-+31
I 3 "a#11#RAM_16_x_321 rict0 15 a#29#std_logic_vector(31 downto 0)1 ricd31 0 e#9#std_logicc9 UX01ZWLH-"
$BUS S +1 3 16 "UUT/DM"
$CHILD +1 0 102
$CHILD +1 0 102
$CHILD +34 1 102
$CHILD +34 1 102
$CHILD +67 2 102
$CHILD +67 2 102
$CHILD 202 3 +99
$CHILD 235 4 +98
$CHILD 268 5 +97
$CHILD 301 6 +96
$CHILD 334 7 +95
$CHILD 367 8 +94
$CHILD 400 9 +93
$CHILD 433 10 +92
$CHILD 466 11 +91
$CHILD 499 12 +90
$CHILD 532 13 +89
$CHILD 565 14 +88
$CHILD 598 15 +87
$SC +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31
P 0 1-630 CS "1"
P 0 3-69/33 +34-+66/33 Radix "10"
$WAVES 1
=0 T 0
=1 D 0 1
R 2 16 =2 D 1k 1 =3 D 5k 1
*2
$VALUES
V 1
U
R 2 17 1 0
$END
$WAVES 2
*0
=4 D 2k 1
R 1 3 *2
R 4 15 =5 D 3k 1 *2 *2 *2
*5
R 1 2 *2
$VALUES
V 1
U
R 2 33 1 0
V 1
1
$END
$WAVES 4-29 +3
*0
*1
$VALUES
V 2
U
0
$END
$WAVES 30 +1
*0
*1
$VALUES
V 2
U
1
$END
$WAVES +2
*0
*1
R 2 16 =6 D 4k 1 *4
*6
$VALUES
V 1
U
R 2 17 0 1
$END
$WAVES +1
*0
*1
R 2 16 *6 *4
*6
$VALUES
V 1
U
R 2 17 1 0
$END
$WAVES +1
*0
*1
R 1 2 *4
R 2 16 *6 *4
$VALUES
V 1
U
R 2 17 0 1
V 1
0
$END
$WAVES +2-61 +2 +2-+2
*0
R 1 2 *4
R 2 16 *6 *4
$VALUES
V 1
U
R 2 17 0 1
$END
$WAVES 62 +2 +4
*0
*4
$VALUES
V 2
U
1
$END
$WAVES +2-98 +3
*0
=7 D 0 2
$VALUES
V 2
U
0
$END
$WAVES 99 +1
*0
*7
$VALUES
V 2
U
1
$END
$WAVES +4-+28 +3 +2-+24 +2 +2-+2 +36-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31 +2-+31
*0
$VALUES
V 1
0
$END
$WAVES 133 +1
*0
$VALUES
V 1
1
$END
$WAVES +28 +2 +4
*0
=8 D 2k 2
$VALUES
V 2
0
1
$END
$WAVES +2-+31
*0
=9 D 4k 2
$VALUES
V 2
0
1
$END
$ENDWAVE
