/**
 * \file IfxLmu_reg.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_LMU/V0.2.1.1.4
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg Lmu address
 * \ingroup IfxSfr_Lmu_Registers
 * 
 * \defgroup IfxSfr_Lmu_Registers_Cfg_BaseAddress Base address
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu0 2-LMU0
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu1 2-LMU1
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu2 2-LMU2
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu3 2-LMU3
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu4 2-LMU4
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu5 2-LMU5
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu6 2-LMU6
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu7 2-LMU7
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu8 2-LMU8
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 * \defgroup IfxSfr_Lmu_Registers_Cfg_Lmu9 2-LMU9
 * \ingroup IfxSfr_Lmu_Registers_Cfg
 *
 *
 */
#ifndef IFXLMU_REG_H
#define IFXLMU_REG_H 1
/******************************************************************************/
#include "IfxLmu_regdef.h"
/******************************************************************************/

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Lmu_Registers_Cfg_BaseAddress
 * \{  */

/** \brief LMU object */
#define MODULE_LMU0 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB000000u))
#define MODULE_LMU1 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB010000u))
#define MODULE_LMU2 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB020000u))
#define MODULE_LMU3 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB030000u))
#define MODULE_LMU4 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB040000u))
#define MODULE_LMU5 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB050000u))
#define MODULE_LMU6 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB060000u))
#define MODULE_LMU7 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB070000u))
#define MODULE_LMU8 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB080000u))
#define MODULE_LMU9 /*lint --e(923, 9078)*/ ((*(Ifx_LMU*)0xFB090000u))
/** \}  */


/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu0
 * \{  */
/** \brief 8, Module identification register */
#define LMU0_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB000008u)

/** \brief 28, Protection for safety registers */
#define LMU0_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB000028u)

/** \brief 60, Memory control register */
#define LMU0_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB000060u)

/** \brief 64, Safety control register */
#define LMU0_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB000064u)

/** \brief 70, Protection for memory regions */
#define LMU0_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB000070u)

/** \brief 80, Region write access enable register A */
#define LMU0_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000080u)

/** \brief 84, Region write access enable register B */
#define LMU0_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000084u)

/** \brief 88, Region read access enable register A */
#define LMU0_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000088u)

/** \brief 8C, Region read access enable register B */
#define LMU0_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00008Cu)

/** \brief 90, Region VM access enable register */
#define LMU0_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000090u)

/** \brief 94, Region PRS access enable register */
#define LMU0_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000094u)

/** \brief 98, Region lower address register */
#define LMU0_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000098u)

/** \brief 9C, Region upper address register */
#define LMU0_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00009Cu)

/** \brief A0, Region write access enable register A */
#define LMU0_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0000A0u)

/** \brief A4, Region write access enable register B */
#define LMU0_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0000A4u)

/** \brief A8, Region read access enable register A */
#define LMU0_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0000A8u)

/** \brief AC, Region read access enable register B */
#define LMU0_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0000ACu)

/** \brief B0, Region VM access enable register */
#define LMU0_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0000B0u)

/** \brief B4, Region PRS access enable register */
#define LMU0_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0000B4u)

/** \brief B8, Region lower address register */
#define LMU0_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0000B8u)

/** \brief BC, Region upper address register */
#define LMU0_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0000BCu)

/** \brief C0, Region write access enable register A */
#define LMU0_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0000C0u)

/** \brief C4, Region write access enable register B */
#define LMU0_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0000C4u)

/** \brief C8, Region read access enable register A */
#define LMU0_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0000C8u)

/** \brief CC, Region read access enable register B */
#define LMU0_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0000CCu)

/** \brief D0, Region VM access enable register */
#define LMU0_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0000D0u)

/** \brief D4, Region PRS access enable register */
#define LMU0_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0000D4u)

/** \brief D8, Region lower address register */
#define LMU0_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0000D8u)

/** \brief DC, Region upper address register */
#define LMU0_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0000DCu)

/** \brief E0, Region write access enable register A */
#define LMU0_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0000E0u)

/** \brief E4, Region write access enable register B */
#define LMU0_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0000E4u)

/** \brief E8, Region read access enable register A */
#define LMU0_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0000E8u)

/** \brief EC, Region read access enable register B */
#define LMU0_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0000ECu)

/** \brief F0, Region VM access enable register */
#define LMU0_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0000F0u)

/** \brief F4, Region PRS access enable register */
#define LMU0_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0000F4u)

/** \brief F8, Region lower address register */
#define LMU0_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0000F8u)

/** \brief FC, Region upper address register */
#define LMU0_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0000FCu)

/** \brief 100, Region write access enable register A */
#define LMU0_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000100u)

/** \brief 104, Region write access enable register B */
#define LMU0_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000104u)

/** \brief 108, Region read access enable register A */
#define LMU0_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000108u)

/** \brief 10C, Region read access enable register B */
#define LMU0_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00010Cu)

/** \brief 110, Region VM access enable register */
#define LMU0_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000110u)

/** \brief 114, Region PRS access enable register */
#define LMU0_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000114u)

/** \brief 118, Region lower address register */
#define LMU0_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000118u)

/** \brief 11C, Region upper address register */
#define LMU0_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00011Cu)

/** \brief 120, Region write access enable register A */
#define LMU0_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000120u)

/** \brief 124, Region write access enable register B */
#define LMU0_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000124u)

/** \brief 128, Region read access enable register A */
#define LMU0_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000128u)

/** \brief 12C, Region read access enable register B */
#define LMU0_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00012Cu)

/** \brief 130, Region VM access enable register */
#define LMU0_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000130u)

/** \brief 134, Region PRS access enable register */
#define LMU0_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000134u)

/** \brief 138, Region lower address register */
#define LMU0_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000138u)

/** \brief 13C, Region upper address register */
#define LMU0_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00013Cu)

/** \brief 140, Region write access enable register A */
#define LMU0_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000140u)

/** \brief 144, Region write access enable register B */
#define LMU0_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000144u)

/** \brief 148, Region read access enable register A */
#define LMU0_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000148u)

/** \brief 14C, Region read access enable register B */
#define LMU0_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00014Cu)

/** \brief 150, Region VM access enable register */
#define LMU0_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000150u)

/** \brief 154, Region PRS access enable register */
#define LMU0_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000154u)

/** \brief 158, Region lower address register */
#define LMU0_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000158u)

/** \brief 15C, Region upper address register */
#define LMU0_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00015Cu)

/** \brief 160, Region write access enable register A */
#define LMU0_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000160u)

/** \brief 164, Region write access enable register B */
#define LMU0_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000164u)

/** \brief 168, Region read access enable register A */
#define LMU0_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000168u)

/** \brief 16C, Region read access enable register B */
#define LMU0_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00016Cu)

/** \brief 170, Region VM access enable register */
#define LMU0_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000170u)

/** \brief 174, Region PRS access enable register */
#define LMU0_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000174u)

/** \brief 178, Region lower address register */
#define LMU0_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000178u)

/** \brief 17C, Region upper address register */
#define LMU0_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00017Cu)

/** \brief 180, Region write access enable register A */
#define LMU0_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000180u)

/** \brief 184, Region write access enable register B */
#define LMU0_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000184u)

/** \brief 188, Region read access enable register A */
#define LMU0_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000188u)

/** \brief 18C, Region read access enable register B */
#define LMU0_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00018Cu)

/** \brief 190, Region VM access enable register */
#define LMU0_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000190u)

/** \brief 194, Region PRS access enable register */
#define LMU0_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000194u)

/** \brief 198, Region lower address register */
#define LMU0_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000198u)

/** \brief 19C, Region upper address register */
#define LMU0_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU0_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0001A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU0_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0001A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU0_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0001A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU0_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0001ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU0_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0001B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU0_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0001B4u)

/** \brief 1B8, Region lower address register */
#define LMU0_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0001B8u)

/** \brief 1BC, Region upper address register */
#define LMU0_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0001BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU0_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0001C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU0_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0001C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU0_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0001C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU0_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0001CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU0_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0001D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU0_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0001D4u)

/** \brief 1D8, Region lower address register */
#define LMU0_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0001D8u)

/** \brief 1DC, Region upper address register */
#define LMU0_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0001DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU0_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0001E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU0_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0001E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU0_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0001E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU0_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0001ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU0_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0001F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU0_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0001F4u)

/** \brief 1F8, Region lower address register */
#define LMU0_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0001F8u)

/** \brief 1FC, Region upper address register */
#define LMU0_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0001FCu)

/** \brief 200, Region write access enable register A */
#define LMU0_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000200u)

/** \brief 204, Region write access enable register B */
#define LMU0_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000204u)

/** \brief 208, Region read access enable register A */
#define LMU0_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000208u)

/** \brief 20C, Region read access enable register B */
#define LMU0_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00020Cu)

/** \brief 210, Region VM access enable register */
#define LMU0_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000210u)

/** \brief 214, Region PRS access enable register */
#define LMU0_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000214u)

/** \brief 218, Region lower address register */
#define LMU0_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000218u)

/** \brief 21C, Region upper address register */
#define LMU0_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00021Cu)

/** \brief 220, Region write access enable register A */
#define LMU0_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000220u)

/** \brief 224, Region write access enable register B */
#define LMU0_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000224u)

/** \brief 228, Region read access enable register A */
#define LMU0_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000228u)

/** \brief 22C, Region read access enable register B */
#define LMU0_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00022Cu)

/** \brief 230, Region VM access enable register */
#define LMU0_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000230u)

/** \brief 234, Region PRS access enable register */
#define LMU0_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000234u)

/** \brief 238, Region lower address register */
#define LMU0_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000238u)

/** \brief 23C, Region upper address register */
#define LMU0_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00023Cu)

/** \brief 240, Region write access enable register A */
#define LMU0_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000240u)

/** \brief 244, Region write access enable register B */
#define LMU0_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000244u)

/** \brief 248, Region read access enable register A */
#define LMU0_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000248u)

/** \brief 24C, Region read access enable register B */
#define LMU0_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00024Cu)

/** \brief 250, Region VM access enable register */
#define LMU0_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000250u)

/** \brief 254, Region PRS access enable register */
#define LMU0_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000254u)

/** \brief 258, Region lower address register */
#define LMU0_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000258u)

/** \brief 25C, Region upper address register */
#define LMU0_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00025Cu)

/** \brief 260, Region write access enable register A */
#define LMU0_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB000260u)

/** \brief 264, Region write access enable register B */
#define LMU0_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB000264u)

/** \brief 268, Region read access enable register A */
#define LMU0_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB000268u)

/** \brief 26C, Region read access enable register B */
#define LMU0_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB00026Cu)

/** \brief 270, Region VM access enable register */
#define LMU0_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB000270u)

/** \brief 274, Region PRS access enable register */
#define LMU0_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB000274u)

/** \brief 278, Region lower address register */
#define LMU0_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB000278u)

/** \brief 27C, Region upper address register */
#define LMU0_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB00027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU0_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB000300u)

/** \brief 304, Configure region write access enable register B */
#define LMU0_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB000304u)

/** \brief 308, Configure region read access enable register A */
#define LMU0_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB000308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU0_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB00030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU0_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB000310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU0_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB000314u)

/** \brief 318, Configure region lower address register */
#define LMU0_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB000318u)

/** \brief 31C, Configure region upper address register */
#define LMU0_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB00031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu1
 * \{  */
/** \brief 8, Module identification register */
#define LMU1_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB010008u)

/** \brief 28, Protection for safety registers */
#define LMU1_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB010028u)

/** \brief 60, Memory control register */
#define LMU1_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB010060u)

/** \brief 64, Safety control register */
#define LMU1_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB010064u)

/** \brief 70, Protection for memory regions */
#define LMU1_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB010070u)

/** \brief 80, Region write access enable register A */
#define LMU1_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010080u)

/** \brief 84, Region write access enable register B */
#define LMU1_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010084u)

/** \brief 88, Region read access enable register A */
#define LMU1_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010088u)

/** \brief 8C, Region read access enable register B */
#define LMU1_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01008Cu)

/** \brief 90, Region VM access enable register */
#define LMU1_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010090u)

/** \brief 94, Region PRS access enable register */
#define LMU1_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010094u)

/** \brief 98, Region lower address register */
#define LMU1_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010098u)

/** \brief 9C, Region upper address register */
#define LMU1_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01009Cu)

/** \brief A0, Region write access enable register A */
#define LMU1_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0100A0u)

/** \brief A4, Region write access enable register B */
#define LMU1_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0100A4u)

/** \brief A8, Region read access enable register A */
#define LMU1_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0100A8u)

/** \brief AC, Region read access enable register B */
#define LMU1_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0100ACu)

/** \brief B0, Region VM access enable register */
#define LMU1_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0100B0u)

/** \brief B4, Region PRS access enable register */
#define LMU1_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0100B4u)

/** \brief B8, Region lower address register */
#define LMU1_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0100B8u)

/** \brief BC, Region upper address register */
#define LMU1_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0100BCu)

/** \brief C0, Region write access enable register A */
#define LMU1_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0100C0u)

/** \brief C4, Region write access enable register B */
#define LMU1_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0100C4u)

/** \brief C8, Region read access enable register A */
#define LMU1_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0100C8u)

/** \brief CC, Region read access enable register B */
#define LMU1_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0100CCu)

/** \brief D0, Region VM access enable register */
#define LMU1_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0100D0u)

/** \brief D4, Region PRS access enable register */
#define LMU1_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0100D4u)

/** \brief D8, Region lower address register */
#define LMU1_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0100D8u)

/** \brief DC, Region upper address register */
#define LMU1_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0100DCu)

/** \brief E0, Region write access enable register A */
#define LMU1_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0100E0u)

/** \brief E4, Region write access enable register B */
#define LMU1_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0100E4u)

/** \brief E8, Region read access enable register A */
#define LMU1_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0100E8u)

/** \brief EC, Region read access enable register B */
#define LMU1_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0100ECu)

/** \brief F0, Region VM access enable register */
#define LMU1_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0100F0u)

/** \brief F4, Region PRS access enable register */
#define LMU1_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0100F4u)

/** \brief F8, Region lower address register */
#define LMU1_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0100F8u)

/** \brief FC, Region upper address register */
#define LMU1_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0100FCu)

/** \brief 100, Region write access enable register A */
#define LMU1_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010100u)

/** \brief 104, Region write access enable register B */
#define LMU1_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010104u)

/** \brief 108, Region read access enable register A */
#define LMU1_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010108u)

/** \brief 10C, Region read access enable register B */
#define LMU1_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01010Cu)

/** \brief 110, Region VM access enable register */
#define LMU1_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010110u)

/** \brief 114, Region PRS access enable register */
#define LMU1_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010114u)

/** \brief 118, Region lower address register */
#define LMU1_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010118u)

/** \brief 11C, Region upper address register */
#define LMU1_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01011Cu)

/** \brief 120, Region write access enable register A */
#define LMU1_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010120u)

/** \brief 124, Region write access enable register B */
#define LMU1_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010124u)

/** \brief 128, Region read access enable register A */
#define LMU1_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010128u)

/** \brief 12C, Region read access enable register B */
#define LMU1_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01012Cu)

/** \brief 130, Region VM access enable register */
#define LMU1_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010130u)

/** \brief 134, Region PRS access enable register */
#define LMU1_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010134u)

/** \brief 138, Region lower address register */
#define LMU1_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010138u)

/** \brief 13C, Region upper address register */
#define LMU1_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01013Cu)

/** \brief 140, Region write access enable register A */
#define LMU1_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010140u)

/** \brief 144, Region write access enable register B */
#define LMU1_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010144u)

/** \brief 148, Region read access enable register A */
#define LMU1_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010148u)

/** \brief 14C, Region read access enable register B */
#define LMU1_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01014Cu)

/** \brief 150, Region VM access enable register */
#define LMU1_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010150u)

/** \brief 154, Region PRS access enable register */
#define LMU1_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010154u)

/** \brief 158, Region lower address register */
#define LMU1_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010158u)

/** \brief 15C, Region upper address register */
#define LMU1_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01015Cu)

/** \brief 160, Region write access enable register A */
#define LMU1_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010160u)

/** \brief 164, Region write access enable register B */
#define LMU1_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010164u)

/** \brief 168, Region read access enable register A */
#define LMU1_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010168u)

/** \brief 16C, Region read access enable register B */
#define LMU1_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01016Cu)

/** \brief 170, Region VM access enable register */
#define LMU1_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010170u)

/** \brief 174, Region PRS access enable register */
#define LMU1_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010174u)

/** \brief 178, Region lower address register */
#define LMU1_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010178u)

/** \brief 17C, Region upper address register */
#define LMU1_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01017Cu)

/** \brief 180, Region write access enable register A */
#define LMU1_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010180u)

/** \brief 184, Region write access enable register B */
#define LMU1_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010184u)

/** \brief 188, Region read access enable register A */
#define LMU1_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010188u)

/** \brief 18C, Region read access enable register B */
#define LMU1_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01018Cu)

/** \brief 190, Region VM access enable register */
#define LMU1_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010190u)

/** \brief 194, Region PRS access enable register */
#define LMU1_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010194u)

/** \brief 198, Region lower address register */
#define LMU1_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010198u)

/** \brief 19C, Region upper address register */
#define LMU1_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU1_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0101A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU1_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0101A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU1_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0101A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU1_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0101ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU1_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0101B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU1_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0101B4u)

/** \brief 1B8, Region lower address register */
#define LMU1_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0101B8u)

/** \brief 1BC, Region upper address register */
#define LMU1_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0101BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU1_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0101C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU1_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0101C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU1_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0101C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU1_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0101CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU1_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0101D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU1_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0101D4u)

/** \brief 1D8, Region lower address register */
#define LMU1_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0101D8u)

/** \brief 1DC, Region upper address register */
#define LMU1_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0101DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU1_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0101E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU1_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0101E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU1_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0101E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU1_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0101ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU1_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0101F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU1_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0101F4u)

/** \brief 1F8, Region lower address register */
#define LMU1_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0101F8u)

/** \brief 1FC, Region upper address register */
#define LMU1_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0101FCu)

/** \brief 200, Region write access enable register A */
#define LMU1_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010200u)

/** \brief 204, Region write access enable register B */
#define LMU1_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010204u)

/** \brief 208, Region read access enable register A */
#define LMU1_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010208u)

/** \brief 20C, Region read access enable register B */
#define LMU1_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01020Cu)

/** \brief 210, Region VM access enable register */
#define LMU1_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010210u)

/** \brief 214, Region PRS access enable register */
#define LMU1_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010214u)

/** \brief 218, Region lower address register */
#define LMU1_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010218u)

/** \brief 21C, Region upper address register */
#define LMU1_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01021Cu)

/** \brief 220, Region write access enable register A */
#define LMU1_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010220u)

/** \brief 224, Region write access enable register B */
#define LMU1_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010224u)

/** \brief 228, Region read access enable register A */
#define LMU1_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010228u)

/** \brief 22C, Region read access enable register B */
#define LMU1_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01022Cu)

/** \brief 230, Region VM access enable register */
#define LMU1_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010230u)

/** \brief 234, Region PRS access enable register */
#define LMU1_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010234u)

/** \brief 238, Region lower address register */
#define LMU1_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010238u)

/** \brief 23C, Region upper address register */
#define LMU1_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01023Cu)

/** \brief 240, Region write access enable register A */
#define LMU1_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010240u)

/** \brief 244, Region write access enable register B */
#define LMU1_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010244u)

/** \brief 248, Region read access enable register A */
#define LMU1_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010248u)

/** \brief 24C, Region read access enable register B */
#define LMU1_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01024Cu)

/** \brief 250, Region VM access enable register */
#define LMU1_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010250u)

/** \brief 254, Region PRS access enable register */
#define LMU1_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010254u)

/** \brief 258, Region lower address register */
#define LMU1_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010258u)

/** \brief 25C, Region upper address register */
#define LMU1_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01025Cu)

/** \brief 260, Region write access enable register A */
#define LMU1_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB010260u)

/** \brief 264, Region write access enable register B */
#define LMU1_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB010264u)

/** \brief 268, Region read access enable register A */
#define LMU1_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB010268u)

/** \brief 26C, Region read access enable register B */
#define LMU1_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB01026Cu)

/** \brief 270, Region VM access enable register */
#define LMU1_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB010270u)

/** \brief 274, Region PRS access enable register */
#define LMU1_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB010274u)

/** \brief 278, Region lower address register */
#define LMU1_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB010278u)

/** \brief 27C, Region upper address register */
#define LMU1_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB01027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU1_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB010300u)

/** \brief 304, Configure region write access enable register B */
#define LMU1_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB010304u)

/** \brief 308, Configure region read access enable register A */
#define LMU1_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB010308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU1_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB01030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU1_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB010310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU1_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB010314u)

/** \brief 318, Configure region lower address register */
#define LMU1_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB010318u)

/** \brief 31C, Configure region upper address register */
#define LMU1_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB01031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu2
 * \{  */
/** \brief 8, Module identification register */
#define LMU2_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB020008u)

/** \brief 28, Protection for safety registers */
#define LMU2_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB020028u)

/** \brief 60, Memory control register */
#define LMU2_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB020060u)

/** \brief 64, Safety control register */
#define LMU2_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB020064u)

/** \brief 70, Protection for memory regions */
#define LMU2_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB020070u)

/** \brief 80, Region write access enable register A */
#define LMU2_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020080u)

/** \brief 84, Region write access enable register B */
#define LMU2_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020084u)

/** \brief 88, Region read access enable register A */
#define LMU2_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020088u)

/** \brief 8C, Region read access enable register B */
#define LMU2_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02008Cu)

/** \brief 90, Region VM access enable register */
#define LMU2_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020090u)

/** \brief 94, Region PRS access enable register */
#define LMU2_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020094u)

/** \brief 98, Region lower address register */
#define LMU2_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020098u)

/** \brief 9C, Region upper address register */
#define LMU2_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02009Cu)

/** \brief A0, Region write access enable register A */
#define LMU2_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0200A0u)

/** \brief A4, Region write access enable register B */
#define LMU2_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0200A4u)

/** \brief A8, Region read access enable register A */
#define LMU2_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0200A8u)

/** \brief AC, Region read access enable register B */
#define LMU2_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0200ACu)

/** \brief B0, Region VM access enable register */
#define LMU2_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0200B0u)

/** \brief B4, Region PRS access enable register */
#define LMU2_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0200B4u)

/** \brief B8, Region lower address register */
#define LMU2_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0200B8u)

/** \brief BC, Region upper address register */
#define LMU2_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0200BCu)

/** \brief C0, Region write access enable register A */
#define LMU2_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0200C0u)

/** \brief C4, Region write access enable register B */
#define LMU2_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0200C4u)

/** \brief C8, Region read access enable register A */
#define LMU2_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0200C8u)

/** \brief CC, Region read access enable register B */
#define LMU2_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0200CCu)

/** \brief D0, Region VM access enable register */
#define LMU2_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0200D0u)

/** \brief D4, Region PRS access enable register */
#define LMU2_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0200D4u)

/** \brief D8, Region lower address register */
#define LMU2_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0200D8u)

/** \brief DC, Region upper address register */
#define LMU2_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0200DCu)

/** \brief E0, Region write access enable register A */
#define LMU2_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0200E0u)

/** \brief E4, Region write access enable register B */
#define LMU2_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0200E4u)

/** \brief E8, Region read access enable register A */
#define LMU2_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0200E8u)

/** \brief EC, Region read access enable register B */
#define LMU2_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0200ECu)

/** \brief F0, Region VM access enable register */
#define LMU2_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0200F0u)

/** \brief F4, Region PRS access enable register */
#define LMU2_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0200F4u)

/** \brief F8, Region lower address register */
#define LMU2_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0200F8u)

/** \brief FC, Region upper address register */
#define LMU2_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0200FCu)

/** \brief 100, Region write access enable register A */
#define LMU2_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020100u)

/** \brief 104, Region write access enable register B */
#define LMU2_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020104u)

/** \brief 108, Region read access enable register A */
#define LMU2_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020108u)

/** \brief 10C, Region read access enable register B */
#define LMU2_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02010Cu)

/** \brief 110, Region VM access enable register */
#define LMU2_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020110u)

/** \brief 114, Region PRS access enable register */
#define LMU2_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020114u)

/** \brief 118, Region lower address register */
#define LMU2_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020118u)

/** \brief 11C, Region upper address register */
#define LMU2_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02011Cu)

/** \brief 120, Region write access enable register A */
#define LMU2_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020120u)

/** \brief 124, Region write access enable register B */
#define LMU2_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020124u)

/** \brief 128, Region read access enable register A */
#define LMU2_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020128u)

/** \brief 12C, Region read access enable register B */
#define LMU2_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02012Cu)

/** \brief 130, Region VM access enable register */
#define LMU2_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020130u)

/** \brief 134, Region PRS access enable register */
#define LMU2_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020134u)

/** \brief 138, Region lower address register */
#define LMU2_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020138u)

/** \brief 13C, Region upper address register */
#define LMU2_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02013Cu)

/** \brief 140, Region write access enable register A */
#define LMU2_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020140u)

/** \brief 144, Region write access enable register B */
#define LMU2_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020144u)

/** \brief 148, Region read access enable register A */
#define LMU2_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020148u)

/** \brief 14C, Region read access enable register B */
#define LMU2_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02014Cu)

/** \brief 150, Region VM access enable register */
#define LMU2_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020150u)

/** \brief 154, Region PRS access enable register */
#define LMU2_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020154u)

/** \brief 158, Region lower address register */
#define LMU2_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020158u)

/** \brief 15C, Region upper address register */
#define LMU2_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02015Cu)

/** \brief 160, Region write access enable register A */
#define LMU2_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020160u)

/** \brief 164, Region write access enable register B */
#define LMU2_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020164u)

/** \brief 168, Region read access enable register A */
#define LMU2_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020168u)

/** \brief 16C, Region read access enable register B */
#define LMU2_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02016Cu)

/** \brief 170, Region VM access enable register */
#define LMU2_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020170u)

/** \brief 174, Region PRS access enable register */
#define LMU2_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020174u)

/** \brief 178, Region lower address register */
#define LMU2_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020178u)

/** \brief 17C, Region upper address register */
#define LMU2_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02017Cu)

/** \brief 180, Region write access enable register A */
#define LMU2_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020180u)

/** \brief 184, Region write access enable register B */
#define LMU2_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020184u)

/** \brief 188, Region read access enable register A */
#define LMU2_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020188u)

/** \brief 18C, Region read access enable register B */
#define LMU2_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02018Cu)

/** \brief 190, Region VM access enable register */
#define LMU2_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020190u)

/** \brief 194, Region PRS access enable register */
#define LMU2_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020194u)

/** \brief 198, Region lower address register */
#define LMU2_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020198u)

/** \brief 19C, Region upper address register */
#define LMU2_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU2_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0201A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU2_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0201A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU2_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0201A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU2_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0201ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU2_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0201B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU2_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0201B4u)

/** \brief 1B8, Region lower address register */
#define LMU2_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0201B8u)

/** \brief 1BC, Region upper address register */
#define LMU2_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0201BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU2_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0201C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU2_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0201C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU2_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0201C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU2_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0201CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU2_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0201D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU2_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0201D4u)

/** \brief 1D8, Region lower address register */
#define LMU2_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0201D8u)

/** \brief 1DC, Region upper address register */
#define LMU2_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0201DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU2_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0201E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU2_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0201E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU2_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0201E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU2_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0201ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU2_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0201F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU2_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0201F4u)

/** \brief 1F8, Region lower address register */
#define LMU2_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0201F8u)

/** \brief 1FC, Region upper address register */
#define LMU2_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0201FCu)

/** \brief 200, Region write access enable register A */
#define LMU2_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020200u)

/** \brief 204, Region write access enable register B */
#define LMU2_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020204u)

/** \brief 208, Region read access enable register A */
#define LMU2_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020208u)

/** \brief 20C, Region read access enable register B */
#define LMU2_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02020Cu)

/** \brief 210, Region VM access enable register */
#define LMU2_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020210u)

/** \brief 214, Region PRS access enable register */
#define LMU2_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020214u)

/** \brief 218, Region lower address register */
#define LMU2_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020218u)

/** \brief 21C, Region upper address register */
#define LMU2_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02021Cu)

/** \brief 220, Region write access enable register A */
#define LMU2_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020220u)

/** \brief 224, Region write access enable register B */
#define LMU2_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020224u)

/** \brief 228, Region read access enable register A */
#define LMU2_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020228u)

/** \brief 22C, Region read access enable register B */
#define LMU2_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02022Cu)

/** \brief 230, Region VM access enable register */
#define LMU2_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020230u)

/** \brief 234, Region PRS access enable register */
#define LMU2_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020234u)

/** \brief 238, Region lower address register */
#define LMU2_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020238u)

/** \brief 23C, Region upper address register */
#define LMU2_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02023Cu)

/** \brief 240, Region write access enable register A */
#define LMU2_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020240u)

/** \brief 244, Region write access enable register B */
#define LMU2_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020244u)

/** \brief 248, Region read access enable register A */
#define LMU2_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020248u)

/** \brief 24C, Region read access enable register B */
#define LMU2_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02024Cu)

/** \brief 250, Region VM access enable register */
#define LMU2_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020250u)

/** \brief 254, Region PRS access enable register */
#define LMU2_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020254u)

/** \brief 258, Region lower address register */
#define LMU2_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020258u)

/** \brief 25C, Region upper address register */
#define LMU2_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02025Cu)

/** \brief 260, Region write access enable register A */
#define LMU2_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB020260u)

/** \brief 264, Region write access enable register B */
#define LMU2_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB020264u)

/** \brief 268, Region read access enable register A */
#define LMU2_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB020268u)

/** \brief 26C, Region read access enable register B */
#define LMU2_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB02026Cu)

/** \brief 270, Region VM access enable register */
#define LMU2_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB020270u)

/** \brief 274, Region PRS access enable register */
#define LMU2_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB020274u)

/** \brief 278, Region lower address register */
#define LMU2_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB020278u)

/** \brief 27C, Region upper address register */
#define LMU2_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB02027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU2_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB020300u)

/** \brief 304, Configure region write access enable register B */
#define LMU2_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB020304u)

/** \brief 308, Configure region read access enable register A */
#define LMU2_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB020308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU2_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB02030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU2_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB020310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU2_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB020314u)

/** \brief 318, Configure region lower address register */
#define LMU2_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB020318u)

/** \brief 31C, Configure region upper address register */
#define LMU2_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB02031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu3
 * \{  */
/** \brief 8, Module identification register */
#define LMU3_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB030008u)

/** \brief 28, Protection for safety registers */
#define LMU3_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB030028u)

/** \brief 60, Memory control register */
#define LMU3_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB030060u)

/** \brief 64, Safety control register */
#define LMU3_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB030064u)

/** \brief 70, Protection for memory regions */
#define LMU3_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB030070u)

/** \brief 80, Region write access enable register A */
#define LMU3_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030080u)

/** \brief 84, Region write access enable register B */
#define LMU3_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030084u)

/** \brief 88, Region read access enable register A */
#define LMU3_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030088u)

/** \brief 8C, Region read access enable register B */
#define LMU3_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03008Cu)

/** \brief 90, Region VM access enable register */
#define LMU3_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030090u)

/** \brief 94, Region PRS access enable register */
#define LMU3_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030094u)

/** \brief 98, Region lower address register */
#define LMU3_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030098u)

/** \brief 9C, Region upper address register */
#define LMU3_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03009Cu)

/** \brief A0, Region write access enable register A */
#define LMU3_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0300A0u)

/** \brief A4, Region write access enable register B */
#define LMU3_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0300A4u)

/** \brief A8, Region read access enable register A */
#define LMU3_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0300A8u)

/** \brief AC, Region read access enable register B */
#define LMU3_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0300ACu)

/** \brief B0, Region VM access enable register */
#define LMU3_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0300B0u)

/** \brief B4, Region PRS access enable register */
#define LMU3_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0300B4u)

/** \brief B8, Region lower address register */
#define LMU3_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0300B8u)

/** \brief BC, Region upper address register */
#define LMU3_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0300BCu)

/** \brief C0, Region write access enable register A */
#define LMU3_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0300C0u)

/** \brief C4, Region write access enable register B */
#define LMU3_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0300C4u)

/** \brief C8, Region read access enable register A */
#define LMU3_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0300C8u)

/** \brief CC, Region read access enable register B */
#define LMU3_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0300CCu)

/** \brief D0, Region VM access enable register */
#define LMU3_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0300D0u)

/** \brief D4, Region PRS access enable register */
#define LMU3_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0300D4u)

/** \brief D8, Region lower address register */
#define LMU3_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0300D8u)

/** \brief DC, Region upper address register */
#define LMU3_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0300DCu)

/** \brief E0, Region write access enable register A */
#define LMU3_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0300E0u)

/** \brief E4, Region write access enable register B */
#define LMU3_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0300E4u)

/** \brief E8, Region read access enable register A */
#define LMU3_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0300E8u)

/** \brief EC, Region read access enable register B */
#define LMU3_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0300ECu)

/** \brief F0, Region VM access enable register */
#define LMU3_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0300F0u)

/** \brief F4, Region PRS access enable register */
#define LMU3_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0300F4u)

/** \brief F8, Region lower address register */
#define LMU3_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0300F8u)

/** \brief FC, Region upper address register */
#define LMU3_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0300FCu)

/** \brief 100, Region write access enable register A */
#define LMU3_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030100u)

/** \brief 104, Region write access enable register B */
#define LMU3_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030104u)

/** \brief 108, Region read access enable register A */
#define LMU3_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030108u)

/** \brief 10C, Region read access enable register B */
#define LMU3_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03010Cu)

/** \brief 110, Region VM access enable register */
#define LMU3_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030110u)

/** \brief 114, Region PRS access enable register */
#define LMU3_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030114u)

/** \brief 118, Region lower address register */
#define LMU3_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030118u)

/** \brief 11C, Region upper address register */
#define LMU3_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03011Cu)

/** \brief 120, Region write access enable register A */
#define LMU3_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030120u)

/** \brief 124, Region write access enable register B */
#define LMU3_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030124u)

/** \brief 128, Region read access enable register A */
#define LMU3_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030128u)

/** \brief 12C, Region read access enable register B */
#define LMU3_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03012Cu)

/** \brief 130, Region VM access enable register */
#define LMU3_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030130u)

/** \brief 134, Region PRS access enable register */
#define LMU3_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030134u)

/** \brief 138, Region lower address register */
#define LMU3_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030138u)

/** \brief 13C, Region upper address register */
#define LMU3_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03013Cu)

/** \brief 140, Region write access enable register A */
#define LMU3_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030140u)

/** \brief 144, Region write access enable register B */
#define LMU3_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030144u)

/** \brief 148, Region read access enable register A */
#define LMU3_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030148u)

/** \brief 14C, Region read access enable register B */
#define LMU3_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03014Cu)

/** \brief 150, Region VM access enable register */
#define LMU3_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030150u)

/** \brief 154, Region PRS access enable register */
#define LMU3_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030154u)

/** \brief 158, Region lower address register */
#define LMU3_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030158u)

/** \brief 15C, Region upper address register */
#define LMU3_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03015Cu)

/** \brief 160, Region write access enable register A */
#define LMU3_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030160u)

/** \brief 164, Region write access enable register B */
#define LMU3_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030164u)

/** \brief 168, Region read access enable register A */
#define LMU3_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030168u)

/** \brief 16C, Region read access enable register B */
#define LMU3_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03016Cu)

/** \brief 170, Region VM access enable register */
#define LMU3_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030170u)

/** \brief 174, Region PRS access enable register */
#define LMU3_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030174u)

/** \brief 178, Region lower address register */
#define LMU3_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030178u)

/** \brief 17C, Region upper address register */
#define LMU3_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03017Cu)

/** \brief 180, Region write access enable register A */
#define LMU3_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030180u)

/** \brief 184, Region write access enable register B */
#define LMU3_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030184u)

/** \brief 188, Region read access enable register A */
#define LMU3_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030188u)

/** \brief 18C, Region read access enable register B */
#define LMU3_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03018Cu)

/** \brief 190, Region VM access enable register */
#define LMU3_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030190u)

/** \brief 194, Region PRS access enable register */
#define LMU3_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030194u)

/** \brief 198, Region lower address register */
#define LMU3_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030198u)

/** \brief 19C, Region upper address register */
#define LMU3_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU3_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0301A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU3_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0301A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU3_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0301A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU3_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0301ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU3_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0301B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU3_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0301B4u)

/** \brief 1B8, Region lower address register */
#define LMU3_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0301B8u)

/** \brief 1BC, Region upper address register */
#define LMU3_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0301BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU3_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0301C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU3_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0301C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU3_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0301C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU3_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0301CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU3_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0301D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU3_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0301D4u)

/** \brief 1D8, Region lower address register */
#define LMU3_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0301D8u)

/** \brief 1DC, Region upper address register */
#define LMU3_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0301DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU3_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0301E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU3_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0301E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU3_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0301E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU3_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0301ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU3_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0301F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU3_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0301F4u)

/** \brief 1F8, Region lower address register */
#define LMU3_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0301F8u)

/** \brief 1FC, Region upper address register */
#define LMU3_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0301FCu)

/** \brief 200, Region write access enable register A */
#define LMU3_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030200u)

/** \brief 204, Region write access enable register B */
#define LMU3_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030204u)

/** \brief 208, Region read access enable register A */
#define LMU3_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030208u)

/** \brief 20C, Region read access enable register B */
#define LMU3_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03020Cu)

/** \brief 210, Region VM access enable register */
#define LMU3_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030210u)

/** \brief 214, Region PRS access enable register */
#define LMU3_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030214u)

/** \brief 218, Region lower address register */
#define LMU3_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030218u)

/** \brief 21C, Region upper address register */
#define LMU3_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03021Cu)

/** \brief 220, Region write access enable register A */
#define LMU3_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030220u)

/** \brief 224, Region write access enable register B */
#define LMU3_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030224u)

/** \brief 228, Region read access enable register A */
#define LMU3_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030228u)

/** \brief 22C, Region read access enable register B */
#define LMU3_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03022Cu)

/** \brief 230, Region VM access enable register */
#define LMU3_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030230u)

/** \brief 234, Region PRS access enable register */
#define LMU3_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030234u)

/** \brief 238, Region lower address register */
#define LMU3_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030238u)

/** \brief 23C, Region upper address register */
#define LMU3_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03023Cu)

/** \brief 240, Region write access enable register A */
#define LMU3_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030240u)

/** \brief 244, Region write access enable register B */
#define LMU3_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030244u)

/** \brief 248, Region read access enable register A */
#define LMU3_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030248u)

/** \brief 24C, Region read access enable register B */
#define LMU3_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03024Cu)

/** \brief 250, Region VM access enable register */
#define LMU3_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030250u)

/** \brief 254, Region PRS access enable register */
#define LMU3_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030254u)

/** \brief 258, Region lower address register */
#define LMU3_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030258u)

/** \brief 25C, Region upper address register */
#define LMU3_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03025Cu)

/** \brief 260, Region write access enable register A */
#define LMU3_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB030260u)

/** \brief 264, Region write access enable register B */
#define LMU3_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB030264u)

/** \brief 268, Region read access enable register A */
#define LMU3_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB030268u)

/** \brief 26C, Region read access enable register B */
#define LMU3_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB03026Cu)

/** \brief 270, Region VM access enable register */
#define LMU3_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB030270u)

/** \brief 274, Region PRS access enable register */
#define LMU3_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB030274u)

/** \brief 278, Region lower address register */
#define LMU3_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB030278u)

/** \brief 27C, Region upper address register */
#define LMU3_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB03027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU3_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB030300u)

/** \brief 304, Configure region write access enable register B */
#define LMU3_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB030304u)

/** \brief 308, Configure region read access enable register A */
#define LMU3_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB030308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU3_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB03030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU3_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB030310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU3_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB030314u)

/** \brief 318, Configure region lower address register */
#define LMU3_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB030318u)

/** \brief 31C, Configure region upper address register */
#define LMU3_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB03031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu4
 * \{  */
/** \brief 8, Module identification register */
#define LMU4_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB040008u)

/** \brief 28, Protection for safety registers */
#define LMU4_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB040028u)

/** \brief 60, Memory control register */
#define LMU4_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB040060u)

/** \brief 64, Safety control register */
#define LMU4_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB040064u)

/** \brief 70, Protection for memory regions */
#define LMU4_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB040070u)

/** \brief 80, Region write access enable register A */
#define LMU4_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040080u)

/** \brief 84, Region write access enable register B */
#define LMU4_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040084u)

/** \brief 88, Region read access enable register A */
#define LMU4_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040088u)

/** \brief 8C, Region read access enable register B */
#define LMU4_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04008Cu)

/** \brief 90, Region VM access enable register */
#define LMU4_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040090u)

/** \brief 94, Region PRS access enable register */
#define LMU4_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040094u)

/** \brief 98, Region lower address register */
#define LMU4_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040098u)

/** \brief 9C, Region upper address register */
#define LMU4_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04009Cu)

/** \brief A0, Region write access enable register A */
#define LMU4_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0400A0u)

/** \brief A4, Region write access enable register B */
#define LMU4_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0400A4u)

/** \brief A8, Region read access enable register A */
#define LMU4_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0400A8u)

/** \brief AC, Region read access enable register B */
#define LMU4_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0400ACu)

/** \brief B0, Region VM access enable register */
#define LMU4_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0400B0u)

/** \brief B4, Region PRS access enable register */
#define LMU4_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0400B4u)

/** \brief B8, Region lower address register */
#define LMU4_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0400B8u)

/** \brief BC, Region upper address register */
#define LMU4_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0400BCu)

/** \brief C0, Region write access enable register A */
#define LMU4_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0400C0u)

/** \brief C4, Region write access enable register B */
#define LMU4_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0400C4u)

/** \brief C8, Region read access enable register A */
#define LMU4_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0400C8u)

/** \brief CC, Region read access enable register B */
#define LMU4_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0400CCu)

/** \brief D0, Region VM access enable register */
#define LMU4_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0400D0u)

/** \brief D4, Region PRS access enable register */
#define LMU4_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0400D4u)

/** \brief D8, Region lower address register */
#define LMU4_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0400D8u)

/** \brief DC, Region upper address register */
#define LMU4_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0400DCu)

/** \brief E0, Region write access enable register A */
#define LMU4_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0400E0u)

/** \brief E4, Region write access enable register B */
#define LMU4_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0400E4u)

/** \brief E8, Region read access enable register A */
#define LMU4_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0400E8u)

/** \brief EC, Region read access enable register B */
#define LMU4_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0400ECu)

/** \brief F0, Region VM access enable register */
#define LMU4_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0400F0u)

/** \brief F4, Region PRS access enable register */
#define LMU4_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0400F4u)

/** \brief F8, Region lower address register */
#define LMU4_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0400F8u)

/** \brief FC, Region upper address register */
#define LMU4_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0400FCu)

/** \brief 100, Region write access enable register A */
#define LMU4_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040100u)

/** \brief 104, Region write access enable register B */
#define LMU4_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040104u)

/** \brief 108, Region read access enable register A */
#define LMU4_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040108u)

/** \brief 10C, Region read access enable register B */
#define LMU4_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04010Cu)

/** \brief 110, Region VM access enable register */
#define LMU4_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040110u)

/** \brief 114, Region PRS access enable register */
#define LMU4_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040114u)

/** \brief 118, Region lower address register */
#define LMU4_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040118u)

/** \brief 11C, Region upper address register */
#define LMU4_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04011Cu)

/** \brief 120, Region write access enable register A */
#define LMU4_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040120u)

/** \brief 124, Region write access enable register B */
#define LMU4_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040124u)

/** \brief 128, Region read access enable register A */
#define LMU4_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040128u)

/** \brief 12C, Region read access enable register B */
#define LMU4_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04012Cu)

/** \brief 130, Region VM access enable register */
#define LMU4_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040130u)

/** \brief 134, Region PRS access enable register */
#define LMU4_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040134u)

/** \brief 138, Region lower address register */
#define LMU4_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040138u)

/** \brief 13C, Region upper address register */
#define LMU4_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04013Cu)

/** \brief 140, Region write access enable register A */
#define LMU4_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040140u)

/** \brief 144, Region write access enable register B */
#define LMU4_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040144u)

/** \brief 148, Region read access enable register A */
#define LMU4_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040148u)

/** \brief 14C, Region read access enable register B */
#define LMU4_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04014Cu)

/** \brief 150, Region VM access enable register */
#define LMU4_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040150u)

/** \brief 154, Region PRS access enable register */
#define LMU4_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040154u)

/** \brief 158, Region lower address register */
#define LMU4_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040158u)

/** \brief 15C, Region upper address register */
#define LMU4_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04015Cu)

/** \brief 160, Region write access enable register A */
#define LMU4_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040160u)

/** \brief 164, Region write access enable register B */
#define LMU4_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040164u)

/** \brief 168, Region read access enable register A */
#define LMU4_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040168u)

/** \brief 16C, Region read access enable register B */
#define LMU4_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04016Cu)

/** \brief 170, Region VM access enable register */
#define LMU4_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040170u)

/** \brief 174, Region PRS access enable register */
#define LMU4_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040174u)

/** \brief 178, Region lower address register */
#define LMU4_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040178u)

/** \brief 17C, Region upper address register */
#define LMU4_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04017Cu)

/** \brief 180, Region write access enable register A */
#define LMU4_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040180u)

/** \brief 184, Region write access enable register B */
#define LMU4_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040184u)

/** \brief 188, Region read access enable register A */
#define LMU4_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040188u)

/** \brief 18C, Region read access enable register B */
#define LMU4_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04018Cu)

/** \brief 190, Region VM access enable register */
#define LMU4_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040190u)

/** \brief 194, Region PRS access enable register */
#define LMU4_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040194u)

/** \brief 198, Region lower address register */
#define LMU4_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040198u)

/** \brief 19C, Region upper address register */
#define LMU4_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU4_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0401A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU4_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0401A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU4_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0401A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU4_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0401ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU4_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0401B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU4_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0401B4u)

/** \brief 1B8, Region lower address register */
#define LMU4_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0401B8u)

/** \brief 1BC, Region upper address register */
#define LMU4_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0401BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU4_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0401C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU4_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0401C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU4_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0401C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU4_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0401CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU4_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0401D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU4_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0401D4u)

/** \brief 1D8, Region lower address register */
#define LMU4_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0401D8u)

/** \brief 1DC, Region upper address register */
#define LMU4_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0401DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU4_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0401E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU4_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0401E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU4_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0401E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU4_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0401ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU4_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0401F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU4_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0401F4u)

/** \brief 1F8, Region lower address register */
#define LMU4_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0401F8u)

/** \brief 1FC, Region upper address register */
#define LMU4_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0401FCu)

/** \brief 200, Region write access enable register A */
#define LMU4_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040200u)

/** \brief 204, Region write access enable register B */
#define LMU4_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040204u)

/** \brief 208, Region read access enable register A */
#define LMU4_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040208u)

/** \brief 20C, Region read access enable register B */
#define LMU4_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04020Cu)

/** \brief 210, Region VM access enable register */
#define LMU4_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040210u)

/** \brief 214, Region PRS access enable register */
#define LMU4_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040214u)

/** \brief 218, Region lower address register */
#define LMU4_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040218u)

/** \brief 21C, Region upper address register */
#define LMU4_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04021Cu)

/** \brief 220, Region write access enable register A */
#define LMU4_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040220u)

/** \brief 224, Region write access enable register B */
#define LMU4_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040224u)

/** \brief 228, Region read access enable register A */
#define LMU4_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040228u)

/** \brief 22C, Region read access enable register B */
#define LMU4_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04022Cu)

/** \brief 230, Region VM access enable register */
#define LMU4_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040230u)

/** \brief 234, Region PRS access enable register */
#define LMU4_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040234u)

/** \brief 238, Region lower address register */
#define LMU4_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040238u)

/** \brief 23C, Region upper address register */
#define LMU4_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04023Cu)

/** \brief 240, Region write access enable register A */
#define LMU4_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040240u)

/** \brief 244, Region write access enable register B */
#define LMU4_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040244u)

/** \brief 248, Region read access enable register A */
#define LMU4_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040248u)

/** \brief 24C, Region read access enable register B */
#define LMU4_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04024Cu)

/** \brief 250, Region VM access enable register */
#define LMU4_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040250u)

/** \brief 254, Region PRS access enable register */
#define LMU4_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040254u)

/** \brief 258, Region lower address register */
#define LMU4_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040258u)

/** \brief 25C, Region upper address register */
#define LMU4_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04025Cu)

/** \brief 260, Region write access enable register A */
#define LMU4_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB040260u)

/** \brief 264, Region write access enable register B */
#define LMU4_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB040264u)

/** \brief 268, Region read access enable register A */
#define LMU4_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB040268u)

/** \brief 26C, Region read access enable register B */
#define LMU4_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB04026Cu)

/** \brief 270, Region VM access enable register */
#define LMU4_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB040270u)

/** \brief 274, Region PRS access enable register */
#define LMU4_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB040274u)

/** \brief 278, Region lower address register */
#define LMU4_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB040278u)

/** \brief 27C, Region upper address register */
#define LMU4_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB04027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU4_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB040300u)

/** \brief 304, Configure region write access enable register B */
#define LMU4_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB040304u)

/** \brief 308, Configure region read access enable register A */
#define LMU4_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB040308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU4_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB04030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU4_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB040310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU4_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB040314u)

/** \brief 318, Configure region lower address register */
#define LMU4_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB040318u)

/** \brief 31C, Configure region upper address register */
#define LMU4_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB04031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu5
 * \{  */
/** \brief 8, Module identification register */
#define LMU5_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB050008u)

/** \brief 28, Protection for safety registers */
#define LMU5_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB050028u)

/** \brief 60, Memory control register */
#define LMU5_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB050060u)

/** \brief 64, Safety control register */
#define LMU5_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB050064u)

/** \brief 70, Protection for memory regions */
#define LMU5_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB050070u)

/** \brief 80, Region write access enable register A */
#define LMU5_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050080u)

/** \brief 84, Region write access enable register B */
#define LMU5_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050084u)

/** \brief 88, Region read access enable register A */
#define LMU5_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050088u)

/** \brief 8C, Region read access enable register B */
#define LMU5_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05008Cu)

/** \brief 90, Region VM access enable register */
#define LMU5_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050090u)

/** \brief 94, Region PRS access enable register */
#define LMU5_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050094u)

/** \brief 98, Region lower address register */
#define LMU5_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050098u)

/** \brief 9C, Region upper address register */
#define LMU5_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05009Cu)

/** \brief A0, Region write access enable register A */
#define LMU5_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0500A0u)

/** \brief A4, Region write access enable register B */
#define LMU5_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0500A4u)

/** \brief A8, Region read access enable register A */
#define LMU5_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0500A8u)

/** \brief AC, Region read access enable register B */
#define LMU5_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0500ACu)

/** \brief B0, Region VM access enable register */
#define LMU5_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0500B0u)

/** \brief B4, Region PRS access enable register */
#define LMU5_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0500B4u)

/** \brief B8, Region lower address register */
#define LMU5_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0500B8u)

/** \brief BC, Region upper address register */
#define LMU5_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0500BCu)

/** \brief C0, Region write access enable register A */
#define LMU5_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0500C0u)

/** \brief C4, Region write access enable register B */
#define LMU5_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0500C4u)

/** \brief C8, Region read access enable register A */
#define LMU5_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0500C8u)

/** \brief CC, Region read access enable register B */
#define LMU5_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0500CCu)

/** \brief D0, Region VM access enable register */
#define LMU5_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0500D0u)

/** \brief D4, Region PRS access enable register */
#define LMU5_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0500D4u)

/** \brief D8, Region lower address register */
#define LMU5_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0500D8u)

/** \brief DC, Region upper address register */
#define LMU5_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0500DCu)

/** \brief E0, Region write access enable register A */
#define LMU5_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0500E0u)

/** \brief E4, Region write access enable register B */
#define LMU5_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0500E4u)

/** \brief E8, Region read access enable register A */
#define LMU5_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0500E8u)

/** \brief EC, Region read access enable register B */
#define LMU5_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0500ECu)

/** \brief F0, Region VM access enable register */
#define LMU5_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0500F0u)

/** \brief F4, Region PRS access enable register */
#define LMU5_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0500F4u)

/** \brief F8, Region lower address register */
#define LMU5_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0500F8u)

/** \brief FC, Region upper address register */
#define LMU5_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0500FCu)

/** \brief 100, Region write access enable register A */
#define LMU5_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050100u)

/** \brief 104, Region write access enable register B */
#define LMU5_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050104u)

/** \brief 108, Region read access enable register A */
#define LMU5_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050108u)

/** \brief 10C, Region read access enable register B */
#define LMU5_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05010Cu)

/** \brief 110, Region VM access enable register */
#define LMU5_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050110u)

/** \brief 114, Region PRS access enable register */
#define LMU5_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050114u)

/** \brief 118, Region lower address register */
#define LMU5_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050118u)

/** \brief 11C, Region upper address register */
#define LMU5_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05011Cu)

/** \brief 120, Region write access enable register A */
#define LMU5_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050120u)

/** \brief 124, Region write access enable register B */
#define LMU5_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050124u)

/** \brief 128, Region read access enable register A */
#define LMU5_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050128u)

/** \brief 12C, Region read access enable register B */
#define LMU5_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05012Cu)

/** \brief 130, Region VM access enable register */
#define LMU5_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050130u)

/** \brief 134, Region PRS access enable register */
#define LMU5_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050134u)

/** \brief 138, Region lower address register */
#define LMU5_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050138u)

/** \brief 13C, Region upper address register */
#define LMU5_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05013Cu)

/** \brief 140, Region write access enable register A */
#define LMU5_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050140u)

/** \brief 144, Region write access enable register B */
#define LMU5_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050144u)

/** \brief 148, Region read access enable register A */
#define LMU5_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050148u)

/** \brief 14C, Region read access enable register B */
#define LMU5_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05014Cu)

/** \brief 150, Region VM access enable register */
#define LMU5_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050150u)

/** \brief 154, Region PRS access enable register */
#define LMU5_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050154u)

/** \brief 158, Region lower address register */
#define LMU5_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050158u)

/** \brief 15C, Region upper address register */
#define LMU5_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05015Cu)

/** \brief 160, Region write access enable register A */
#define LMU5_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050160u)

/** \brief 164, Region write access enable register B */
#define LMU5_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050164u)

/** \brief 168, Region read access enable register A */
#define LMU5_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050168u)

/** \brief 16C, Region read access enable register B */
#define LMU5_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05016Cu)

/** \brief 170, Region VM access enable register */
#define LMU5_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050170u)

/** \brief 174, Region PRS access enable register */
#define LMU5_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050174u)

/** \brief 178, Region lower address register */
#define LMU5_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050178u)

/** \brief 17C, Region upper address register */
#define LMU5_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05017Cu)

/** \brief 180, Region write access enable register A */
#define LMU5_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050180u)

/** \brief 184, Region write access enable register B */
#define LMU5_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050184u)

/** \brief 188, Region read access enable register A */
#define LMU5_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050188u)

/** \brief 18C, Region read access enable register B */
#define LMU5_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05018Cu)

/** \brief 190, Region VM access enable register */
#define LMU5_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050190u)

/** \brief 194, Region PRS access enable register */
#define LMU5_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050194u)

/** \brief 198, Region lower address register */
#define LMU5_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050198u)

/** \brief 19C, Region upper address register */
#define LMU5_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU5_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0501A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU5_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0501A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU5_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0501A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU5_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0501ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU5_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0501B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU5_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0501B4u)

/** \brief 1B8, Region lower address register */
#define LMU5_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0501B8u)

/** \brief 1BC, Region upper address register */
#define LMU5_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0501BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU5_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0501C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU5_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0501C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU5_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0501C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU5_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0501CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU5_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0501D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU5_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0501D4u)

/** \brief 1D8, Region lower address register */
#define LMU5_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0501D8u)

/** \brief 1DC, Region upper address register */
#define LMU5_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0501DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU5_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0501E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU5_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0501E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU5_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0501E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU5_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0501ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU5_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0501F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU5_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0501F4u)

/** \brief 1F8, Region lower address register */
#define LMU5_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0501F8u)

/** \brief 1FC, Region upper address register */
#define LMU5_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0501FCu)

/** \brief 200, Region write access enable register A */
#define LMU5_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050200u)

/** \brief 204, Region write access enable register B */
#define LMU5_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050204u)

/** \brief 208, Region read access enable register A */
#define LMU5_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050208u)

/** \brief 20C, Region read access enable register B */
#define LMU5_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05020Cu)

/** \brief 210, Region VM access enable register */
#define LMU5_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050210u)

/** \brief 214, Region PRS access enable register */
#define LMU5_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050214u)

/** \brief 218, Region lower address register */
#define LMU5_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050218u)

/** \brief 21C, Region upper address register */
#define LMU5_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05021Cu)

/** \brief 220, Region write access enable register A */
#define LMU5_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050220u)

/** \brief 224, Region write access enable register B */
#define LMU5_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050224u)

/** \brief 228, Region read access enable register A */
#define LMU5_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050228u)

/** \brief 22C, Region read access enable register B */
#define LMU5_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05022Cu)

/** \brief 230, Region VM access enable register */
#define LMU5_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050230u)

/** \brief 234, Region PRS access enable register */
#define LMU5_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050234u)

/** \brief 238, Region lower address register */
#define LMU5_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050238u)

/** \brief 23C, Region upper address register */
#define LMU5_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05023Cu)

/** \brief 240, Region write access enable register A */
#define LMU5_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050240u)

/** \brief 244, Region write access enable register B */
#define LMU5_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050244u)

/** \brief 248, Region read access enable register A */
#define LMU5_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050248u)

/** \brief 24C, Region read access enable register B */
#define LMU5_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05024Cu)

/** \brief 250, Region VM access enable register */
#define LMU5_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050250u)

/** \brief 254, Region PRS access enable register */
#define LMU5_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050254u)

/** \brief 258, Region lower address register */
#define LMU5_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050258u)

/** \brief 25C, Region upper address register */
#define LMU5_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05025Cu)

/** \brief 260, Region write access enable register A */
#define LMU5_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB050260u)

/** \brief 264, Region write access enable register B */
#define LMU5_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB050264u)

/** \brief 268, Region read access enable register A */
#define LMU5_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB050268u)

/** \brief 26C, Region read access enable register B */
#define LMU5_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB05026Cu)

/** \brief 270, Region VM access enable register */
#define LMU5_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB050270u)

/** \brief 274, Region PRS access enable register */
#define LMU5_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB050274u)

/** \brief 278, Region lower address register */
#define LMU5_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB050278u)

/** \brief 27C, Region upper address register */
#define LMU5_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB05027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU5_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB050300u)

/** \brief 304, Configure region write access enable register B */
#define LMU5_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB050304u)

/** \brief 308, Configure region read access enable register A */
#define LMU5_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB050308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU5_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB05030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU5_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB050310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU5_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB050314u)

/** \brief 318, Configure region lower address register */
#define LMU5_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB050318u)

/** \brief 31C, Configure region upper address register */
#define LMU5_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB05031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu6
 * \{  */
/** \brief 8, Module identification register */
#define LMU6_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB060008u)

/** \brief 28, Protection for safety registers */
#define LMU6_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB060028u)

/** \brief 60, Memory control register */
#define LMU6_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB060060u)

/** \brief 64, Safety control register */
#define LMU6_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB060064u)

/** \brief 70, Protection for memory regions */
#define LMU6_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB060070u)

/** \brief 80, Region write access enable register A */
#define LMU6_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060080u)

/** \brief 84, Region write access enable register B */
#define LMU6_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060084u)

/** \brief 88, Region read access enable register A */
#define LMU6_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060088u)

/** \brief 8C, Region read access enable register B */
#define LMU6_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06008Cu)

/** \brief 90, Region VM access enable register */
#define LMU6_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060090u)

/** \brief 94, Region PRS access enable register */
#define LMU6_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060094u)

/** \brief 98, Region lower address register */
#define LMU6_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060098u)

/** \brief 9C, Region upper address register */
#define LMU6_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06009Cu)

/** \brief A0, Region write access enable register A */
#define LMU6_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0600A0u)

/** \brief A4, Region write access enable register B */
#define LMU6_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0600A4u)

/** \brief A8, Region read access enable register A */
#define LMU6_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0600A8u)

/** \brief AC, Region read access enable register B */
#define LMU6_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0600ACu)

/** \brief B0, Region VM access enable register */
#define LMU6_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0600B0u)

/** \brief B4, Region PRS access enable register */
#define LMU6_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0600B4u)

/** \brief B8, Region lower address register */
#define LMU6_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0600B8u)

/** \brief BC, Region upper address register */
#define LMU6_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0600BCu)

/** \brief C0, Region write access enable register A */
#define LMU6_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0600C0u)

/** \brief C4, Region write access enable register B */
#define LMU6_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0600C4u)

/** \brief C8, Region read access enable register A */
#define LMU6_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0600C8u)

/** \brief CC, Region read access enable register B */
#define LMU6_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0600CCu)

/** \brief D0, Region VM access enable register */
#define LMU6_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0600D0u)

/** \brief D4, Region PRS access enable register */
#define LMU6_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0600D4u)

/** \brief D8, Region lower address register */
#define LMU6_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0600D8u)

/** \brief DC, Region upper address register */
#define LMU6_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0600DCu)

/** \brief E0, Region write access enable register A */
#define LMU6_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0600E0u)

/** \brief E4, Region write access enable register B */
#define LMU6_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0600E4u)

/** \brief E8, Region read access enable register A */
#define LMU6_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0600E8u)

/** \brief EC, Region read access enable register B */
#define LMU6_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0600ECu)

/** \brief F0, Region VM access enable register */
#define LMU6_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0600F0u)

/** \brief F4, Region PRS access enable register */
#define LMU6_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0600F4u)

/** \brief F8, Region lower address register */
#define LMU6_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0600F8u)

/** \brief FC, Region upper address register */
#define LMU6_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0600FCu)

/** \brief 100, Region write access enable register A */
#define LMU6_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060100u)

/** \brief 104, Region write access enable register B */
#define LMU6_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060104u)

/** \brief 108, Region read access enable register A */
#define LMU6_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060108u)

/** \brief 10C, Region read access enable register B */
#define LMU6_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06010Cu)

/** \brief 110, Region VM access enable register */
#define LMU6_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060110u)

/** \brief 114, Region PRS access enable register */
#define LMU6_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060114u)

/** \brief 118, Region lower address register */
#define LMU6_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060118u)

/** \brief 11C, Region upper address register */
#define LMU6_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06011Cu)

/** \brief 120, Region write access enable register A */
#define LMU6_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060120u)

/** \brief 124, Region write access enable register B */
#define LMU6_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060124u)

/** \brief 128, Region read access enable register A */
#define LMU6_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060128u)

/** \brief 12C, Region read access enable register B */
#define LMU6_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06012Cu)

/** \brief 130, Region VM access enable register */
#define LMU6_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060130u)

/** \brief 134, Region PRS access enable register */
#define LMU6_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060134u)

/** \brief 138, Region lower address register */
#define LMU6_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060138u)

/** \brief 13C, Region upper address register */
#define LMU6_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06013Cu)

/** \brief 140, Region write access enable register A */
#define LMU6_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060140u)

/** \brief 144, Region write access enable register B */
#define LMU6_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060144u)

/** \brief 148, Region read access enable register A */
#define LMU6_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060148u)

/** \brief 14C, Region read access enable register B */
#define LMU6_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06014Cu)

/** \brief 150, Region VM access enable register */
#define LMU6_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060150u)

/** \brief 154, Region PRS access enable register */
#define LMU6_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060154u)

/** \brief 158, Region lower address register */
#define LMU6_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060158u)

/** \brief 15C, Region upper address register */
#define LMU6_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06015Cu)

/** \brief 160, Region write access enable register A */
#define LMU6_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060160u)

/** \brief 164, Region write access enable register B */
#define LMU6_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060164u)

/** \brief 168, Region read access enable register A */
#define LMU6_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060168u)

/** \brief 16C, Region read access enable register B */
#define LMU6_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06016Cu)

/** \brief 170, Region VM access enable register */
#define LMU6_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060170u)

/** \brief 174, Region PRS access enable register */
#define LMU6_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060174u)

/** \brief 178, Region lower address register */
#define LMU6_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060178u)

/** \brief 17C, Region upper address register */
#define LMU6_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06017Cu)

/** \brief 180, Region write access enable register A */
#define LMU6_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060180u)

/** \brief 184, Region write access enable register B */
#define LMU6_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060184u)

/** \brief 188, Region read access enable register A */
#define LMU6_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060188u)

/** \brief 18C, Region read access enable register B */
#define LMU6_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06018Cu)

/** \brief 190, Region VM access enable register */
#define LMU6_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060190u)

/** \brief 194, Region PRS access enable register */
#define LMU6_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060194u)

/** \brief 198, Region lower address register */
#define LMU6_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060198u)

/** \brief 19C, Region upper address register */
#define LMU6_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU6_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0601A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU6_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0601A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU6_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0601A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU6_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0601ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU6_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0601B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU6_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0601B4u)

/** \brief 1B8, Region lower address register */
#define LMU6_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0601B8u)

/** \brief 1BC, Region upper address register */
#define LMU6_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0601BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU6_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0601C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU6_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0601C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU6_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0601C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU6_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0601CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU6_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0601D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU6_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0601D4u)

/** \brief 1D8, Region lower address register */
#define LMU6_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0601D8u)

/** \brief 1DC, Region upper address register */
#define LMU6_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0601DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU6_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0601E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU6_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0601E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU6_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0601E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU6_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0601ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU6_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0601F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU6_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0601F4u)

/** \brief 1F8, Region lower address register */
#define LMU6_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0601F8u)

/** \brief 1FC, Region upper address register */
#define LMU6_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0601FCu)

/** \brief 200, Region write access enable register A */
#define LMU6_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060200u)

/** \brief 204, Region write access enable register B */
#define LMU6_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060204u)

/** \brief 208, Region read access enable register A */
#define LMU6_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060208u)

/** \brief 20C, Region read access enable register B */
#define LMU6_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06020Cu)

/** \brief 210, Region VM access enable register */
#define LMU6_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060210u)

/** \brief 214, Region PRS access enable register */
#define LMU6_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060214u)

/** \brief 218, Region lower address register */
#define LMU6_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060218u)

/** \brief 21C, Region upper address register */
#define LMU6_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06021Cu)

/** \brief 220, Region write access enable register A */
#define LMU6_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060220u)

/** \brief 224, Region write access enable register B */
#define LMU6_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060224u)

/** \brief 228, Region read access enable register A */
#define LMU6_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060228u)

/** \brief 22C, Region read access enable register B */
#define LMU6_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06022Cu)

/** \brief 230, Region VM access enable register */
#define LMU6_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060230u)

/** \brief 234, Region PRS access enable register */
#define LMU6_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060234u)

/** \brief 238, Region lower address register */
#define LMU6_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060238u)

/** \brief 23C, Region upper address register */
#define LMU6_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06023Cu)

/** \brief 240, Region write access enable register A */
#define LMU6_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060240u)

/** \brief 244, Region write access enable register B */
#define LMU6_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060244u)

/** \brief 248, Region read access enable register A */
#define LMU6_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060248u)

/** \brief 24C, Region read access enable register B */
#define LMU6_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06024Cu)

/** \brief 250, Region VM access enable register */
#define LMU6_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060250u)

/** \brief 254, Region PRS access enable register */
#define LMU6_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060254u)

/** \brief 258, Region lower address register */
#define LMU6_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060258u)

/** \brief 25C, Region upper address register */
#define LMU6_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06025Cu)

/** \brief 260, Region write access enable register A */
#define LMU6_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB060260u)

/** \brief 264, Region write access enable register B */
#define LMU6_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB060264u)

/** \brief 268, Region read access enable register A */
#define LMU6_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB060268u)

/** \brief 26C, Region read access enable register B */
#define LMU6_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB06026Cu)

/** \brief 270, Region VM access enable register */
#define LMU6_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB060270u)

/** \brief 274, Region PRS access enable register */
#define LMU6_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB060274u)

/** \brief 278, Region lower address register */
#define LMU6_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB060278u)

/** \brief 27C, Region upper address register */
#define LMU6_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB06027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU6_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB060300u)

/** \brief 304, Configure region write access enable register B */
#define LMU6_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB060304u)

/** \brief 308, Configure region read access enable register A */
#define LMU6_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB060308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU6_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB06030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU6_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB060310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU6_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB060314u)

/** \brief 318, Configure region lower address register */
#define LMU6_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB060318u)

/** \brief 31C, Configure region upper address register */
#define LMU6_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB06031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu7
 * \{  */
/** \brief 8, Module identification register */
#define LMU7_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB070008u)

/** \brief 28, Protection for safety registers */
#define LMU7_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB070028u)

/** \brief 60, Memory control register */
#define LMU7_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB070060u)

/** \brief 64, Safety control register */
#define LMU7_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB070064u)

/** \brief 70, Protection for memory regions */
#define LMU7_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB070070u)

/** \brief 80, Region write access enable register A */
#define LMU7_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070080u)

/** \brief 84, Region write access enable register B */
#define LMU7_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070084u)

/** \brief 88, Region read access enable register A */
#define LMU7_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070088u)

/** \brief 8C, Region read access enable register B */
#define LMU7_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07008Cu)

/** \brief 90, Region VM access enable register */
#define LMU7_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070090u)

/** \brief 94, Region PRS access enable register */
#define LMU7_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070094u)

/** \brief 98, Region lower address register */
#define LMU7_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070098u)

/** \brief 9C, Region upper address register */
#define LMU7_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07009Cu)

/** \brief A0, Region write access enable register A */
#define LMU7_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0700A0u)

/** \brief A4, Region write access enable register B */
#define LMU7_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0700A4u)

/** \brief A8, Region read access enable register A */
#define LMU7_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0700A8u)

/** \brief AC, Region read access enable register B */
#define LMU7_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0700ACu)

/** \brief B0, Region VM access enable register */
#define LMU7_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0700B0u)

/** \brief B4, Region PRS access enable register */
#define LMU7_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0700B4u)

/** \brief B8, Region lower address register */
#define LMU7_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0700B8u)

/** \brief BC, Region upper address register */
#define LMU7_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0700BCu)

/** \brief C0, Region write access enable register A */
#define LMU7_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0700C0u)

/** \brief C4, Region write access enable register B */
#define LMU7_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0700C4u)

/** \brief C8, Region read access enable register A */
#define LMU7_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0700C8u)

/** \brief CC, Region read access enable register B */
#define LMU7_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0700CCu)

/** \brief D0, Region VM access enable register */
#define LMU7_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0700D0u)

/** \brief D4, Region PRS access enable register */
#define LMU7_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0700D4u)

/** \brief D8, Region lower address register */
#define LMU7_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0700D8u)

/** \brief DC, Region upper address register */
#define LMU7_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0700DCu)

/** \brief E0, Region write access enable register A */
#define LMU7_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0700E0u)

/** \brief E4, Region write access enable register B */
#define LMU7_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0700E4u)

/** \brief E8, Region read access enable register A */
#define LMU7_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0700E8u)

/** \brief EC, Region read access enable register B */
#define LMU7_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0700ECu)

/** \brief F0, Region VM access enable register */
#define LMU7_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0700F0u)

/** \brief F4, Region PRS access enable register */
#define LMU7_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0700F4u)

/** \brief F8, Region lower address register */
#define LMU7_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0700F8u)

/** \brief FC, Region upper address register */
#define LMU7_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0700FCu)

/** \brief 100, Region write access enable register A */
#define LMU7_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070100u)

/** \brief 104, Region write access enable register B */
#define LMU7_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070104u)

/** \brief 108, Region read access enable register A */
#define LMU7_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070108u)

/** \brief 10C, Region read access enable register B */
#define LMU7_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07010Cu)

/** \brief 110, Region VM access enable register */
#define LMU7_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070110u)

/** \brief 114, Region PRS access enable register */
#define LMU7_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070114u)

/** \brief 118, Region lower address register */
#define LMU7_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070118u)

/** \brief 11C, Region upper address register */
#define LMU7_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07011Cu)

/** \brief 120, Region write access enable register A */
#define LMU7_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070120u)

/** \brief 124, Region write access enable register B */
#define LMU7_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070124u)

/** \brief 128, Region read access enable register A */
#define LMU7_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070128u)

/** \brief 12C, Region read access enable register B */
#define LMU7_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07012Cu)

/** \brief 130, Region VM access enable register */
#define LMU7_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070130u)

/** \brief 134, Region PRS access enable register */
#define LMU7_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070134u)

/** \brief 138, Region lower address register */
#define LMU7_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070138u)

/** \brief 13C, Region upper address register */
#define LMU7_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07013Cu)

/** \brief 140, Region write access enable register A */
#define LMU7_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070140u)

/** \brief 144, Region write access enable register B */
#define LMU7_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070144u)

/** \brief 148, Region read access enable register A */
#define LMU7_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070148u)

/** \brief 14C, Region read access enable register B */
#define LMU7_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07014Cu)

/** \brief 150, Region VM access enable register */
#define LMU7_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070150u)

/** \brief 154, Region PRS access enable register */
#define LMU7_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070154u)

/** \brief 158, Region lower address register */
#define LMU7_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070158u)

/** \brief 15C, Region upper address register */
#define LMU7_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07015Cu)

/** \brief 160, Region write access enable register A */
#define LMU7_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070160u)

/** \brief 164, Region write access enable register B */
#define LMU7_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070164u)

/** \brief 168, Region read access enable register A */
#define LMU7_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070168u)

/** \brief 16C, Region read access enable register B */
#define LMU7_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07016Cu)

/** \brief 170, Region VM access enable register */
#define LMU7_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070170u)

/** \brief 174, Region PRS access enable register */
#define LMU7_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070174u)

/** \brief 178, Region lower address register */
#define LMU7_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070178u)

/** \brief 17C, Region upper address register */
#define LMU7_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07017Cu)

/** \brief 180, Region write access enable register A */
#define LMU7_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070180u)

/** \brief 184, Region write access enable register B */
#define LMU7_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070184u)

/** \brief 188, Region read access enable register A */
#define LMU7_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070188u)

/** \brief 18C, Region read access enable register B */
#define LMU7_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07018Cu)

/** \brief 190, Region VM access enable register */
#define LMU7_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070190u)

/** \brief 194, Region PRS access enable register */
#define LMU7_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070194u)

/** \brief 198, Region lower address register */
#define LMU7_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070198u)

/** \brief 19C, Region upper address register */
#define LMU7_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU7_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0701A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU7_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0701A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU7_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0701A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU7_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0701ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU7_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0701B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU7_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0701B4u)

/** \brief 1B8, Region lower address register */
#define LMU7_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0701B8u)

/** \brief 1BC, Region upper address register */
#define LMU7_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0701BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU7_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0701C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU7_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0701C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU7_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0701C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU7_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0701CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU7_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0701D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU7_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0701D4u)

/** \brief 1D8, Region lower address register */
#define LMU7_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0701D8u)

/** \brief 1DC, Region upper address register */
#define LMU7_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0701DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU7_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0701E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU7_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0701E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU7_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0701E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU7_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0701ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU7_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0701F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU7_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0701F4u)

/** \brief 1F8, Region lower address register */
#define LMU7_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0701F8u)

/** \brief 1FC, Region upper address register */
#define LMU7_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0701FCu)

/** \brief 200, Region write access enable register A */
#define LMU7_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070200u)

/** \brief 204, Region write access enable register B */
#define LMU7_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070204u)

/** \brief 208, Region read access enable register A */
#define LMU7_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070208u)

/** \brief 20C, Region read access enable register B */
#define LMU7_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07020Cu)

/** \brief 210, Region VM access enable register */
#define LMU7_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070210u)

/** \brief 214, Region PRS access enable register */
#define LMU7_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070214u)

/** \brief 218, Region lower address register */
#define LMU7_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070218u)

/** \brief 21C, Region upper address register */
#define LMU7_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07021Cu)

/** \brief 220, Region write access enable register A */
#define LMU7_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070220u)

/** \brief 224, Region write access enable register B */
#define LMU7_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070224u)

/** \brief 228, Region read access enable register A */
#define LMU7_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070228u)

/** \brief 22C, Region read access enable register B */
#define LMU7_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07022Cu)

/** \brief 230, Region VM access enable register */
#define LMU7_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070230u)

/** \brief 234, Region PRS access enable register */
#define LMU7_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070234u)

/** \brief 238, Region lower address register */
#define LMU7_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070238u)

/** \brief 23C, Region upper address register */
#define LMU7_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07023Cu)

/** \brief 240, Region write access enable register A */
#define LMU7_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070240u)

/** \brief 244, Region write access enable register B */
#define LMU7_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070244u)

/** \brief 248, Region read access enable register A */
#define LMU7_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070248u)

/** \brief 24C, Region read access enable register B */
#define LMU7_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07024Cu)

/** \brief 250, Region VM access enable register */
#define LMU7_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070250u)

/** \brief 254, Region PRS access enable register */
#define LMU7_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070254u)

/** \brief 258, Region lower address register */
#define LMU7_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070258u)

/** \brief 25C, Region upper address register */
#define LMU7_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07025Cu)

/** \brief 260, Region write access enable register A */
#define LMU7_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB070260u)

/** \brief 264, Region write access enable register B */
#define LMU7_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB070264u)

/** \brief 268, Region read access enable register A */
#define LMU7_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB070268u)

/** \brief 26C, Region read access enable register B */
#define LMU7_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB07026Cu)

/** \brief 270, Region VM access enable register */
#define LMU7_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB070270u)

/** \brief 274, Region PRS access enable register */
#define LMU7_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB070274u)

/** \brief 278, Region lower address register */
#define LMU7_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB070278u)

/** \brief 27C, Region upper address register */
#define LMU7_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB07027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU7_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB070300u)

/** \brief 304, Configure region write access enable register B */
#define LMU7_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB070304u)

/** \brief 308, Configure region read access enable register A */
#define LMU7_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB070308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU7_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB07030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU7_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB070310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU7_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB070314u)

/** \brief 318, Configure region lower address register */
#define LMU7_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB070318u)

/** \brief 31C, Configure region upper address register */
#define LMU7_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB07031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu8
 * \{  */
/** \brief 8, Module identification register */
#define LMU8_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB080008u)

/** \brief 28, Protection for safety registers */
#define LMU8_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB080028u)

/** \brief 60, Memory control register */
#define LMU8_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB080060u)

/** \brief 64, Safety control register */
#define LMU8_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB080064u)

/** \brief 70, Protection for memory regions */
#define LMU8_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB080070u)

/** \brief 80, Region write access enable register A */
#define LMU8_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080080u)

/** \brief 84, Region write access enable register B */
#define LMU8_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080084u)

/** \brief 88, Region read access enable register A */
#define LMU8_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080088u)

/** \brief 8C, Region read access enable register B */
#define LMU8_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08008Cu)

/** \brief 90, Region VM access enable register */
#define LMU8_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080090u)

/** \brief 94, Region PRS access enable register */
#define LMU8_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080094u)

/** \brief 98, Region lower address register */
#define LMU8_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080098u)

/** \brief 9C, Region upper address register */
#define LMU8_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08009Cu)

/** \brief A0, Region write access enable register A */
#define LMU8_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0800A0u)

/** \brief A4, Region write access enable register B */
#define LMU8_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0800A4u)

/** \brief A8, Region read access enable register A */
#define LMU8_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0800A8u)

/** \brief AC, Region read access enable register B */
#define LMU8_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0800ACu)

/** \brief B0, Region VM access enable register */
#define LMU8_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0800B0u)

/** \brief B4, Region PRS access enable register */
#define LMU8_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0800B4u)

/** \brief B8, Region lower address register */
#define LMU8_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0800B8u)

/** \brief BC, Region upper address register */
#define LMU8_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0800BCu)

/** \brief C0, Region write access enable register A */
#define LMU8_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0800C0u)

/** \brief C4, Region write access enable register B */
#define LMU8_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0800C4u)

/** \brief C8, Region read access enable register A */
#define LMU8_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0800C8u)

/** \brief CC, Region read access enable register B */
#define LMU8_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0800CCu)

/** \brief D0, Region VM access enable register */
#define LMU8_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0800D0u)

/** \brief D4, Region PRS access enable register */
#define LMU8_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0800D4u)

/** \brief D8, Region lower address register */
#define LMU8_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0800D8u)

/** \brief DC, Region upper address register */
#define LMU8_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0800DCu)

/** \brief E0, Region write access enable register A */
#define LMU8_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0800E0u)

/** \brief E4, Region write access enable register B */
#define LMU8_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0800E4u)

/** \brief E8, Region read access enable register A */
#define LMU8_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0800E8u)

/** \brief EC, Region read access enable register B */
#define LMU8_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0800ECu)

/** \brief F0, Region VM access enable register */
#define LMU8_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0800F0u)

/** \brief F4, Region PRS access enable register */
#define LMU8_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0800F4u)

/** \brief F8, Region lower address register */
#define LMU8_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0800F8u)

/** \brief FC, Region upper address register */
#define LMU8_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0800FCu)

/** \brief 100, Region write access enable register A */
#define LMU8_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080100u)

/** \brief 104, Region write access enable register B */
#define LMU8_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080104u)

/** \brief 108, Region read access enable register A */
#define LMU8_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080108u)

/** \brief 10C, Region read access enable register B */
#define LMU8_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08010Cu)

/** \brief 110, Region VM access enable register */
#define LMU8_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080110u)

/** \brief 114, Region PRS access enable register */
#define LMU8_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080114u)

/** \brief 118, Region lower address register */
#define LMU8_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080118u)

/** \brief 11C, Region upper address register */
#define LMU8_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08011Cu)

/** \brief 120, Region write access enable register A */
#define LMU8_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080120u)

/** \brief 124, Region write access enable register B */
#define LMU8_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080124u)

/** \brief 128, Region read access enable register A */
#define LMU8_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080128u)

/** \brief 12C, Region read access enable register B */
#define LMU8_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08012Cu)

/** \brief 130, Region VM access enable register */
#define LMU8_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080130u)

/** \brief 134, Region PRS access enable register */
#define LMU8_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080134u)

/** \brief 138, Region lower address register */
#define LMU8_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080138u)

/** \brief 13C, Region upper address register */
#define LMU8_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08013Cu)

/** \brief 140, Region write access enable register A */
#define LMU8_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080140u)

/** \brief 144, Region write access enable register B */
#define LMU8_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080144u)

/** \brief 148, Region read access enable register A */
#define LMU8_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080148u)

/** \brief 14C, Region read access enable register B */
#define LMU8_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08014Cu)

/** \brief 150, Region VM access enable register */
#define LMU8_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080150u)

/** \brief 154, Region PRS access enable register */
#define LMU8_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080154u)

/** \brief 158, Region lower address register */
#define LMU8_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080158u)

/** \brief 15C, Region upper address register */
#define LMU8_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08015Cu)

/** \brief 160, Region write access enable register A */
#define LMU8_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080160u)

/** \brief 164, Region write access enable register B */
#define LMU8_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080164u)

/** \brief 168, Region read access enable register A */
#define LMU8_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080168u)

/** \brief 16C, Region read access enable register B */
#define LMU8_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08016Cu)

/** \brief 170, Region VM access enable register */
#define LMU8_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080170u)

/** \brief 174, Region PRS access enable register */
#define LMU8_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080174u)

/** \brief 178, Region lower address register */
#define LMU8_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080178u)

/** \brief 17C, Region upper address register */
#define LMU8_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08017Cu)

/** \brief 180, Region write access enable register A */
#define LMU8_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080180u)

/** \brief 184, Region write access enable register B */
#define LMU8_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080184u)

/** \brief 188, Region read access enable register A */
#define LMU8_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080188u)

/** \brief 18C, Region read access enable register B */
#define LMU8_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08018Cu)

/** \brief 190, Region VM access enable register */
#define LMU8_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080190u)

/** \brief 194, Region PRS access enable register */
#define LMU8_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080194u)

/** \brief 198, Region lower address register */
#define LMU8_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080198u)

/** \brief 19C, Region upper address register */
#define LMU8_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU8_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0801A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU8_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0801A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU8_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0801A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU8_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0801ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU8_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0801B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU8_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0801B4u)

/** \brief 1B8, Region lower address register */
#define LMU8_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0801B8u)

/** \brief 1BC, Region upper address register */
#define LMU8_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0801BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU8_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0801C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU8_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0801C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU8_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0801C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU8_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0801CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU8_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0801D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU8_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0801D4u)

/** \brief 1D8, Region lower address register */
#define LMU8_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0801D8u)

/** \brief 1DC, Region upper address register */
#define LMU8_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0801DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU8_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0801E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU8_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0801E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU8_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0801E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU8_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0801ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU8_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0801F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU8_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0801F4u)

/** \brief 1F8, Region lower address register */
#define LMU8_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0801F8u)

/** \brief 1FC, Region upper address register */
#define LMU8_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0801FCu)

/** \brief 200, Region write access enable register A */
#define LMU8_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080200u)

/** \brief 204, Region write access enable register B */
#define LMU8_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080204u)

/** \brief 208, Region read access enable register A */
#define LMU8_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080208u)

/** \brief 20C, Region read access enable register B */
#define LMU8_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08020Cu)

/** \brief 210, Region VM access enable register */
#define LMU8_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080210u)

/** \brief 214, Region PRS access enable register */
#define LMU8_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080214u)

/** \brief 218, Region lower address register */
#define LMU8_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080218u)

/** \brief 21C, Region upper address register */
#define LMU8_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08021Cu)

/** \brief 220, Region write access enable register A */
#define LMU8_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080220u)

/** \brief 224, Region write access enable register B */
#define LMU8_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080224u)

/** \brief 228, Region read access enable register A */
#define LMU8_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080228u)

/** \brief 22C, Region read access enable register B */
#define LMU8_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08022Cu)

/** \brief 230, Region VM access enable register */
#define LMU8_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080230u)

/** \brief 234, Region PRS access enable register */
#define LMU8_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080234u)

/** \brief 238, Region lower address register */
#define LMU8_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080238u)

/** \brief 23C, Region upper address register */
#define LMU8_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08023Cu)

/** \brief 240, Region write access enable register A */
#define LMU8_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080240u)

/** \brief 244, Region write access enable register B */
#define LMU8_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080244u)

/** \brief 248, Region read access enable register A */
#define LMU8_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080248u)

/** \brief 24C, Region read access enable register B */
#define LMU8_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08024Cu)

/** \brief 250, Region VM access enable register */
#define LMU8_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080250u)

/** \brief 254, Region PRS access enable register */
#define LMU8_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080254u)

/** \brief 258, Region lower address register */
#define LMU8_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080258u)

/** \brief 25C, Region upper address register */
#define LMU8_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08025Cu)

/** \brief 260, Region write access enable register A */
#define LMU8_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB080260u)

/** \brief 264, Region write access enable register B */
#define LMU8_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB080264u)

/** \brief 268, Region read access enable register A */
#define LMU8_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB080268u)

/** \brief 26C, Region read access enable register B */
#define LMU8_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB08026Cu)

/** \brief 270, Region VM access enable register */
#define LMU8_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB080270u)

/** \brief 274, Region PRS access enable register */
#define LMU8_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB080274u)

/** \brief 278, Region lower address register */
#define LMU8_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB080278u)

/** \brief 27C, Region upper address register */
#define LMU8_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB08027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU8_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB080300u)

/** \brief 304, Configure region write access enable register B */
#define LMU8_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB080304u)

/** \brief 308, Configure region read access enable register A */
#define LMU8_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB080308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU8_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB08030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU8_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB080310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU8_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB080314u)

/** \brief 318, Configure region lower address register */
#define LMU8_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB080318u)

/** \brief 31C, Configure region upper address register */
#define LMU8_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB08031Cu)

/******************************************************************************/
/******************************************************************************/
/** \addtogroup IfxSfr_Lmu_Registers_Cfg_Lmu9
 * \{  */
/** \brief 8, Module identification register */
#define LMU9_ID /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ID*)0xFB090008u)

/** \brief 28, Protection for safety registers */
#define LMU9_PROTSE /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROT*)0xFB090028u)

/** \brief 60, Memory control register */
#define LMU9_MEMCON /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_MEMCON*)0xFB090060u)

/** \brief 64, Safety control register */
#define LMU9_SCTRL /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_SCTRL*)0xFB090064u)

/** \brief 70, Protection for memory regions */
#define LMU9_PROTRGN /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_PROTRGN*)0xFB090070u)

/** \brief 80, Region write access enable register A */
#define LMU9_RGN0_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090080u)

/** \brief 84, Region write access enable register B */
#define LMU9_RGN0_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090084u)

/** \brief 88, Region read access enable register A */
#define LMU9_RGN0_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090088u)

/** \brief 8C, Region read access enable register B */
#define LMU9_RGN0_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09008Cu)

/** \brief 90, Region VM access enable register */
#define LMU9_RGN0_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090090u)

/** \brief 94, Region PRS access enable register */
#define LMU9_RGN0_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090094u)

/** \brief 98, Region lower address register */
#define LMU9_RGN0_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090098u)

/** \brief 9C, Region upper address register */
#define LMU9_RGN0_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09009Cu)

/** \brief A0, Region write access enable register A */
#define LMU9_RGN1_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0900A0u)

/** \brief A4, Region write access enable register B */
#define LMU9_RGN1_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0900A4u)

/** \brief A8, Region read access enable register A */
#define LMU9_RGN1_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0900A8u)

/** \brief AC, Region read access enable register B */
#define LMU9_RGN1_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0900ACu)

/** \brief B0, Region VM access enable register */
#define LMU9_RGN1_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0900B0u)

/** \brief B4, Region PRS access enable register */
#define LMU9_RGN1_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0900B4u)

/** \brief B8, Region lower address register */
#define LMU9_RGN1_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0900B8u)

/** \brief BC, Region upper address register */
#define LMU9_RGN1_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0900BCu)

/** \brief C0, Region write access enable register A */
#define LMU9_RGN2_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0900C0u)

/** \brief C4, Region write access enable register B */
#define LMU9_RGN2_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0900C4u)

/** \brief C8, Region read access enable register A */
#define LMU9_RGN2_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0900C8u)

/** \brief CC, Region read access enable register B */
#define LMU9_RGN2_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0900CCu)

/** \brief D0, Region VM access enable register */
#define LMU9_RGN2_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0900D0u)

/** \brief D4, Region PRS access enable register */
#define LMU9_RGN2_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0900D4u)

/** \brief D8, Region lower address register */
#define LMU9_RGN2_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0900D8u)

/** \brief DC, Region upper address register */
#define LMU9_RGN2_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0900DCu)

/** \brief E0, Region write access enable register A */
#define LMU9_RGN3_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0900E0u)

/** \brief E4, Region write access enable register B */
#define LMU9_RGN3_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0900E4u)

/** \brief E8, Region read access enable register A */
#define LMU9_RGN3_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0900E8u)

/** \brief EC, Region read access enable register B */
#define LMU9_RGN3_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0900ECu)

/** \brief F0, Region VM access enable register */
#define LMU9_RGN3_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0900F0u)

/** \brief F4, Region PRS access enable register */
#define LMU9_RGN3_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0900F4u)

/** \brief F8, Region lower address register */
#define LMU9_RGN3_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0900F8u)

/** \brief FC, Region upper address register */
#define LMU9_RGN3_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0900FCu)

/** \brief 100, Region write access enable register A */
#define LMU9_RGN4_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090100u)

/** \brief 104, Region write access enable register B */
#define LMU9_RGN4_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090104u)

/** \brief 108, Region read access enable register A */
#define LMU9_RGN4_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090108u)

/** \brief 10C, Region read access enable register B */
#define LMU9_RGN4_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09010Cu)

/** \brief 110, Region VM access enable register */
#define LMU9_RGN4_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090110u)

/** \brief 114, Region PRS access enable register */
#define LMU9_RGN4_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090114u)

/** \brief 118, Region lower address register */
#define LMU9_RGN4_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090118u)

/** \brief 11C, Region upper address register */
#define LMU9_RGN4_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09011Cu)

/** \brief 120, Region write access enable register A */
#define LMU9_RGN5_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090120u)

/** \brief 124, Region write access enable register B */
#define LMU9_RGN5_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090124u)

/** \brief 128, Region read access enable register A */
#define LMU9_RGN5_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090128u)

/** \brief 12C, Region read access enable register B */
#define LMU9_RGN5_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09012Cu)

/** \brief 130, Region VM access enable register */
#define LMU9_RGN5_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090130u)

/** \brief 134, Region PRS access enable register */
#define LMU9_RGN5_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090134u)

/** \brief 138, Region lower address register */
#define LMU9_RGN5_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090138u)

/** \brief 13C, Region upper address register */
#define LMU9_RGN5_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09013Cu)

/** \brief 140, Region write access enable register A */
#define LMU9_RGN6_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090140u)

/** \brief 144, Region write access enable register B */
#define LMU9_RGN6_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090144u)

/** \brief 148, Region read access enable register A */
#define LMU9_RGN6_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090148u)

/** \brief 14C, Region read access enable register B */
#define LMU9_RGN6_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09014Cu)

/** \brief 150, Region VM access enable register */
#define LMU9_RGN6_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090150u)

/** \brief 154, Region PRS access enable register */
#define LMU9_RGN6_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090154u)

/** \brief 158, Region lower address register */
#define LMU9_RGN6_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090158u)

/** \brief 15C, Region upper address register */
#define LMU9_RGN6_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09015Cu)

/** \brief 160, Region write access enable register A */
#define LMU9_RGN7_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090160u)

/** \brief 164, Region write access enable register B */
#define LMU9_RGN7_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090164u)

/** \brief 168, Region read access enable register A */
#define LMU9_RGN7_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090168u)

/** \brief 16C, Region read access enable register B */
#define LMU9_RGN7_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09016Cu)

/** \brief 170, Region VM access enable register */
#define LMU9_RGN7_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090170u)

/** \brief 174, Region PRS access enable register */
#define LMU9_RGN7_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090174u)

/** \brief 178, Region lower address register */
#define LMU9_RGN7_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090178u)

/** \brief 17C, Region upper address register */
#define LMU9_RGN7_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09017Cu)

/** \brief 180, Region write access enable register A */
#define LMU9_RGN8_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090180u)

/** \brief 184, Region write access enable register B */
#define LMU9_RGN8_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090184u)

/** \brief 188, Region read access enable register A */
#define LMU9_RGN8_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090188u)

/** \brief 18C, Region read access enable register B */
#define LMU9_RGN8_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09018Cu)

/** \brief 190, Region VM access enable register */
#define LMU9_RGN8_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090190u)

/** \brief 194, Region PRS access enable register */
#define LMU9_RGN8_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090194u)

/** \brief 198, Region lower address register */
#define LMU9_RGN8_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090198u)

/** \brief 19C, Region upper address register */
#define LMU9_RGN8_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09019Cu)

/** \brief 1A0, Region write access enable register A */
#define LMU9_RGN9_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0901A0u)

/** \brief 1A4, Region write access enable register B */
#define LMU9_RGN9_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0901A4u)

/** \brief 1A8, Region read access enable register A */
#define LMU9_RGN9_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0901A8u)

/** \brief 1AC, Region read access enable register B */
#define LMU9_RGN9_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0901ACu)

/** \brief 1B0, Region VM access enable register */
#define LMU9_RGN9_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0901B0u)

/** \brief 1B4, Region PRS access enable register */
#define LMU9_RGN9_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0901B4u)

/** \brief 1B8, Region lower address register */
#define LMU9_RGN9_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0901B8u)

/** \brief 1BC, Region upper address register */
#define LMU9_RGN9_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0901BCu)

/** \brief 1C0, Region write access enable register A */
#define LMU9_RGN10_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0901C0u)

/** \brief 1C4, Region write access enable register B */
#define LMU9_RGN10_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0901C4u)

/** \brief 1C8, Region read access enable register A */
#define LMU9_RGN10_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0901C8u)

/** \brief 1CC, Region read access enable register B */
#define LMU9_RGN10_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0901CCu)

/** \brief 1D0, Region VM access enable register */
#define LMU9_RGN10_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0901D0u)

/** \brief 1D4, Region PRS access enable register */
#define LMU9_RGN10_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0901D4u)

/** \brief 1D8, Region lower address register */
#define LMU9_RGN10_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0901D8u)

/** \brief 1DC, Region upper address register */
#define LMU9_RGN10_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0901DCu)

/** \brief 1E0, Region write access enable register A */
#define LMU9_RGN11_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB0901E0u)

/** \brief 1E4, Region write access enable register B */
#define LMU9_RGN11_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB0901E4u)

/** \brief 1E8, Region read access enable register A */
#define LMU9_RGN11_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB0901E8u)

/** \brief 1EC, Region read access enable register B */
#define LMU9_RGN11_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB0901ECu)

/** \brief 1F0, Region VM access enable register */
#define LMU9_RGN11_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB0901F0u)

/** \brief 1F4, Region PRS access enable register */
#define LMU9_RGN11_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB0901F4u)

/** \brief 1F8, Region lower address register */
#define LMU9_RGN11_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB0901F8u)

/** \brief 1FC, Region upper address register */
#define LMU9_RGN11_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB0901FCu)

/** \brief 200, Region write access enable register A */
#define LMU9_RGN12_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090200u)

/** \brief 204, Region write access enable register B */
#define LMU9_RGN12_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090204u)

/** \brief 208, Region read access enable register A */
#define LMU9_RGN12_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090208u)

/** \brief 20C, Region read access enable register B */
#define LMU9_RGN12_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09020Cu)

/** \brief 210, Region VM access enable register */
#define LMU9_RGN12_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090210u)

/** \brief 214, Region PRS access enable register */
#define LMU9_RGN12_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090214u)

/** \brief 218, Region lower address register */
#define LMU9_RGN12_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090218u)

/** \brief 21C, Region upper address register */
#define LMU9_RGN12_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09021Cu)

/** \brief 220, Region write access enable register A */
#define LMU9_RGN13_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090220u)

/** \brief 224, Region write access enable register B */
#define LMU9_RGN13_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090224u)

/** \brief 228, Region read access enable register A */
#define LMU9_RGN13_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090228u)

/** \brief 22C, Region read access enable register B */
#define LMU9_RGN13_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09022Cu)

/** \brief 230, Region VM access enable register */
#define LMU9_RGN13_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090230u)

/** \brief 234, Region PRS access enable register */
#define LMU9_RGN13_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090234u)

/** \brief 238, Region lower address register */
#define LMU9_RGN13_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090238u)

/** \brief 23C, Region upper address register */
#define LMU9_RGN13_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09023Cu)

/** \brief 240, Region write access enable register A */
#define LMU9_RGN14_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090240u)

/** \brief 244, Region write access enable register B */
#define LMU9_RGN14_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090244u)

/** \brief 248, Region read access enable register A */
#define LMU9_RGN14_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090248u)

/** \brief 24C, Region read access enable register B */
#define LMU9_RGN14_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09024Cu)

/** \brief 250, Region VM access enable register */
#define LMU9_RGN14_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090250u)

/** \brief 254, Region PRS access enable register */
#define LMU9_RGN14_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090254u)

/** \brief 258, Region lower address register */
#define LMU9_RGN14_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090258u)

/** \brief 25C, Region upper address register */
#define LMU9_RGN14_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09025Cu)

/** \brief 260, Region write access enable register A */
#define LMU9_RGN15_ACCEN_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRA*)0xFB090260u)

/** \brief 264, Region write access enable register B */
#define LMU9_RGN15_ACCEN_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_WRB*)0xFB090264u)

/** \brief 268, Region read access enable register A */
#define LMU9_RGN15_ACCEN_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDA*)0xFB090268u)

/** \brief 26C, Region read access enable register B */
#define LMU9_RGN15_ACCEN_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RDB*)0xFB09026Cu)

/** \brief 270, Region VM access enable register */
#define LMU9_RGN15_ACCEN_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_VM*)0xFB090270u)

/** \brief 274, Region PRS access enable register */
#define LMU9_RGN15_ACCEN_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_PRS*)0xFB090274u)

/** \brief 278, Region lower address register */
#define LMU9_RGN15_ACCEN_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNLA*)0xFB090278u)

/** \brief 27C, Region upper address register */
#define LMU9_RGN15_ACCEN_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_RGN_ACCEN_RGNUA*)0xFB09027Cu)

/** \brief 300, Configure region write access enable register A */
#define LMU9_ACCENCFG_WRA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRA*)0xFB090300u)

/** \brief 304, Configure region write access enable register B */
#define LMU9_ACCENCFG_WRB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_WRB_SRI*)0xFB090304u)

/** \brief 308, Configure region read access enable register A */
#define LMU9_ACCENCFG_RDA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDA*)0xFB090308u)

/** \brief 30C, Configure region read access enable register B */
#define LMU9_ACCENCFG_RDB /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RDB_SRI*)0xFB09030Cu)

/** \brief 310, Configure region VM access enable register */
#define LMU9_ACCENCFG_VM /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_VM*)0xFB090310u)

/** \brief 314, Configure region PRS access enable register */
#define LMU9_ACCENCFG_PRS /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_PRS*)0xFB090314u)

/** \brief 318, Configure region lower address register */
#define LMU9_ACCENCFG_RGNLA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNLA*)0xFB090318u)

/** \brief 31C, Configure region upper address register */
#define LMU9_ACCENCFG_RGNUA /*lint --e(923, 9078)*/ (*(volatile Ifx_LMU_ACCEN_RGNUA*)0xFB09031Cu)


/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXLMU_REG_H */
