
usart_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000055cc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08005760  08005760  00015760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005bc4  08005bc4  000201d4  2**0
                  CONTENTS
  4 .ARM          00000000  08005bc4  08005bc4  000201d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005bc4  08005bc4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005bc4  08005bc4  00015bc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005bc8  08005bc8  00015bc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08005bcc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000148  200001d4  08005da0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  08005da0  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006f7e  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001903  00000000  00000000  00027182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006f0  00000000  00000000  00028a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000628  00000000  00000000  00029178  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003e1b  00000000  00000000  000297a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005b53  00000000  00000000  0002d5bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00073596  00000000  00000000  0003310e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a66a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002ce4  00000000  00000000  000a66f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005744 	.word	0x08005744

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08005744 	.word	0x08005744

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	; 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	681a      	ldr	r2, [r3, #0]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
 8000bba:	617b      	str	r3, [r7, #20]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa93 f3a3 	rbit	r3, r3
 8000bc2:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 8000bc4:	693b      	ldr	r3, [r7, #16]
 8000bc6:	fab3 f383 	clz	r3, r3
 8000bca:	005b      	lsls	r3, r3, #1
 8000bcc:	2103      	movs	r1, #3
 8000bce:	fa01 f303 	lsl.w	r3, r1, r3
 8000bd2:	43db      	mvns	r3, r3
 8000bd4:	401a      	ands	r2, r3
 8000bd6:	68bb      	ldr	r3, [r7, #8]
 8000bd8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bda:	69fb      	ldr	r3, [r7, #28]
 8000bdc:	fa93 f3a3 	rbit	r3, r3
 8000be0:	61bb      	str	r3, [r7, #24]
  return(result);
 8000be2:	69bb      	ldr	r3, [r7, #24]
 8000be4:	fab3 f383 	clz	r3, r3
 8000be8:	005b      	lsls	r3, r3, #1
 8000bea:	6879      	ldr	r1, [r7, #4]
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	431a      	orrs	r2, r3
 8000bf2:	68fb      	ldr	r3, [r7, #12]
 8000bf4:	601a      	str	r2, [r3, #0]
}
 8000bf6:	bf00      	nop
 8000bf8:	3724      	adds	r7, #36	; 0x24
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c00:	4770      	bx	lr

08000c02 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8000c02:	b480      	push	{r7}
 8000c04:	b085      	sub	sp, #20
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	60f8      	str	r0, [r7, #12]
 8000c0a:	60b9      	str	r1, [r7, #8]
 8000c0c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000c0e:	68fb      	ldr	r3, [r7, #12]
 8000c10:	685a      	ldr	r2, [r3, #4]
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	43db      	mvns	r3, r3
 8000c16:	401a      	ands	r2, r3
 8000c18:	68bb      	ldr	r3, [r7, #8]
 8000c1a:	6879      	ldr	r1, [r7, #4]
 8000c1c:	fb01 f303 	mul.w	r3, r1, r3
 8000c20:	431a      	orrs	r2, r3
 8000c22:	68fb      	ldr	r3, [r7, #12]
 8000c24:	605a      	str	r2, [r3, #4]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b089      	sub	sp, #36	; 0x24
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	60f8      	str	r0, [r7, #12]
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	689a      	ldr	r2, [r3, #8]
 8000c42:	68bb      	ldr	r3, [r7, #8]
 8000c44:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c46:	697b      	ldr	r3, [r7, #20]
 8000c48:	fa93 f3a3 	rbit	r3, r3
 8000c4c:	613b      	str	r3, [r7, #16]
  return(result);
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	fab3 f383 	clz	r3, r3
 8000c54:	005b      	lsls	r3, r3, #1
 8000c56:	2103      	movs	r1, #3
 8000c58:	fa01 f303 	lsl.w	r3, r1, r3
 8000c5c:	43db      	mvns	r3, r3
 8000c5e:	401a      	ands	r2, r3
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c64:	69fb      	ldr	r3, [r7, #28]
 8000c66:	fa93 f3a3 	rbit	r3, r3
 8000c6a:	61bb      	str	r3, [r7, #24]
  return(result);
 8000c6c:	69bb      	ldr	r3, [r7, #24]
 8000c6e:	fab3 f383 	clz	r3, r3
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	6879      	ldr	r1, [r7, #4]
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	431a      	orrs	r2, r3
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8000c80:	bf00      	nop
 8000c82:	3724      	adds	r7, #36	; 0x24
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b089      	sub	sp, #36	; 0x24
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	68da      	ldr	r2, [r3, #12]
 8000c9c:	68bb      	ldr	r3, [r7, #8]
 8000c9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	fa93 f3a3 	rbit	r3, r3
 8000ca6:	613b      	str	r3, [r7, #16]
  return(result);
 8000ca8:	693b      	ldr	r3, [r7, #16]
 8000caa:	fab3 f383 	clz	r3, r3
 8000cae:	005b      	lsls	r3, r3, #1
 8000cb0:	2103      	movs	r1, #3
 8000cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8000cb6:	43db      	mvns	r3, r3
 8000cb8:	401a      	ands	r2, r3
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	fa93 f3a3 	rbit	r3, r3
 8000cc4:	61bb      	str	r3, [r7, #24]
  return(result);
 8000cc6:	69bb      	ldr	r3, [r7, #24]
 8000cc8:	fab3 f383 	clz	r3, r3
 8000ccc:	005b      	lsls	r3, r3, #1
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	60da      	str	r2, [r3, #12]
}
 8000cda:	bf00      	nop
 8000cdc:	3724      	adds	r7, #36	; 0x24
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce4:	4770      	bx	lr

08000ce6 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b089      	sub	sp, #36	; 0x24
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	60f8      	str	r0, [r7, #12]
 8000cee:	60b9      	str	r1, [r7, #8]
 8000cf0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8000cf2:	68fb      	ldr	r3, [r7, #12]
 8000cf4:	6a1a      	ldr	r2, [r3, #32]
 8000cf6:	68bb      	ldr	r3, [r7, #8]
 8000cf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	fa93 f3a3 	rbit	r3, r3
 8000d00:	613b      	str	r3, [r7, #16]
  return(result);
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	fab3 f383 	clz	r3, r3
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	210f      	movs	r1, #15
 8000d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d10:	43db      	mvns	r3, r3
 8000d12:	401a      	ands	r2, r3
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d18:	69fb      	ldr	r3, [r7, #28]
 8000d1a:	fa93 f3a3 	rbit	r3, r3
 8000d1e:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d20:	69bb      	ldr	r3, [r7, #24]
 8000d22:	fab3 f383 	clz	r3, r3
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	6879      	ldr	r1, [r7, #4]
 8000d2a:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2e:	431a      	orrs	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8000d34:	bf00      	nop
 8000d36:	3724      	adds	r7, #36	; 0x24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3e:	4770      	bx	lr

08000d40 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8000d40:	b480      	push	{r7}
 8000d42:	b089      	sub	sp, #36	; 0x24
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60f8      	str	r0, [r7, #12]
 8000d48:	60b9      	str	r1, [r7, #8]
 8000d4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	0a1b      	lsrs	r3, r3, #8
 8000d54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d56:	697b      	ldr	r3, [r7, #20]
 8000d58:	fa93 f3a3 	rbit	r3, r3
 8000d5c:	613b      	str	r3, [r7, #16]
  return(result);
 8000d5e:	693b      	ldr	r3, [r7, #16]
 8000d60:	fab3 f383 	clz	r3, r3
 8000d64:	009b      	lsls	r3, r3, #2
 8000d66:	210f      	movs	r1, #15
 8000d68:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6c:	43db      	mvns	r3, r3
 8000d6e:	401a      	ands	r2, r3
 8000d70:	68bb      	ldr	r3, [r7, #8]
 8000d72:	0a1b      	lsrs	r3, r3, #8
 8000d74:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d76:	69fb      	ldr	r3, [r7, #28]
 8000d78:	fa93 f3a3 	rbit	r3, r3
 8000d7c:	61bb      	str	r3, [r7, #24]
  return(result);
 8000d7e:	69bb      	ldr	r3, [r7, #24]
 8000d80:	fab3 f383 	clz	r3, r3
 8000d84:	009b      	lsls	r3, r3, #2
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8c:	431a      	orrs	r2, r3
 8000d8e:	68fb      	ldr	r3, [r7, #12]
 8000d90:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8000d92:	bf00      	nop
 8000d94:	3724      	adds	r7, #36	; 0x24
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr

08000d9e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000d9e:	b580      	push	{r7, lr}
 8000da0:	b088      	sub	sp, #32
 8000da2:	af00      	add	r7, sp, #0
 8000da4:	6078      	str	r0, [r7, #4]
 8000da6:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000da8:	2300      	movs	r3, #0
 8000daa:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000dac:	2300      	movs	r3, #0
 8000dae:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db6:	697b      	ldr	r3, [r7, #20]
 8000db8:	fa93 f3a3 	rbit	r3, r3
 8000dbc:	613b      	str	r3, [r7, #16]
  return(result);
 8000dbe:	693b      	ldr	r3, [r7, #16]
 8000dc0:	fab3 f383 	clz	r3, r3
 8000dc4:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000dc6:	e048      	b.n	8000e5a <LL_GPIO_Init+0xbc>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	69fb      	ldr	r3, [r7, #28]
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	4013      	ands	r3, r2
 8000dd6:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d03a      	beq.n	8000e54 <LL_GPIO_Init+0xb6>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	461a      	mov	r2, r3
 8000de4:	69b9      	ldr	r1, [r7, #24]
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f7ff fede 	bl	8000ba8 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	685b      	ldr	r3, [r3, #4]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d003      	beq.n	8000dfc <LL_GPIO_Init+0x5e>
 8000df4:	683b      	ldr	r3, [r7, #0]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	2b02      	cmp	r3, #2
 8000dfa:	d106      	bne.n	8000e0a <LL_GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000dfc:	683b      	ldr	r3, [r7, #0]
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	461a      	mov	r2, r3
 8000e02:	69b9      	ldr	r1, [r7, #24]
 8000e04:	6878      	ldr	r0, [r7, #4]
 8000e06:	f7ff ff14 	bl	8000c32 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000e0a:	683b      	ldr	r3, [r7, #0]
 8000e0c:	691b      	ldr	r3, [r3, #16]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	69b9      	ldr	r1, [r7, #24]
 8000e12:	6878      	ldr	r0, [r7, #4]
 8000e14:	f7ff ff3a 	bl	8000c8c <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000e18:	683b      	ldr	r3, [r7, #0]
 8000e1a:	685b      	ldr	r3, [r3, #4]
 8000e1c:	2b02      	cmp	r3, #2
 8000e1e:	d119      	bne.n	8000e54 <LL_GPIO_Init+0xb6>
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	fa93 f3a3 	rbit	r3, r3
 8000e2a:	60bb      	str	r3, [r7, #8]
  return(result);
 8000e2c:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000e2e:	fab3 f383 	clz	r3, r3
 8000e32:	2b07      	cmp	r3, #7
 8000e34:	d807      	bhi.n	8000e46 <LL_GPIO_Init+0xa8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	695b      	ldr	r3, [r3, #20]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	69b9      	ldr	r1, [r7, #24]
 8000e3e:	6878      	ldr	r0, [r7, #4]
 8000e40:	f7ff ff51 	bl	8000ce6 <LL_GPIO_SetAFPin_0_7>
 8000e44:	e006      	b.n	8000e54 <LL_GPIO_Init+0xb6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000e46:	683b      	ldr	r3, [r7, #0]
 8000e48:	695b      	ldr	r3, [r3, #20]
 8000e4a:	461a      	mov	r2, r3
 8000e4c:	69b9      	ldr	r1, [r7, #24]
 8000e4e:	6878      	ldr	r0, [r7, #4]
 8000e50:	f7ff ff76 	bl	8000d40 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	3301      	adds	r3, #1
 8000e58:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000e5a:	683b      	ldr	r3, [r7, #0]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	69fb      	ldr	r3, [r7, #28]
 8000e60:	fa22 f303 	lsr.w	r3, r2, r3
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d1af      	bne.n	8000dc8 <LL_GPIO_Init+0x2a>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e68:	683b      	ldr	r3, [r7, #0]
 8000e6a:	685b      	ldr	r3, [r3, #4]
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d003      	beq.n	8000e78 <LL_GPIO_Init+0xda>
 8000e70:	683b      	ldr	r3, [r7, #0]
 8000e72:	685b      	ldr	r3, [r3, #4]
 8000e74:	2b02      	cmp	r3, #2
 8000e76:	d107      	bne.n	8000e88 <LL_GPIO_Init+0xea>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	6819      	ldr	r1, [r3, #0]
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	461a      	mov	r2, r3
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	f7ff febd 	bl	8000c02 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3720      	adds	r7, #32
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
	...

08000e94 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000e98:	4b06      	ldr	r3, [pc, #24]	; (8000eb4 <LL_RCC_HSI_IsReady+0x20>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f003 0302 	and.w	r3, r3, #2
 8000ea0:	2b02      	cmp	r3, #2
 8000ea2:	bf0c      	ite	eq
 8000ea4:	2301      	moveq	r3, #1
 8000ea6:	2300      	movne	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
}
 8000eaa:	4618      	mov	r0, r3
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr
 8000eb4:	40021000 	.word	0x40021000

08000eb8 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <LL_RCC_LSE_IsReady+0x20>)
 8000ebe:	6a1b      	ldr	r3, [r3, #32]
 8000ec0:	f003 0302 	and.w	r3, r3, #2
 8000ec4:	2b02      	cmp	r3, #2
 8000ec6:	bf0c      	ite	eq
 8000ec8:	2301      	moveq	r3, #1
 8000eca:	2300      	movne	r3, #0
 8000ecc:	b2db      	uxtb	r3, r3
}
 8000ece:	4618      	mov	r0, r3
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	40021000 	.word	0x40021000

08000edc <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000ee0:	4b04      	ldr	r3, [pc, #16]	; (8000ef4 <LL_RCC_GetSysClkSource+0x18>)
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	f003 030c 	and.w	r3, r3, #12
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	40021000 	.word	0x40021000

08000ef8 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8000ef8:	b480      	push	{r7}
 8000efa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <LL_RCC_GetAHBPrescaler+0x18>)
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	46bd      	mov	sp, r7
 8000f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0c:	4770      	bx	lr
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000

08000f14 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000f18:	4b04      	ldr	r3, [pc, #16]	; (8000f2c <LL_RCC_GetAPB1Prescaler+0x18>)
 8000f1a:	685b      	ldr	r3, [r3, #4]
 8000f1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr
 8000f2a:	bf00      	nop
 8000f2c:	40021000 	.word	0x40021000

08000f30 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000f34:	4b04      	ldr	r3, [pc, #16]	; (8000f48 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	40021000 	.word	0x40021000

08000f4c <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8000f54:	4b07      	ldr	r3, [pc, #28]	; (8000f74 <LL_RCC_GetUSARTClockSource+0x28>)
 8000f56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000f58:	2103      	movs	r1, #3
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	fa01 f303 	lsl.w	r3, r1, r3
 8000f60:	401a      	ands	r2, r3
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	061b      	lsls	r3, r3, #24
 8000f66:	4313      	orrs	r3, r2
}
 8000f68:	4618      	mov	r0, r3
 8000f6a:	370c      	adds	r7, #12
 8000f6c:	46bd      	mov	sp, r7
 8000f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f72:	4770      	bx	lr
 8000f74:	40021000 	.word	0x40021000

08000f78 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8000f7c:	4b04      	ldr	r3, [pc, #16]	; (8000f90 <LL_RCC_PLL_GetMainSource+0x18>)
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr
 8000f8e:	bf00      	nop
 8000f90:	40021000 	.word	0x40021000

08000f94 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8000f98:	4b04      	ldr	r3, [pc, #16]	; (8000fac <LL_RCC_PLL_GetMultiplicator+0x18>)
 8000f9a:	685b      	ldr	r3, [r3, #4]
 8000f9c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa8:	4770      	bx	lr
 8000faa:	bf00      	nop
 8000fac:	40021000 	.word	0x40021000

08000fb0 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8000fb4:	4b04      	ldr	r3, [pc, #16]	; (8000fc8 <LL_RCC_PLL_GetPrediv+0x18>)
 8000fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fb8:	f003 030f 	and.w	r3, r3, #15
}
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop
 8000fc8:	40021000 	.word	0x40021000

08000fcc <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8000fd4:	f000 f864 	bl	80010a0 <RCC_GetSystemClockFreq>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 f882 	bl	80010ec <RCC_GetHCLKClockFreq>
 8000fe8:	4602      	mov	r2, r0
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f890 	bl	8001118 <RCC_GetPCLK1ClockFreq>
 8000ff8:	4602      	mov	r2, r0
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	685b      	ldr	r3, [r3, #4]
 8001002:	4618      	mov	r0, r3
 8001004:	f000 f89c 	bl	8001140 <RCC_GetPCLK2ClockFreq>
 8001008:	4602      	mov	r2, r0
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	60da      	str	r2, [r3, #12]
}
 800100e:	bf00      	nop
 8001010:	3708      	adds	r7, #8
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
	...

08001018 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001020:	2300      	movs	r3, #0
 8001022:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d12d      	bne.n	8001086 <LL_RCC_GetUSARTClockFreq+0x6e>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800102a:	6878      	ldr	r0, [r7, #4]
 800102c:	f7ff ff8e 	bl	8000f4c <LL_RCC_GetUSARTClockSource>
 8001030:	4603      	mov	r3, r0
 8001032:	2b03      	cmp	r3, #3
 8001034:	d00a      	beq.n	800104c <LL_RCC_GetUSARTClockFreq+0x34>
 8001036:	2b03      	cmp	r3, #3
 8001038:	d819      	bhi.n	800106e <LL_RCC_GetUSARTClockFreq+0x56>
 800103a:	2b01      	cmp	r3, #1
 800103c:	d002      	beq.n	8001044 <LL_RCC_GetUSARTClockFreq+0x2c>
 800103e:	2b02      	cmp	r3, #2
 8001040:	d00c      	beq.n	800105c <LL_RCC_GetUSARTClockFreq+0x44>
 8001042:	e014      	b.n	800106e <LL_RCC_GetUSARTClockFreq+0x56>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001044:	f000 f82c 	bl	80010a0 <RCC_GetSystemClockFreq>
 8001048:	60f8      	str	r0, [r7, #12]
        break;
 800104a:	e021      	b.n	8001090 <LL_RCC_GetUSARTClockFreq+0x78>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800104c:	f7ff ff22 	bl	8000e94 <LL_RCC_HSI_IsReady>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d019      	beq.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>
        {
          usart_frequency = HSI_VALUE;
 8001056:	4b11      	ldr	r3, [pc, #68]	; (800109c <LL_RCC_GetUSARTClockFreq+0x84>)
 8001058:	60fb      	str	r3, [r7, #12]
        }
        break;
 800105a:	e016      	b.n	800108a <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 800105c:	f7ff ff2c 	bl	8000eb8 <LL_RCC_LSE_IsReady>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d013      	beq.n	800108e <LL_RCC_GetUSARTClockFreq+0x76>
        {
          usart_frequency = LSE_VALUE;
 8001066:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800106a:	60fb      	str	r3, [r7, #12]
        }
        break;
 800106c:	e00f      	b.n	800108e <LL_RCC_GetUSARTClockFreq+0x76>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800106e:	f000 f817 	bl	80010a0 <RCC_GetSystemClockFreq>
 8001072:	4603      	mov	r3, r0
 8001074:	4618      	mov	r0, r3
 8001076:	f000 f839 	bl	80010ec <RCC_GetHCLKClockFreq>
 800107a:	4603      	mov	r3, r0
 800107c:	4618      	mov	r0, r3
 800107e:	f000 f84b 	bl	8001118 <RCC_GetPCLK1ClockFreq>
 8001082:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8001084:	e004      	b.n	8001090 <LL_RCC_GetUSARTClockFreq+0x78>
    }
  }
 8001086:	bf00      	nop
 8001088:	e002      	b.n	8001090 <LL_RCC_GetUSARTClockFreq+0x78>
        break;
 800108a:	bf00      	nop
 800108c:	e000      	b.n	8001090 <LL_RCC_GetUSARTClockFreq+0x78>
        break;
 800108e:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8001090:	68fb      	ldr	r3, [r7, #12]
}
 8001092:	4618      	mov	r0, r3
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	007a1200 	.word	0x007a1200

080010a0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80010a6:	2300      	movs	r3, #0
 80010a8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80010aa:	f7ff ff17 	bl	8000edc <LL_RCC_GetSysClkSource>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b08      	cmp	r3, #8
 80010b2:	d00c      	beq.n	80010ce <RCC_GetSystemClockFreq+0x2e>
 80010b4:	2b08      	cmp	r3, #8
 80010b6:	d80e      	bhi.n	80010d6 <RCC_GetSystemClockFreq+0x36>
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d002      	beq.n	80010c2 <RCC_GetSystemClockFreq+0x22>
 80010bc:	2b04      	cmp	r3, #4
 80010be:	d003      	beq.n	80010c8 <RCC_GetSystemClockFreq+0x28>
 80010c0:	e009      	b.n	80010d6 <RCC_GetSystemClockFreq+0x36>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80010c2:	4b09      	ldr	r3, [pc, #36]	; (80010e8 <RCC_GetSystemClockFreq+0x48>)
 80010c4:	607b      	str	r3, [r7, #4]
      break;
 80010c6:	e009      	b.n	80010dc <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80010c8:	4b07      	ldr	r3, [pc, #28]	; (80010e8 <RCC_GetSystemClockFreq+0x48>)
 80010ca:	607b      	str	r3, [r7, #4]
      break;
 80010cc:	e006      	b.n	80010dc <RCC_GetSystemClockFreq+0x3c>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80010ce:	f000 f84b 	bl	8001168 <RCC_PLL_GetFreqDomain_SYS>
 80010d2:	6078      	str	r0, [r7, #4]
      break;
 80010d4:	e002      	b.n	80010dc <RCC_GetSystemClockFreq+0x3c>

    default:
      frequency = HSI_VALUE;
 80010d6:	4b04      	ldr	r3, [pc, #16]	; (80010e8 <RCC_GetSystemClockFreq+0x48>)
 80010d8:	607b      	str	r3, [r7, #4]
      break;
 80010da:	bf00      	nop
  }

  return frequency;
 80010dc:	687b      	ldr	r3, [r7, #4]
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	007a1200 	.word	0x007a1200

080010ec <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80010f4:	f7ff ff00 	bl	8000ef8 <LL_RCC_GetAHBPrescaler>
 80010f8:	4603      	mov	r3, r0
 80010fa:	091b      	lsrs	r3, r3, #4
 80010fc:	f003 030f 	and.w	r3, r3, #15
 8001100:	4a04      	ldr	r2, [pc, #16]	; (8001114 <RCC_GetHCLKClockFreq+0x28>)
 8001102:	5cd3      	ldrb	r3, [r2, r3]
 8001104:	461a      	mov	r2, r3
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	40d3      	lsrs	r3, r2
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
 8001112:	bf00      	nop
 8001114:	080057c0 	.word	0x080057c0

08001118 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8001120:	f7ff fef8 	bl	8000f14 <LL_RCC_GetAPB1Prescaler>
 8001124:	4603      	mov	r3, r0
 8001126:	0a1b      	lsrs	r3, r3, #8
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <RCC_GetPCLK1ClockFreq+0x24>)
 800112a:	5cd3      	ldrb	r3, [r2, r3]
 800112c:	461a      	mov	r2, r3
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	40d3      	lsrs	r3, r2
}
 8001132:	4618      	mov	r0, r3
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	080057d0 	.word	0x080057d0

08001140 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8001148:	f7ff fef2 	bl	8000f30 <LL_RCC_GetAPB2Prescaler>
 800114c:	4603      	mov	r3, r0
 800114e:	0adb      	lsrs	r3, r3, #11
 8001150:	4a04      	ldr	r2, [pc, #16]	; (8001164 <RCC_GetPCLK2ClockFreq+0x24>)
 8001152:	5cd3      	ldrb	r3, [r2, r3]
 8001154:	461a      	mov	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	40d3      	lsrs	r3, r2
}
 800115a:	4618      	mov	r0, r3
 800115c:	3708      	adds	r7, #8
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	080057d0 	.word	0x080057d0

08001168 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8001168:	b590      	push	{r4, r7, lr}
 800116a:	b085      	sub	sp, #20
 800116c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800116e:	2300      	movs	r3, #0
 8001170:	60fb      	str	r3, [r7, #12]
 8001172:	2300      	movs	r3, #0
 8001174:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001176:	f7ff feff 	bl	8000f78 <LL_RCC_PLL_GetMainSource>
 800117a:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 800117c:	68bb      	ldr	r3, [r7, #8]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d004      	beq.n	800118c <RCC_PLL_GetFreqDomain_SYS+0x24>
 8001182:	68bb      	ldr	r3, [r7, #8]
 8001184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001188:	d003      	beq.n	8001192 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800118a:	e005      	b.n	8001198 <RCC_PLL_GetFreqDomain_SYS+0x30>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800118c:	4b13      	ldr	r3, [pc, #76]	; (80011dc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800118e:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8001190:	e005      	b.n	800119e <RCC_PLL_GetFreqDomain_SYS+0x36>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8001192:	4b13      	ldr	r3, [pc, #76]	; (80011e0 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8001194:	60fb      	str	r3, [r7, #12]
      break;
 8001196:	e002      	b.n	800119e <RCC_PLL_GetFreqDomain_SYS+0x36>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8001198:	4b10      	ldr	r3, [pc, #64]	; (80011dc <RCC_PLL_GetFreqDomain_SYS+0x74>)
 800119a:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 800119c:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 800119e:	f7ff ff07 	bl	8000fb0 <LL_RCC_PLL_GetPrediv>
 80011a2:	4603      	mov	r3, r0
 80011a4:	3301      	adds	r3, #1
 80011a6:	68fa      	ldr	r2, [r7, #12]
 80011a8:	fbb2 f4f3 	udiv	r4, r2, r3
 80011ac:	f7ff fef2 	bl	8000f94 <LL_RCC_PLL_GetMultiplicator>
 80011b0:	4603      	mov	r3, r0
 80011b2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80011b6:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80011ba:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011bc:	687a      	ldr	r2, [r7, #4]
 80011be:	fa92 f2a2 	rbit	r2, r2
 80011c2:	603a      	str	r2, [r7, #0]
  return(result);
 80011c4:	683a      	ldr	r2, [r7, #0]
 80011c6:	fab2 f282 	clz	r2, r2
 80011ca:	40d3      	lsrs	r3, r2
 80011cc:	3302      	adds	r3, #2
 80011ce:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3714      	adds	r7, #20
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd90      	pop	{r4, r7, pc}
 80011da:	bf00      	nop
 80011dc:	003d0900 	.word	0x003d0900
 80011e0:	007a1200 	.word	0x007a1200

080011e4 <LL_USART_IsEnabled>:
  * @rmtoll CR1          UE            LL_USART_IsEnabled
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabled(USART_TypeDef *USARTx)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0301 	and.w	r3, r3, #1
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	bf0c      	ite	eq
 80011f8:	2301      	moveq	r3, #1
 80011fa:	2300      	movne	r3, #0
 80011fc:	b2db      	uxtb	r3, r3
}
 80011fe:	4618      	mov	r0, r3
 8001200:	370c      	adds	r7, #12
 8001202:	46bd      	mov	sp, r7
 8001204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001208:	4770      	bx	lr

0800120a <LL_USART_SetStopBitsLength>:
  *         @arg @ref LL_USART_STOPBITS_1_5
  *         @arg @ref LL_USART_STOPBITS_2
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetStopBitsLength(USART_TypeDef *USARTx, uint32_t StopBits)
{
 800120a:	b480      	push	{r7}
 800120c:	b083      	sub	sp, #12
 800120e:	af00      	add	r7, sp, #0
 8001210:	6078      	str	r0, [r7, #4]
 8001212:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	431a      	orrs	r2, r3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	605a      	str	r2, [r3, #4]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <LL_USART_SetHWFlowCtrl>:
  *         @arg @ref LL_USART_HWCONTROL_CTS
  *         @arg @ref LL_USART_HWCONTROL_RTS_CTS
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetHWFlowCtrl(USART_TypeDef *USARTx, uint32_t HardwareFlowControl)
{
 8001230:	b480      	push	{r7}
 8001232:	b083      	sub	sp, #12
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	689b      	ldr	r3, [r3, #8]
 800123e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	431a      	orrs	r2, r3
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	609a      	str	r2, [r3, #8]
}
 800124a:	bf00      	nop
 800124c:	370c      	adds	r7, #12
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <LL_USART_SetBaudRate>:
  * @param  BaudRate Baud Rate
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetBaudRate(USART_TypeDef *USARTx, uint32_t PeriphClk, uint32_t OverSampling,
                                          uint32_t BaudRate)
{
 8001256:	b4b0      	push	{r4, r5, r7}
 8001258:	b085      	sub	sp, #20
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	607a      	str	r2, [r7, #4]
 8001262:	603b      	str	r3, [r7, #0]
  register uint32_t usartdiv = 0x0U;
 8001264:	2500      	movs	r5, #0
  register uint32_t brrtemp = 0x0U;
 8001266:	2400      	movs	r4, #0

  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800126e:	d114      	bne.n	800129a <LL_USART_SetBaudRate+0x44>
  {
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	005a      	lsls	r2, r3, #1
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	085b      	lsrs	r3, r3, #1
 8001278:	441a      	add	r2, r3
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001280:	b29b      	uxth	r3, r3
 8001282:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 8001284:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8001288:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800128a:	086b      	lsrs	r3, r5, #1
 800128c:	b29b      	uxth	r3, r3
 800128e:	f003 0307 	and.w	r3, r3, #7
 8001292:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8001294:	68fb      	ldr	r3, [r7, #12]
 8001296:	60dc      	str	r4, [r3, #12]
  }
  else
  {
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
  }
}
 8001298:	e00a      	b.n	80012b0 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	085a      	lsrs	r2, r3, #1
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	441a      	add	r2, r3
 80012a2:	683b      	ldr	r3, [r7, #0]
 80012a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80012a8:	b29b      	uxth	r3, r3
 80012aa:	461a      	mov	r2, r3
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	60da      	str	r2, [r3, #12]
}
 80012b0:	bf00      	nop
 80012b2:	3714      	adds	r7, #20
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bcb0      	pop	{r4, r5, r7}
 80012b8:	4770      	bx	lr
	...

080012bc <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b088      	sub	sp, #32
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
 80012c4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f7ff ff88 	bl	80011e4 <LL_USART_IsEnabled>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d14e      	bne.n	8001378 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681a      	ldr	r2, [r3, #0]
 80012de:	4b29      	ldr	r3, [pc, #164]	; (8001384 <LL_USART_Init+0xc8>)
 80012e0:	4013      	ands	r3, r2
 80012e2:	683a      	ldr	r2, [r7, #0]
 80012e4:	6851      	ldr	r1, [r2, #4]
 80012e6:	683a      	ldr	r2, [r7, #0]
 80012e8:	68d2      	ldr	r2, [r2, #12]
 80012ea:	4311      	orrs	r1, r2
 80012ec:	683a      	ldr	r2, [r7, #0]
 80012ee:	6912      	ldr	r2, [r2, #16]
 80012f0:	4311      	orrs	r1, r2
 80012f2:	683a      	ldr	r2, [r7, #0]
 80012f4:	6992      	ldr	r2, [r2, #24]
 80012f6:	430a      	orrs	r2, r1
 80012f8:	431a      	orrs	r2, r3
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	4619      	mov	r1, r3
 8001304:	6878      	ldr	r0, [r7, #4]
 8001306:	f7ff ff80 	bl	800120a <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	695b      	ldr	r3, [r3, #20]
 800130e:	4619      	mov	r1, r3
 8001310:	6878      	ldr	r0, [r7, #4]
 8001312:	f7ff ff8d 	bl	8001230 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a1b      	ldr	r2, [pc, #108]	; (8001388 <LL_USART_Init+0xcc>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d104      	bne.n	8001328 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800131e:	2000      	movs	r0, #0
 8001320:	f7ff fe7a 	bl	8001018 <LL_RCC_GetUSARTClockFreq>
 8001324:	61b8      	str	r0, [r7, #24]
 8001326:	e016      	b.n	8001356 <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	4a18      	ldr	r2, [pc, #96]	; (800138c <LL_USART_Init+0xd0>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d107      	bne.n	8001340 <LL_USART_Init+0x84>
    {
#if defined (RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001330:	f107 0308 	add.w	r3, r7, #8
 8001334:	4618      	mov	r0, r3
 8001336:	f7ff fe49 	bl	8000fcc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800133a:	693b      	ldr	r3, [r7, #16]
 800133c:	61bb      	str	r3, [r7, #24]
 800133e:	e00a      	b.n	8001356 <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	4a13      	ldr	r2, [pc, #76]	; (8001390 <LL_USART_Init+0xd4>)
 8001344:	4293      	cmp	r3, r2
 8001346:	d106      	bne.n	8001356 <LL_USART_Init+0x9a>
    {
#if defined (RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8001348:	f107 0308 	add.w	r3, r7, #8
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff fe3d 	bl	8000fcc <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8001356:	69bb      	ldr	r3, [r7, #24]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d00d      	beq.n	8001378 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d009      	beq.n	8001378 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8001364:	2300      	movs	r3, #0
 8001366:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	699a      	ldr	r2, [r3, #24]
 800136c:	683b      	ldr	r3, [r7, #0]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	69b9      	ldr	r1, [r7, #24]
 8001372:	6878      	ldr	r0, [r7, #4]
 8001374:	f7ff ff6f 	bl	8001256 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001378:	7ffb      	ldrb	r3, [r7, #31]
}
 800137a:	4618      	mov	r0, r3
 800137c:	3720      	adds	r7, #32
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	efff69f3 	.word	0xefff69f3
 8001388:	40013800 	.word	0x40013800
 800138c:	40004400 	.word	0x40004400
 8001390:	40004800 	.word	0x40004800

08001394 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001394:	b480      	push	{r7}
 8001396:	b083      	sub	sp, #12
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
 800139c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80013a6:	4a07      	ldr	r2, [pc, #28]	; (80013c4 <LL_InitTick+0x30>)
 80013a8:	3b01      	subs	r3, #1
 80013aa:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80013ac:	4b05      	ldr	r3, [pc, #20]	; (80013c4 <LL_InitTick+0x30>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80013b2:	4b04      	ldr	r3, [pc, #16]	; (80013c4 <LL_InitTick+0x30>)
 80013b4:	2205      	movs	r2, #5
 80013b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr
 80013c4:	e000e010 	.word	0xe000e010

080013c8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b082      	sub	sp, #8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80013d0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80013d4:	6878      	ldr	r0, [r7, #4]
 80013d6:	f7ff ffdd 	bl	8001394 <LL_InitTick>
}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
	...

080013e4 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80013ec:	4b0f      	ldr	r3, [pc, #60]	; (800142c <LL_mDelay+0x48>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80013f2:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80013fa:	d00c      	beq.n	8001416 <LL_mDelay+0x32>
  {
    Delay++;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	3301      	adds	r3, #1
 8001400:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8001402:	e008      	b.n	8001416 <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8001404:	4b09      	ldr	r3, [pc, #36]	; (800142c <LL_mDelay+0x48>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800140c:	2b00      	cmp	r3, #0
 800140e:	d002      	beq.n	8001416 <LL_mDelay+0x32>
    {
      Delay--;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	3b01      	subs	r3, #1
 8001414:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d1f3      	bne.n	8001404 <LL_mDelay+0x20>
    }
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3714      	adds	r7, #20
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	e000e010 	.word	0xe000e010

08001430 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001430:	b480      	push	{r7}
 8001432:	b083      	sub	sp, #12
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001438:	4a04      	ldr	r2, [pc, #16]	; (800144c <LL_SetSystemCoreClock+0x1c>)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	6013      	str	r3, [r2, #0]
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	20000000 	.word	0x20000000

08001450 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800145a:	79fb      	ldrb	r3, [r7, #7]
 800145c:	f003 021f 	and.w	r2, r3, #31
 8001460:	4907      	ldr	r1, [pc, #28]	; (8001480 <NVIC_EnableIRQ+0x30>)
 8001462:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001466:	095b      	lsrs	r3, r3, #5
 8001468:	2001      	movs	r0, #1
 800146a:	fa00 f202 	lsl.w	r2, r0, r2
 800146e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	e000e100 	.word	0xe000e100

08001484 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	6039      	str	r1, [r7, #0]
 800148e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001494:	2b00      	cmp	r3, #0
 8001496:	da0b      	bge.n	80014b0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	b2da      	uxtb	r2, r3
 800149c:	490c      	ldr	r1, [pc, #48]	; (80014d0 <NVIC_SetPriority+0x4c>)
 800149e:	79fb      	ldrb	r3, [r7, #7]
 80014a0:	f003 030f 	and.w	r3, r3, #15
 80014a4:	3b04      	subs	r3, #4
 80014a6:	0112      	lsls	r2, r2, #4
 80014a8:	b2d2      	uxtb	r2, r2
 80014aa:	440b      	add	r3, r1
 80014ac:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014ae:	e009      	b.n	80014c4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b0:	683b      	ldr	r3, [r7, #0]
 80014b2:	b2da      	uxtb	r2, r3
 80014b4:	4907      	ldr	r1, [pc, #28]	; (80014d4 <NVIC_SetPriority+0x50>)
 80014b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ba:	0112      	lsls	r2, r2, #4
 80014bc:	b2d2      	uxtb	r2, r2
 80014be:	440b      	add	r3, r1
 80014c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80014c4:	bf00      	nop
 80014c6:	370c      	adds	r7, #12
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	e000ed00 	.word	0xe000ed00
 80014d4:	e000e100 	.word	0xe000e100

080014d8 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 80014e0:	4b08      	ldr	r3, [pc, #32]	; (8001504 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014e2:	695a      	ldr	r2, [r3, #20]
 80014e4:	4907      	ldr	r1, [pc, #28]	; (8001504 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 80014ec:	4b05      	ldr	r3, [pc, #20]	; (8001504 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80014ee:	695a      	ldr	r2, [r3, #20]
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4013      	ands	r3, r2
 80014f4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80014f6:	68fb      	ldr	r3, [r7, #12]
}
 80014f8:	bf00      	nop
 80014fa:	3714      	adds	r7, #20
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	40021000 	.word	0x40021000

08001508 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 800150c:	2001      	movs	r0, #1
 800150e:	f7ff ffe3 	bl	80014d8 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 8001512:	2100      	movs	r1, #0
 8001514:	2010      	movs	r0, #16
 8001516:	f7ff ffb5 	bl	8001484 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800151a:	2010      	movs	r0, #16
 800151c:	f7ff ff98 	bl	8001450 <NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 8001520:	2100      	movs	r1, #0
 8001522:	2011      	movs	r0, #17
 8001524:	f7ff ffae 	bl	8001484 <NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001528:	2011      	movs	r0, #17
 800152a:	f7ff ff91 	bl	8001450 <NVIC_EnableIRQ>

}
 800152e:	bf00      	nop
 8001530:	bd80      	pop	{r7, pc}
	...

08001534 <LL_AHB1_GRP1_EnableClock>:
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 800153c:	4b08      	ldr	r3, [pc, #32]	; (8001560 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800153e:	695a      	ldr	r2, [r3, #20]
 8001540:	4907      	ldr	r1, [pc, #28]	; (8001560 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4313      	orrs	r3, r2
 8001546:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001548:	4b05      	ldr	r3, [pc, #20]	; (8001560 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800154a:	695a      	ldr	r2, [r3, #20]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	4013      	ands	r3, r2
 8001550:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001552:	68fb      	ldr	r3, [r7, #12]
}
 8001554:	bf00      	nop
 8001556:	3714      	adds	r7, #20
 8001558:	46bd      	mov	sp, r7
 800155a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800155e:	4770      	bx	lr
 8001560:	40021000 	.word	0x40021000

08001564 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001564:	b480      	push	{r7}
 8001566:	b083      	sub	sp, #12
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001586:	463b      	mov	r3, r7
 8001588:	2200      	movs	r2, #0
 800158a:	601a      	str	r2, [r3, #0]
 800158c:	605a      	str	r2, [r3, #4]
 800158e:	609a      	str	r2, [r3, #8]
 8001590:	60da      	str	r2, [r3, #12]
 8001592:	611a      	str	r2, [r3, #16]
 8001594:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001596:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800159a:	f7ff ffcb 	bl	8001534 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800159e:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80015a2:	f7ff ffc7 	bl	8001534 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_3);
 80015a6:	2108      	movs	r1, #8
 80015a8:	480a      	ldr	r0, [pc, #40]	; (80015d4 <MX_GPIO_Init+0x54>)
 80015aa:	f7ff ffdb 	bl	8001564 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 80015ae:	2308      	movs	r3, #8
 80015b0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80015b2:	2301      	movs	r3, #1
 80015b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80015b6:	2300      	movs	r3, #0
 80015b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80015ba:	2300      	movs	r3, #0
 80015bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80015be:	2300      	movs	r3, #0
 80015c0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015c2:	463b      	mov	r3, r7
 80015c4:	4619      	mov	r1, r3
 80015c6:	4803      	ldr	r0, [pc, #12]	; (80015d4 <MX_GPIO_Init+0x54>)
 80015c8:	f7ff fbe9 	bl	8000d9e <LL_GPIO_Init>

}
 80015cc:	bf00      	nop
 80015ce:	3718      	adds	r7, #24
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	48000400 	.word	0x48000400

080015d8 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015e8:	4b0c      	ldr	r3, [pc, #48]	; (800161c <NVIC_SetPriorityGrouping+0x44>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015f4:	4013      	ands	r3, r2
 80015f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800160a:	4a04      	ldr	r2, [pc, #16]	; (800161c <NVIC_SetPriorityGrouping+0x44>)
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	60d3      	str	r3, [r2, #12]
}
 8001610:	bf00      	nop
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001620:	b480      	push	{r7}
 8001622:	b083      	sub	sp, #12
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
 8001628:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800162a:	683b      	ldr	r3, [r7, #0]
 800162c:	3b01      	subs	r3, #1
 800162e:	4a06      	ldr	r2, [pc, #24]	; (8001648 <LL_DMA_GetDataLength+0x28>)
 8001630:	5cd3      	ldrb	r3, [r2, r3]
 8001632:	461a      	mov	r2, r3
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	4413      	add	r3, r2
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	b29b      	uxth	r3, r3
                   DMA_CNDTR_NDT));
}
 800163c:	4618      	mov	r0, r3
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	080057b0 	.word	0x080057b0

0800164c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800164c:	b480      	push	{r7}
 800164e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8001650:	4b05      	ldr	r3, [pc, #20]	; (8001668 <LL_RCC_HSI_Enable+0x1c>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a04      	ldr	r2, [pc, #16]	; (8001668 <LL_RCC_HSI_Enable+0x1c>)
 8001656:	f043 0301 	orr.w	r3, r3, #1
 800165a:	6013      	str	r3, [r2, #0]
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	40021000 	.word	0x40021000

0800166c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800166c:	b480      	push	{r7}
 800166e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8001670:	4b06      	ldr	r3, [pc, #24]	; (800168c <LL_RCC_HSI_IsReady+0x20>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b02      	cmp	r3, #2
 800167a:	bf0c      	ite	eq
 800167c:	2301      	moveq	r3, #1
 800167e:	2300      	movne	r3, #0
 8001680:	b2db      	uxtb	r3, r3
}
 8001682:	4618      	mov	r0, r3
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	40021000 	.word	0x40021000

08001690 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8001690:	b480      	push	{r7}
 8001692:	b083      	sub	sp, #12
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001698:	4b07      	ldr	r3, [pc, #28]	; (80016b8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	00db      	lsls	r3, r3, #3
 80016a4:	4904      	ldr	r1, [pc, #16]	; (80016b8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80016a6:	4313      	orrs	r3, r2
 80016a8:	600b      	str	r3, [r1, #0]
}
 80016aa:	bf00      	nop
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	40021000 	.word	0x40021000

080016bc <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80016c4:	4b06      	ldr	r3, [pc, #24]	; (80016e0 <LL_RCC_SetSysClkSource+0x24>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f023 0203 	bic.w	r2, r3, #3
 80016cc:	4904      	ldr	r1, [pc, #16]	; (80016e0 <LL_RCC_SetSysClkSource+0x24>)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	604b      	str	r3, [r1, #4]
}
 80016d4:	bf00      	nop
 80016d6:	370c      	adds	r7, #12
 80016d8:	46bd      	mov	sp, r7
 80016da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016de:	4770      	bx	lr
 80016e0:	40021000 	.word	0x40021000

080016e4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80016e4:	b480      	push	{r7}
 80016e6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80016e8:	4b04      	ldr	r3, [pc, #16]	; (80016fc <LL_RCC_GetSysClkSource+0x18>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	f003 030c 	and.w	r3, r3, #12
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000

08001700 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001700:	b480      	push	{r7}
 8001702:	b083      	sub	sp, #12
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001708:	4b06      	ldr	r3, [pc, #24]	; (8001724 <LL_RCC_SetAHBPrescaler+0x24>)
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001710:	4904      	ldr	r1, [pc, #16]	; (8001724 <LL_RCC_SetAHBPrescaler+0x24>)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	4313      	orrs	r3, r2
 8001716:	604b      	str	r3, [r1, #4]
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	40021000 	.word	0x40021000

08001728 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001730:	4b06      	ldr	r3, [pc, #24]	; (800174c <LL_RCC_SetAPB1Prescaler+0x24>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001738:	4904      	ldr	r1, [pc, #16]	; (800174c <LL_RCC_SetAPB1Prescaler+0x24>)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4313      	orrs	r3, r2
 800173e:	604b      	str	r3, [r1, #4]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	40021000 	.word	0x40021000

08001750 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001750:	b480      	push	{r7}
 8001752:	b083      	sub	sp, #12
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001758:	4b06      	ldr	r3, [pc, #24]	; (8001774 <LL_RCC_SetAPB2Prescaler+0x24>)
 800175a:	685b      	ldr	r3, [r3, #4]
 800175c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001760:	4904      	ldr	r1, [pc, #16]	; (8001774 <LL_RCC_SetAPB2Prescaler+0x24>)
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	4313      	orrs	r3, r2
 8001766:	604b      	str	r3, [r1, #4]
}
 8001768:	bf00      	nop
 800176a:	370c      	adds	r7, #12
 800176c:	46bd      	mov	sp, r7
 800176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001772:	4770      	bx	lr
 8001774:	40021000 	.word	0x40021000

08001778 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001778:	b480      	push	{r7}
 800177a:	b085      	sub	sp, #20
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001780:	4b08      	ldr	r3, [pc, #32]	; (80017a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001782:	69da      	ldr	r2, [r3, #28]
 8001784:	4907      	ldr	r1, [pc, #28]	; (80017a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4313      	orrs	r3, r2
 800178a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800178c:	4b05      	ldr	r3, [pc, #20]	; (80017a4 <LL_APB1_GRP1_EnableClock+0x2c>)
 800178e:	69da      	ldr	r2, [r3, #28]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	4013      	ands	r3, r2
 8001794:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001796:	68fb      	ldr	r3, [r7, #12]
}
 8001798:	bf00      	nop
 800179a:	3714      	adds	r7, #20
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr
 80017a4:	40021000 	.word	0x40021000

080017a8 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80017a8:	b480      	push	{r7}
 80017aa:	b085      	sub	sp, #20
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80017b0:	4b08      	ldr	r3, [pc, #32]	; (80017d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80017b2:	699a      	ldr	r2, [r3, #24]
 80017b4:	4907      	ldr	r1, [pc, #28]	; (80017d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80017bc:	4b05      	ldr	r3, [pc, #20]	; (80017d4 <LL_APB2_GRP1_EnableClock+0x2c>)
 80017be:	699a      	ldr	r2, [r3, #24]
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	4013      	ands	r3, r2
 80017c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80017c6:	68fb      	ldr	r3, [r7, #12]
}
 80017c8:	bf00      	nop
 80017ca:	3714      	adds	r7, #20
 80017cc:	46bd      	mov	sp, r7
 80017ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d2:	4770      	bx	lr
 80017d4:	40021000 	.word	0x40021000

080017d8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80017e0:	4b06      	ldr	r3, [pc, #24]	; (80017fc <LL_FLASH_SetLatency+0x24>)
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f023 0207 	bic.w	r2, r3, #7
 80017e8:	4904      	ldr	r1, [pc, #16]	; (80017fc <LL_FLASH_SetLatency+0x24>)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	600b      	str	r3, [r1, #0]
}
 80017f0:	bf00      	nop
 80017f2:	370c      	adds	r7, #12
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr
 80017fc:	40022000 	.word	0x40022000

08001800 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8001804:	4b04      	ldr	r3, [pc, #16]	; (8001818 <LL_FLASH_GetLatency+0x18>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0307 	and.w	r3, r3, #7
}
 800180c:	4618      	mov	r0, r3
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	40022000 	.word	0x40022000

0800181c <LL_SYSTICK_SetClkSource>:
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK_DIV8
  *         @arg @ref LL_SYSTICK_CLKSOURCE_HCLK
  * @retval None
  */
__STATIC_INLINE void LL_SYSTICK_SetClkSource(uint32_t Source)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  if (Source == LL_SYSTICK_CLKSOURCE_HCLK)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b04      	cmp	r3, #4
 8001828:	d106      	bne.n	8001838 <LL_SYSTICK_SetClkSource+0x1c>
  {
    SET_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 800182a:	4b09      	ldr	r3, [pc, #36]	; (8001850 <LL_SYSTICK_SetClkSource+0x34>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a08      	ldr	r2, [pc, #32]	; (8001850 <LL_SYSTICK_SetClkSource+0x34>)
 8001830:	f043 0304 	orr.w	r3, r3, #4
 8001834:	6013      	str	r3, [r2, #0]
  }
  else
  {
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
  }
}
 8001836:	e005      	b.n	8001844 <LL_SYSTICK_SetClkSource+0x28>
    CLEAR_BIT(SysTick->CTRL, LL_SYSTICK_CLKSOURCE_HCLK);
 8001838:	4b05      	ldr	r3, [pc, #20]	; (8001850 <LL_SYSTICK_SetClkSource+0x34>)
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	4a04      	ldr	r2, [pc, #16]	; (8001850 <LL_SYSTICK_SetClkSource+0x34>)
 800183e:	f023 0304 	bic.w	r3, r3, #4
 8001842:	6013      	str	r3, [r2, #0]
}
 8001844:	bf00      	nop
 8001846:	370c      	adds	r7, #12
 8001848:	46bd      	mov	sp, r7
 800184a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184e:	4770      	bx	lr
 8001850:	e000e010 	.word	0xe000e010

08001854 <main>:




int main(void)
{
 8001854:	b590      	push	{r4, r7, lr}
 8001856:	f5ad 7d03 	sub.w	sp, sp, #524	; 0x20c
 800185a:	af02      	add	r7, sp, #8
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800185c:	2001      	movs	r0, #1
 800185e:	f7ff ffa3 	bl	80017a8 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001862:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001866:	f7ff ff87 	bl	8001778 <LL_APB1_GRP1_EnableClock>
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800186a:	2003      	movs	r0, #3
 800186c:	f7ff feb4 	bl	80015d8 <NVIC_SetPriorityGrouping>

  /* Configure the system clock */
  SystemClock_Config();
 8001870:	f000 f84a 	bl	8001908 <SystemClock_Config>
  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001874:	f7ff fe84 	bl	8001580 <MX_GPIO_Init>
  MX_DMA_Init();
 8001878:	f7ff fe46 	bl	8001508 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800187c:	f000 fe9c 	bl	80025b8 <MX_USART2_UART_Init>

  /* Space for your local variables, callback registration ...*/

  	  //type your code here:
  USART2_RegisterCallback(proccesDmaData);
 8001880:	481c      	ldr	r0, [pc, #112]	; (80018f4 <main+0xa0>)
 8001882:	f000 fe87 	bl	8002594 <USART2_RegisterCallback>
  uint8_t tx_data[500];


  while (1)
  {
	  uint8_t buffer_mem_occupied = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 8001886:	2106      	movs	r1, #6
 8001888:	481b      	ldr	r0, [pc, #108]	; (80018f8 <main+0xa4>)
 800188a:	f7ff fec9 	bl	8001620 <LL_DMA_GetDataLength>
 800188e:	4603      	mov	r3, r0
 8001890:	b2db      	uxtb	r3, r3
 8001892:	425b      	negs	r3, r3
 8001894:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
	  /* Periodic transmission of information about DMA Rx buffer state.
	   * Transmission frequency - 5Hz.
	   * Message format - "Buffer capacity: %d bytes, occupied memory: %d bytes, load [in %]: %f%"
	   * Example message (what I wish to see in terminal) - Buffer capacity: 1000 bytes, occupied memory: 231 bytes, load [in %]: 23.1%
	   */
	  float total_load = (float)buffer_mem_occupied/DMA_USART2_BUFFER_SIZE*100;
 8001898:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 800189c:	ee07 3a90 	vmov	s15, r3
 80018a0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80018a4:	eddf 6a15 	vldr	s13, [pc, #84]	; 80018fc <main+0xa8>
 80018a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018ac:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001900 <main+0xac>
 80018b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80018b4:	edc7 7a7e 	vstr	s15, [r7, #504]	; 0x1f8

	  USART2_PutBuffer(tx_data, sprintf((char*)tx_data, "Buffer capacity: %d bytes, occupied memory: %d bytes, load [in %%]: %3.2f \n\r",\
 80018b8:	f897 41ff 	ldrb.w	r4, [r7, #511]	; 0x1ff
 80018bc:	f8d7 01f8 	ldr.w	r0, [r7, #504]	; 0x1f8
 80018c0:	f7fe fe42 	bl	8000548 <__aeabi_f2d>
 80018c4:	4602      	mov	r2, r0
 80018c6:	460b      	mov	r3, r1
 80018c8:	1d38      	adds	r0, r7, #4
 80018ca:	e9cd 2300 	strd	r2, r3, [sp]
 80018ce:	4623      	mov	r3, r4
 80018d0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018d4:	490b      	ldr	r1, [pc, #44]	; (8001904 <main+0xb0>)
 80018d6:	f001 fd09 	bl	80032ec <siprintf>
 80018da:	4603      	mov	r3, r0
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	1d3b      	adds	r3, r7, #4
 80018e0:	4611      	mov	r1, r2
 80018e2:	4618      	mov	r0, r3
 80018e4:	f000 ff42 	bl	800276c <USART2_PutBuffer>
	  								  DMA_USART2_BUFFER_SIZE,buffer_mem_occupied, total_load));
	  	  LL_mDelay(1000);
 80018e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018ec:	f7ff fd7a 	bl	80013e4 <LL_mDelay>
  {
 80018f0:	e7c9      	b.n	8001886 <main+0x32>
 80018f2:	bf00      	nop
 80018f4:	08001975 	.word	0x08001975
 80018f8:	40020000 	.word	0x40020000
 80018fc:	43800000 	.word	0x43800000
 8001900:	42c80000 	.word	0x42c80000
 8001904:	08005760 	.word	0x08005760

08001908 <SystemClock_Config>:
  /* USER CODE END 3 */
}


void SystemClock_Config(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 800190c:	2000      	movs	r0, #0
 800190e:	f7ff ff63 	bl	80017d8 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8001912:	f7ff ff75 	bl	8001800 <LL_FLASH_GetLatency>
 8001916:	4603      	mov	r3, r0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d001      	beq.n	8001920 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 800191c:	f000 f8dc 	bl	8001ad8 <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8001920:	f7ff fe94 	bl	800164c <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8001924:	bf00      	nop
 8001926:	f7ff fea1 	bl	800166c <LL_RCC_HSI_IsReady>
 800192a:	4603      	mov	r3, r0
 800192c:	2b01      	cmp	r3, #1
 800192e:	d1fa      	bne.n	8001926 <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8001930:	2010      	movs	r0, #16
 8001932:	f7ff fead 	bl	8001690 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001936:	2000      	movs	r0, #0
 8001938:	f7ff fee2 	bl	8001700 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800193c:	2000      	movs	r0, #0
 800193e:	f7ff fef3 	bl	8001728 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8001942:	2000      	movs	r0, #0
 8001944:	f7ff ff04 	bl	8001750 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8001948:	2000      	movs	r0, #0
 800194a:	f7ff feb7 	bl	80016bc <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 800194e:	bf00      	nop
 8001950:	f7ff fec8 	bl	80016e4 <LL_RCC_GetSysClkSource>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1fa      	bne.n	8001950 <SystemClock_Config+0x48>
  {
  
  }
  LL_Init1msTick(8000000);
 800195a:	4805      	ldr	r0, [pc, #20]	; (8001970 <SystemClock_Config+0x68>)
 800195c:	f7ff fd34 	bl	80013c8 <LL_Init1msTick>
  LL_SYSTICK_SetClkSource(LL_SYSTICK_CLKSOURCE_HCLK);
 8001960:	2004      	movs	r0, #4
 8001962:	f7ff ff5b 	bl	800181c <LL_SYSTICK_SetClkSource>
  LL_SetSystemCoreClock(8000000);
 8001966:	4802      	ldr	r0, [pc, #8]	; (8001970 <SystemClock_Config+0x68>)
 8001968:	f7ff fd62 	bl	8001430 <LL_SetSystemCoreClock>
}
 800196c:	bf00      	nop
 800196e:	bd80      	pop	{r7, pc}
 8001970:	007a1200 	.word	0x007a1200

08001974 <proccesDmaData>:

/*
 * Implementation of function processing data received via USART.
 */
void proccesDmaData(const uint8_t* sign,uint8_t length)
{
 8001974:	b480      	push	{r7}
 8001976:	b085      	sub	sp, #20
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
 800197c:	460b      	mov	r3, r1
 800197e:	70fb      	strb	r3, [r7, #3]

	if(!is_hash){
 8001980:	4b50      	ldr	r3, [pc, #320]	; (8001ac4 <proccesDmaData+0x150>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d116      	bne.n	80019b6 <proccesDmaData+0x42>
		for(int i = 0; i< length; i++){
 8001988:	2300      	movs	r3, #0
 800198a:	60fb      	str	r3, [r7, #12]
 800198c:	e00f      	b.n	80019ae <proccesDmaData+0x3a>

			if(*(sign+i) == '#'){
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	687a      	ldr	r2, [r7, #4]
 8001992:	4413      	add	r3, r2
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	2b23      	cmp	r3, #35	; 0x23
 8001998:	d106      	bne.n	80019a8 <proccesDmaData+0x34>
				is_hash = 1;
 800199a:	4b4a      	ldr	r3, [pc, #296]	; (8001ac4 <proccesDmaData+0x150>)
 800199c:	2201      	movs	r2, #1
 800199e:	701a      	strb	r2, [r3, #0]
				diff = i;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	b2da      	uxtb	r2, r3
 80019a4:	4b48      	ldr	r3, [pc, #288]	; (8001ac8 <proccesDmaData+0x154>)
 80019a6:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i< length; i++){
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	3301      	adds	r3, #1
 80019ac:	60fb      	str	r3, [r7, #12]
 80019ae:	78fb      	ldrb	r3, [r7, #3]
 80019b0:	68fa      	ldr	r2, [r7, #12]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	dbeb      	blt.n	800198e <proccesDmaData+0x1a>
			}

		}
	}

	if(is_hash){
 80019b6:	4b43      	ldr	r3, [pc, #268]	; (8001ac4 <proccesDmaData+0x150>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d07c      	beq.n	8001ab8 <proccesDmaData+0x144>

		for(int i = 0; i< (length-diff); i++){
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
 80019c2:	e071      	b.n	8001aa8 <proccesDmaData+0x134>

			if(*(sign+diff+i) == '$' || (count + i + diff) >= 35)
 80019c4:	4b40      	ldr	r3, [pc, #256]	; (8001ac8 <proccesDmaData+0x154>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	461a      	mov	r2, r3
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	4413      	add	r3, r2
 80019ce:	687a      	ldr	r2, [r7, #4]
 80019d0:	4413      	add	r3, r2
 80019d2:	781b      	ldrb	r3, [r3, #0]
 80019d4:	2b24      	cmp	r3, #36	; 0x24
 80019d6:	d009      	beq.n	80019ec <proccesDmaData+0x78>
 80019d8:	4b3c      	ldr	r3, [pc, #240]	; (8001acc <proccesDmaData+0x158>)
 80019da:	781b      	ldrb	r3, [r3, #0]
 80019dc:	461a      	mov	r2, r3
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	4413      	add	r3, r2
 80019e2:	4a39      	ldr	r2, [pc, #228]	; (8001ac8 <proccesDmaData+0x154>)
 80019e4:	7812      	ldrb	r2, [r2, #0]
 80019e6:	4413      	add	r3, r2
 80019e8:	2b22      	cmp	r3, #34	; 0x22
 80019ea:	dd0c      	ble.n	8001a06 <proccesDmaData+0x92>
			{
				small_let = 0;
 80019ec:	4b38      	ldr	r3, [pc, #224]	; (8001ad0 <proccesDmaData+0x15c>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	701a      	strb	r2, [r3, #0]
				capital_let = 0;
 80019f2:	4b38      	ldr	r3, [pc, #224]	; (8001ad4 <proccesDmaData+0x160>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	701a      	strb	r2, [r3, #0]
			    count = 0;
 80019f8:	4b34      	ldr	r3, [pc, #208]	; (8001acc <proccesDmaData+0x158>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
				is_hash = 0;
 80019fe:	4b31      	ldr	r3, [pc, #196]	; (8001ac4 <proccesDmaData+0x150>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	701a      	strb	r2, [r3, #0]
				break;
 8001a04:	e057      	b.n	8001ab6 <proccesDmaData+0x142>
			}
			    if(*(sign+diff+i) >= 'a' && *(sign+diff+i) <= 'z'){
 8001a06:	4b30      	ldr	r3, [pc, #192]	; (8001ac8 <proccesDmaData+0x154>)
 8001a08:	781b      	ldrb	r3, [r3, #0]
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	4413      	add	r3, r2
 8001a10:	687a      	ldr	r2, [r7, #4]
 8001a12:	4413      	add	r3, r2
 8001a14:	781b      	ldrb	r3, [r3, #0]
 8001a16:	2b60      	cmp	r3, #96	; 0x60
 8001a18:	d90f      	bls.n	8001a3a <proccesDmaData+0xc6>
 8001a1a:	4b2b      	ldr	r3, [pc, #172]	; (8001ac8 <proccesDmaData+0x154>)
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	461a      	mov	r2, r3
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	4413      	add	r3, r2
 8001a24:	687a      	ldr	r2, [r7, #4]
 8001a26:	4413      	add	r3, r2
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	2b7a      	cmp	r3, #122	; 0x7a
 8001a2c:	d805      	bhi.n	8001a3a <proccesDmaData+0xc6>
					small_let++;
 8001a2e:	4b28      	ldr	r3, [pc, #160]	; (8001ad0 <proccesDmaData+0x15c>)
 8001a30:	781b      	ldrb	r3, [r3, #0]
 8001a32:	3301      	adds	r3, #1
 8001a34:	b2da      	uxtb	r2, r3
 8001a36:	4b26      	ldr	r3, [pc, #152]	; (8001ad0 <proccesDmaData+0x15c>)
 8001a38:	701a      	strb	r2, [r3, #0]
				}

				if(*(sign+diff+i) >= 'A' && *(sign+diff+i) <= 'Z'){
 8001a3a:	4b23      	ldr	r3, [pc, #140]	; (8001ac8 <proccesDmaData+0x154>)
 8001a3c:	781b      	ldrb	r3, [r3, #0]
 8001a3e:	461a      	mov	r2, r3
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	4413      	add	r3, r2
 8001a44:	687a      	ldr	r2, [r7, #4]
 8001a46:	4413      	add	r3, r2
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b40      	cmp	r3, #64	; 0x40
 8001a4c:	d90f      	bls.n	8001a6e <proccesDmaData+0xfa>
 8001a4e:	4b1e      	ldr	r3, [pc, #120]	; (8001ac8 <proccesDmaData+0x154>)
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	4413      	add	r3, r2
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	4413      	add	r3, r2
 8001a5c:	781b      	ldrb	r3, [r3, #0]
 8001a5e:	2b5a      	cmp	r3, #90	; 0x5a
 8001a60:	d805      	bhi.n	8001a6e <proccesDmaData+0xfa>
					capital_let++;
 8001a62:	4b1c      	ldr	r3, [pc, #112]	; (8001ad4 <proccesDmaData+0x160>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	3301      	adds	r3, #1
 8001a68:	b2da      	uxtb	r2, r3
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ad4 <proccesDmaData+0x160>)
 8001a6c:	701a      	strb	r2, [r3, #0]
				}

				if(*(sign+diff+i) == '\r'){
 8001a6e:	4b16      	ldr	r3, [pc, #88]	; (8001ac8 <proccesDmaData+0x154>)
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	461a      	mov	r2, r3
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	4413      	add	r3, r2
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	4413      	add	r3, r2
 8001a7c:	781b      	ldrb	r3, [r3, #0]
 8001a7e:	2b0d      	cmp	r3, #13
 8001a80:	d10f      	bne.n	8001aa2 <proccesDmaData+0x12e>
					count = count + i + diff;
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	4b11      	ldr	r3, [pc, #68]	; (8001acc <proccesDmaData+0x158>)
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	4413      	add	r3, r2
 8001a8c:	b2da      	uxtb	r2, r3
 8001a8e:	4b0e      	ldr	r3, [pc, #56]	; (8001ac8 <proccesDmaData+0x154>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	4413      	add	r3, r2
 8001a94:	b2da      	uxtb	r2, r3
 8001a96:	4b0d      	ldr	r3, [pc, #52]	; (8001acc <proccesDmaData+0x158>)
 8001a98:	701a      	strb	r2, [r3, #0]
					diff = 0;
 8001a9a:	4b0b      	ldr	r3, [pc, #44]	; (8001ac8 <proccesDmaData+0x154>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	701a      	strb	r2, [r3, #0]
					break;
 8001aa0:	e009      	b.n	8001ab6 <proccesDmaData+0x142>
		for(int i = 0; i< (length-diff); i++){
 8001aa2:	68bb      	ldr	r3, [r7, #8]
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	60bb      	str	r3, [r7, #8]
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	4a07      	ldr	r2, [pc, #28]	; (8001ac8 <proccesDmaData+0x154>)
 8001aac:	7812      	ldrb	r2, [r2, #0]
 8001aae:	1a9b      	subs	r3, r3, r2
 8001ab0:	68ba      	ldr	r2, [r7, #8]
 8001ab2:	429a      	cmp	r2, r3
 8001ab4:	db86      	blt.n	80019c4 <proccesDmaData+0x50>



	}

	return;
 8001ab6:	bf00      	nop
 8001ab8:	bf00      	nop
}
 8001aba:	3714      	adds	r7, #20
 8001abc:	46bd      	mov	sp, r7
 8001abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac2:	4770      	bx	lr
 8001ac4:	200001f4 	.word	0x200001f4
 8001ac8:	200001f1 	.word	0x200001f1
 8001acc:	200001f0 	.word	0x200001f0
 8001ad0:	200001f3 	.word	0x200001f3
 8001ad4:	200001f2 	.word	0x200001f2

08001ad8 <Error_Handler>:


void Error_Handler(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0

}
 8001adc:	bf00      	nop
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
	...

08001ae8 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	3b01      	subs	r3, #1
 8001af6:	4a0b      	ldr	r2, [pc, #44]	; (8001b24 <LL_DMA_DisableChannel+0x3c>)
 8001af8:	5cd3      	ldrb	r3, [r2, r3]
 8001afa:	461a      	mov	r2, r3
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	4413      	add	r3, r2
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	683a      	ldr	r2, [r7, #0]
 8001b04:	3a01      	subs	r2, #1
 8001b06:	4907      	ldr	r1, [pc, #28]	; (8001b24 <LL_DMA_DisableChannel+0x3c>)
 8001b08:	5c8a      	ldrb	r2, [r1, r2]
 8001b0a:	4611      	mov	r1, r2
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	440a      	add	r2, r1
 8001b10:	f023 0301 	bic.w	r3, r3, #1
 8001b14:	6013      	str	r3, [r2, #0]
}
 8001b16:	bf00      	nop
 8001b18:	370c      	adds	r7, #12
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b20:	4770      	bx	lr
 8001b22:	bf00      	nop
 8001b24:	080057b8 	.word	0x080057b8

08001b28 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b38:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001b3c:	bf0c      	ite	eq
 8001b3e:	2301      	moveq	r3, #1
 8001b40:	2300      	movne	r3, #0
 8001b42:	b2db      	uxtb	r3, r3
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b60:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001b64:	bf0c      	ite	eq
 8001b66:	2301      	moveq	r3, #1
 8001b68:	2300      	movne	r3, #0
 8001b6a:	b2db      	uxtb	r3, r3
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b083      	sub	sp, #12
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b88:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b8c:	bf0c      	ite	eq
 8001b8e:	2301      	moveq	r3, #1
 8001b90:	2300      	movne	r3, #0
 8001b92:	b2db      	uxtb	r3, r3
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr

08001ba0 <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001bae:	605a      	str	r2, [r3, #4]
}
 8001bb0:	bf00      	nop
 8001bb2:	370c      	adds	r7, #12
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bba:	4770      	bx	lr

08001bbc <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b083      	sub	sp, #12
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bca:	605a      	str	r2, [r3, #4]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr

08001bd8 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	b083      	sub	sp, #12
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001be6:	605a      	str	r2, [r3, #4]
}
 8001be8:	bf00      	nop
 8001bea:	370c      	adds	r7, #12
 8001bec:	46bd      	mov	sp, r7
 8001bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf2:	4770      	bx	lr

08001bf4 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b083      	sub	sp, #12
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE));
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	f003 0310 	and.w	r3, r3, #16
 8001c04:	2b10      	cmp	r3, #16
 8001c06:	bf0c      	ite	eq
 8001c08:	2301      	moveq	r3, #1
 8001c0a:	2300      	movne	r3, #0
 8001c0c:	b2db      	uxtb	r3, r3
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr

08001c1a <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8001c1a:	b480      	push	{r7}
 8001c1c:	b083      	sub	sp, #12
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC));
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	69db      	ldr	r3, [r3, #28]
 8001c26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c2a:	2b40      	cmp	r3, #64	; 0x40
 8001c2c:	bf0c      	ite	eq
 8001c2e:	2301      	moveq	r3, #1
 8001c30:	2300      	movne	r3, #0
 8001c32:	b2db      	uxtb	r3, r3
}
 8001c34:	4618      	mov	r0, r3
 8001c36:	370c      	adds	r7, #12
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 8001c40:	b480      	push	{r7}
 8001c42:	b083      	sub	sp, #12
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	2210      	movs	r2, #16
 8001c4c:	621a      	str	r2, [r3, #32]
}
 8001c4e:	bf00      	nop
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c5e:	bf00      	nop
 8001c60:	46bd      	mov	sp, r7
 8001c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c66:	4770      	bx	lr

08001c68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c6c:	e7fe      	b.n	8001c6c <HardFault_Handler+0x4>

08001c6e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c6e:	b480      	push	{r7}
 8001c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c72:	e7fe      	b.n	8001c72 <MemManage_Handler+0x4>

08001c74 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <BusFault_Handler+0x4>

08001c7a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c7e:	e7fe      	b.n	8001c7e <UsageFault_Handler+0x4>

08001c80 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr

08001c8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001caa:	b480      	push	{r7}
 8001cac:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */
  
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001cbc:	480c      	ldr	r0, [pc, #48]	; (8001cf0 <DMA1_Channel6_IRQHandler+0x38>)
 8001cbe:	f7ff ff33 	bl	8001b28 <LL_DMA_IsActiveFlag_TC6>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b01      	cmp	r3, #1
 8001cc6:	d105      	bne.n	8001cd4 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001cc8:	f000 fd70 	bl	80027ac <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001ccc:	4808      	ldr	r0, [pc, #32]	; (8001cf0 <DMA1_Channel6_IRQHandler+0x38>)
 8001cce:	f7ff ff67 	bl	8001ba0 <LL_DMA_ClearFlag_TC6>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
	{
		USART2_CheckDmaReception();
		LL_DMA_ClearFlag_HT6(DMA1);
	}
}
 8001cd2:	e00a      	b.n	8001cea <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001cd4:	4806      	ldr	r0, [pc, #24]	; (8001cf0 <DMA1_Channel6_IRQHandler+0x38>)
 8001cd6:	f7ff ff4f 	bl	8001b78 <LL_DMA_IsActiveFlag_HT6>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d104      	bne.n	8001cea <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 8001ce0:	f000 fd64 	bl	80027ac <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001ce4:	4802      	ldr	r0, [pc, #8]	; (8001cf0 <DMA1_Channel6_IRQHandler+0x38>)
 8001ce6:	f7ff ff77 	bl	8001bd8 <LL_DMA_ClearFlag_HT6>
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	40020000 	.word	0x40020000

08001cf4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001cf8:	480a      	ldr	r0, [pc, #40]	; (8001d24 <DMA1_Channel7_IRQHandler+0x30>)
 8001cfa:	f7ff ff29 	bl	8001b50 <LL_DMA_IsActiveFlag_TC7>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d10d      	bne.n	8001d20 <DMA1_Channel7_IRQHandler+0x2c>
	{
		LL_DMA_ClearFlag_TC7(DMA1);
 8001d04:	4807      	ldr	r0, [pc, #28]	; (8001d24 <DMA1_Channel7_IRQHandler+0x30>)
 8001d06:	f7ff ff59 	bl	8001bbc <LL_DMA_ClearFlag_TC7>

		while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001d0a:	bf00      	nop
 8001d0c:	4806      	ldr	r0, [pc, #24]	; (8001d28 <DMA1_Channel7_IRQHandler+0x34>)
 8001d0e:	f7ff ff84 	bl	8001c1a <LL_USART_IsActiveFlag_TC>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d0f9      	beq.n	8001d0c <DMA1_Channel7_IRQHandler+0x18>
		LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001d18:	2107      	movs	r1, #7
 8001d1a:	4802      	ldr	r0, [pc, #8]	; (8001d24 <DMA1_Channel7_IRQHandler+0x30>)
 8001d1c:	f7ff fee4 	bl	8001ae8 <LL_DMA_DisableChannel>
	}
}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}
 8001d24:	40020000 	.word	0x40020000
 8001d28:	40004400 	.word	0x40004400

08001d2c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 8001d30:	4806      	ldr	r0, [pc, #24]	; (8001d4c <USART2_IRQHandler+0x20>)
 8001d32:	f7ff ff5f 	bl	8001bf4 <LL_USART_IsActiveFlag_IDLE>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d004      	beq.n	8001d46 <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 8001d3c:	f000 fd36 	bl	80027ac <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001d40:	4802      	ldr	r0, [pc, #8]	; (8001d4c <USART2_IRQHandler+0x20>)
 8001d42:	f7ff ff7d 	bl	8001c40 <LL_USART_ClearFlag_IDLE>
	}
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	40004400 	.word	0x40004400

08001d50 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
	return 1;
 8001d54:	2301      	movs	r3, #1
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <_kill>:

int _kill(int pid, int sig)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b082      	sub	sp, #8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
 8001d68:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d6a:	f000 fe23 	bl	80029b4 <__errno>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2216      	movs	r2, #22
 8001d72:	601a      	str	r2, [r3, #0]
	return -1;
 8001d74:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <_exit>:

void _exit (int status)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d88:	f04f 31ff 	mov.w	r1, #4294967295
 8001d8c:	6878      	ldr	r0, [r7, #4]
 8001d8e:	f7ff ffe7 	bl	8001d60 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d92:	e7fe      	b.n	8001d92 <_exit+0x12>

08001d94 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	60f8      	str	r0, [r7, #12]
 8001d9c:	60b9      	str	r1, [r7, #8]
 8001d9e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da0:	2300      	movs	r3, #0
 8001da2:	617b      	str	r3, [r7, #20]
 8001da4:	e00a      	b.n	8001dbc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001da6:	f3af 8000 	nop.w
 8001daa:	4601      	mov	r1, r0
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	1c5a      	adds	r2, r3, #1
 8001db0:	60ba      	str	r2, [r7, #8]
 8001db2:	b2ca      	uxtb	r2, r1
 8001db4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3301      	adds	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	dbf0      	blt.n	8001da6 <_read+0x12>
	}

return len;
 8001dc4:	687b      	ldr	r3, [r7, #4]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dce:	b580      	push	{r7, lr}
 8001dd0:	b086      	sub	sp, #24
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dda:	2300      	movs	r3, #0
 8001ddc:	617b      	str	r3, [r7, #20]
 8001dde:	e009      	b.n	8001df4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001de0:	68bb      	ldr	r3, [r7, #8]
 8001de2:	1c5a      	adds	r2, r3, #1
 8001de4:	60ba      	str	r2, [r7, #8]
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dee:	697b      	ldr	r3, [r7, #20]
 8001df0:	3301      	adds	r3, #1
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	dbf1      	blt.n	8001de0 <_write+0x12>
	}
	return len;
 8001dfc:	687b      	ldr	r3, [r7, #4]
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	3718      	adds	r7, #24
 8001e02:	46bd      	mov	sp, r7
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <_close>:

int _close(int file)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
	return -1;
 8001e0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	370c      	adds	r7, #12
 8001e16:	46bd      	mov	sp, r7
 8001e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1c:	4770      	bx	lr

08001e1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	b083      	sub	sp, #12
 8001e22:	af00      	add	r7, sp, #0
 8001e24:	6078      	str	r0, [r7, #4]
 8001e26:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e2e:	605a      	str	r2, [r3, #4]
	return 0;
 8001e30:	2300      	movs	r3, #0
}
 8001e32:	4618      	mov	r0, r3
 8001e34:	370c      	adds	r7, #12
 8001e36:	46bd      	mov	sp, r7
 8001e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3c:	4770      	bx	lr

08001e3e <_isatty>:

int _isatty(int file)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	b083      	sub	sp, #12
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
	return 1;
 8001e46:	2301      	movs	r3, #1
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr

08001e54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e54:	b480      	push	{r7}
 8001e56:	b085      	sub	sp, #20
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	60f8      	str	r0, [r7, #12]
 8001e5c:	60b9      	str	r1, [r7, #8]
 8001e5e:	607a      	str	r2, [r7, #4]
	return 0;
 8001e60:	2300      	movs	r3, #0
}
 8001e62:	4618      	mov	r0, r3
 8001e64:	3714      	adds	r7, #20
 8001e66:	46bd      	mov	sp, r7
 8001e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6c:	4770      	bx	lr
	...

08001e70 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b084      	sub	sp, #16
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <_sbrk+0x50>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d102      	bne.n	8001e86 <_sbrk+0x16>
		heap_end = &end;
 8001e80:	4b0f      	ldr	r3, [pc, #60]	; (8001ec0 <_sbrk+0x50>)
 8001e82:	4a10      	ldr	r2, [pc, #64]	; (8001ec4 <_sbrk+0x54>)
 8001e84:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001e86:	4b0e      	ldr	r3, [pc, #56]	; (8001ec0 <_sbrk+0x50>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001e8c:	4b0c      	ldr	r3, [pc, #48]	; (8001ec0 <_sbrk+0x50>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4413      	add	r3, r2
 8001e94:	466a      	mov	r2, sp
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d907      	bls.n	8001eaa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001e9a:	f000 fd8b 	bl	80029b4 <__errno>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	220c      	movs	r2, #12
 8001ea2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001ea4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ea8:	e006      	b.n	8001eb8 <_sbrk+0x48>
	}

	heap_end += incr;
 8001eaa:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <_sbrk+0x50>)
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	4413      	add	r3, r2
 8001eb2:	4a03      	ldr	r2, [pc, #12]	; (8001ec0 <_sbrk+0x50>)
 8001eb4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}
 8001ec0:	200001f8 	.word	0x200001f8
 8001ec4:	20000320 	.word	0x20000320

08001ec8 <SystemInit>:
  *         Initialize the FPU setting, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ecc:	4b1f      	ldr	r3, [pc, #124]	; (8001f4c <SystemInit+0x84>)
 8001ece:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ed2:	4a1e      	ldr	r2, [pc, #120]	; (8001f4c <SystemInit+0x84>)
 8001ed4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ed8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001edc:	4b1c      	ldr	r3, [pc, #112]	; (8001f50 <SystemInit+0x88>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a1b      	ldr	r2, [pc, #108]	; (8001f50 <SystemInit+0x88>)
 8001ee2:	f043 0301 	orr.w	r3, r3, #1
 8001ee6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 8001ee8:	4b19      	ldr	r3, [pc, #100]	; (8001f50 <SystemInit+0x88>)
 8001eea:	685a      	ldr	r2, [r3, #4]
 8001eec:	4918      	ldr	r1, [pc, #96]	; (8001f50 <SystemInit+0x88>)
 8001eee:	4b19      	ldr	r3, [pc, #100]	; (8001f54 <SystemInit+0x8c>)
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001ef4:	4b16      	ldr	r3, [pc, #88]	; (8001f50 <SystemInit+0x88>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a15      	ldr	r2, [pc, #84]	; (8001f50 <SystemInit+0x88>)
 8001efa:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001efe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f02:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001f04:	4b12      	ldr	r3, [pc, #72]	; (8001f50 <SystemInit+0x88>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	4a11      	ldr	r2, [pc, #68]	; (8001f50 <SystemInit+0x88>)
 8001f0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f0e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001f10:	4b0f      	ldr	r3, [pc, #60]	; (8001f50 <SystemInit+0x88>)
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	4a0e      	ldr	r2, [pc, #56]	; (8001f50 <SystemInit+0x88>)
 8001f16:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001f1a:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;
 8001f1c:	4b0c      	ldr	r3, [pc, #48]	; (8001f50 <SystemInit+0x88>)
 8001f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f20:	4a0b      	ldr	r2, [pc, #44]	; (8001f50 <SystemInit+0x88>)
 8001f22:	f023 030f 	bic.w	r3, r3, #15
 8001f26:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 8001f28:	4b09      	ldr	r3, [pc, #36]	; (8001f50 <SystemInit+0x88>)
 8001f2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001f2c:	4908      	ldr	r1, [pc, #32]	; (8001f50 <SystemInit+0x88>)
 8001f2e:	4b0a      	ldr	r3, [pc, #40]	; (8001f58 <SystemInit+0x90>)
 8001f30:	4013      	ands	r3, r2
 8001f32:	630b      	str	r3, [r1, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8001f34:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <SystemInit+0x88>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	609a      	str	r2, [r3, #8]

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f3a:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <SystemInit+0x84>)
 8001f3c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001f40:	609a      	str	r2, [r3, #8]
#endif
}
 8001f42:	bf00      	nop
 8001f44:	46bd      	mov	sp, r7
 8001f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4a:	4770      	bx	lr
 8001f4c:	e000ed00 	.word	0xe000ed00
 8001f50:	40021000 	.word	0x40021000
 8001f54:	f87fc00c 	.word	0xf87fc00c
 8001f58:	ff00fccc 	.word	0xff00fccc

08001f5c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	b083      	sub	sp, #12
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	4603      	mov	r3, r0
 8001f64:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	f003 021f 	and.w	r2, r3, #31
 8001f6c:	4907      	ldr	r1, [pc, #28]	; (8001f8c <NVIC_EnableIRQ+0x30>)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	095b      	lsrs	r3, r3, #5
 8001f74:	2001      	movs	r0, #1
 8001f76:	fa00 f202 	lsl.w	r2, r0, r2
 8001f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001f7e:	bf00      	nop
 8001f80:	370c      	adds	r7, #12
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr
 8001f8a:	bf00      	nop
 8001f8c:	e000e100 	.word	0xe000e100

08001f90 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	6039      	str	r1, [r7, #0]
 8001f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	da0b      	bge.n	8001fbc <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	490c      	ldr	r1, [pc, #48]	; (8001fdc <NVIC_SetPriority+0x4c>)
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	f003 030f 	and.w	r3, r3, #15
 8001fb0:	3b04      	subs	r3, #4
 8001fb2:	0112      	lsls	r2, r2, #4
 8001fb4:	b2d2      	uxtb	r2, r2
 8001fb6:	440b      	add	r3, r1
 8001fb8:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fba:	e009      	b.n	8001fd0 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	b2da      	uxtb	r2, r3
 8001fc0:	4907      	ldr	r1, [pc, #28]	; (8001fe0 <NVIC_SetPriority+0x50>)
 8001fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fc6:	0112      	lsls	r2, r2, #4
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	440b      	add	r3, r1
 8001fcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	e000ed00 	.word	0xe000ed00
 8001fe0:	e000e100 	.word	0xe000e100

08001fe4 <LL_DMA_EnableChannel>:
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
 8001fec:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	4a0b      	ldr	r2, [pc, #44]	; (8002020 <LL_DMA_EnableChannel+0x3c>)
 8001ff4:	5cd3      	ldrb	r3, [r2, r3]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	683a      	ldr	r2, [r7, #0]
 8002000:	3a01      	subs	r2, #1
 8002002:	4907      	ldr	r1, [pc, #28]	; (8002020 <LL_DMA_EnableChannel+0x3c>)
 8002004:	5c8a      	ldrb	r2, [r1, r2]
 8002006:	4611      	mov	r1, r2
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	440a      	add	r2, r1
 800200c:	f043 0301 	orr.w	r3, r3, #1
 8002010:	6013      	str	r3, [r2, #0]
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	080057d8 	.word	0x080057d8

08002024 <LL_DMA_DisableChannel>:
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	3b01      	subs	r3, #1
 8002032:	4a0b      	ldr	r2, [pc, #44]	; (8002060 <LL_DMA_DisableChannel+0x3c>)
 8002034:	5cd3      	ldrb	r3, [r2, r3]
 8002036:	461a      	mov	r2, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	4413      	add	r3, r2
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	683a      	ldr	r2, [r7, #0]
 8002040:	3a01      	subs	r2, #1
 8002042:	4907      	ldr	r1, [pc, #28]	; (8002060 <LL_DMA_DisableChannel+0x3c>)
 8002044:	5c8a      	ldrb	r2, [r1, r2]
 8002046:	4611      	mov	r1, r2
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	440a      	add	r2, r1
 800204c:	f023 0301 	bic.w	r3, r3, #1
 8002050:	6013      	str	r3, [r2, #0]
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr
 800205e:	bf00      	nop
 8002060:	080057d8 	.word	0x080057d8

08002064 <LL_DMA_SetDataTransferDirection>:
{
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	60f8      	str	r0, [r7, #12]
 800206c:	60b9      	str	r1, [r7, #8]
 800206e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8002070:	68bb      	ldr	r3, [r7, #8]
 8002072:	3b01      	subs	r3, #1
 8002074:	4a0d      	ldr	r2, [pc, #52]	; (80020ac <LL_DMA_SetDataTransferDirection+0x48>)
 8002076:	5cd3      	ldrb	r3, [r2, r3]
 8002078:	461a      	mov	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	4413      	add	r3, r2
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002084:	f023 0310 	bic.w	r3, r3, #16
 8002088:	68ba      	ldr	r2, [r7, #8]
 800208a:	3a01      	subs	r2, #1
 800208c:	4907      	ldr	r1, [pc, #28]	; (80020ac <LL_DMA_SetDataTransferDirection+0x48>)
 800208e:	5c8a      	ldrb	r2, [r1, r2]
 8002090:	4611      	mov	r1, r2
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	440a      	add	r2, r1
 8002096:	4611      	mov	r1, r2
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	4313      	orrs	r3, r2
 800209c:	600b      	str	r3, [r1, #0]
}
 800209e:	bf00      	nop
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	080057d8 	.word	0x080057d8

080020b0 <LL_DMA_GetDataTransferDirection>:
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
 80020b8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	3b01      	subs	r3, #1
 80020be:	4a07      	ldr	r2, [pc, #28]	; (80020dc <LL_DMA_GetDataTransferDirection+0x2c>)
 80020c0:	5cd3      	ldrb	r3, [r2, r3]
 80020c2:	461a      	mov	r2, r3
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	4413      	add	r3, r2
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	f244 0310 	movw	r3, #16400	; 0x4010
 80020ce:	4013      	ands	r3, r2
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	080057d8 	.word	0x080057d8

080020e0 <LL_DMA_SetMode>:
{
 80020e0:	b480      	push	{r7}
 80020e2:	b085      	sub	sp, #20
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	60f8      	str	r0, [r7, #12]
 80020e8:	60b9      	str	r1, [r7, #8]
 80020ea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	3b01      	subs	r3, #1
 80020f0:	4a0c      	ldr	r2, [pc, #48]	; (8002124 <LL_DMA_SetMode+0x44>)
 80020f2:	5cd3      	ldrb	r3, [r2, r3]
 80020f4:	461a      	mov	r2, r3
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	4413      	add	r3, r2
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f023 0220 	bic.w	r2, r3, #32
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	3b01      	subs	r3, #1
 8002104:	4907      	ldr	r1, [pc, #28]	; (8002124 <LL_DMA_SetMode+0x44>)
 8002106:	5ccb      	ldrb	r3, [r1, r3]
 8002108:	4619      	mov	r1, r3
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	440b      	add	r3, r1
 800210e:	4619      	mov	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4313      	orrs	r3, r2
 8002114:	600b      	str	r3, [r1, #0]
}
 8002116:	bf00      	nop
 8002118:	3714      	adds	r7, #20
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
 8002122:	bf00      	nop
 8002124:	080057d8 	.word	0x080057d8

08002128 <LL_DMA_SetPeriphIncMode>:
{
 8002128:	b480      	push	{r7}
 800212a:	b085      	sub	sp, #20
 800212c:	af00      	add	r7, sp, #0
 800212e:	60f8      	str	r0, [r7, #12]
 8002130:	60b9      	str	r1, [r7, #8]
 8002132:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8002134:	68bb      	ldr	r3, [r7, #8]
 8002136:	3b01      	subs	r3, #1
 8002138:	4a0c      	ldr	r2, [pc, #48]	; (800216c <LL_DMA_SetPeriphIncMode+0x44>)
 800213a:	5cd3      	ldrb	r3, [r2, r3]
 800213c:	461a      	mov	r2, r3
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	4413      	add	r3, r2
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	3b01      	subs	r3, #1
 800214c:	4907      	ldr	r1, [pc, #28]	; (800216c <LL_DMA_SetPeriphIncMode+0x44>)
 800214e:	5ccb      	ldrb	r3, [r1, r3]
 8002150:	4619      	mov	r1, r3
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	440b      	add	r3, r1
 8002156:	4619      	mov	r1, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	4313      	orrs	r3, r2
 800215c:	600b      	str	r3, [r1, #0]
}
 800215e:	bf00      	nop
 8002160:	3714      	adds	r7, #20
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	080057d8 	.word	0x080057d8

08002170 <LL_DMA_SetMemoryIncMode>:
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	3b01      	subs	r3, #1
 8002180:	4a0c      	ldr	r2, [pc, #48]	; (80021b4 <LL_DMA_SetMemoryIncMode+0x44>)
 8002182:	5cd3      	ldrb	r3, [r2, r3]
 8002184:	461a      	mov	r2, r3
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	4413      	add	r3, r2
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002190:	68bb      	ldr	r3, [r7, #8]
 8002192:	3b01      	subs	r3, #1
 8002194:	4907      	ldr	r1, [pc, #28]	; (80021b4 <LL_DMA_SetMemoryIncMode+0x44>)
 8002196:	5ccb      	ldrb	r3, [r1, r3]
 8002198:	4619      	mov	r1, r3
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	440b      	add	r3, r1
 800219e:	4619      	mov	r1, r3
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4313      	orrs	r3, r2
 80021a4:	600b      	str	r3, [r1, #0]
}
 80021a6:	bf00      	nop
 80021a8:	3714      	adds	r7, #20
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	080057d8 	.word	0x080057d8

080021b8 <LL_DMA_SetPeriphSize>:
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	3b01      	subs	r3, #1
 80021c8:	4a0c      	ldr	r2, [pc, #48]	; (80021fc <LL_DMA_SetPeriphSize+0x44>)
 80021ca:	5cd3      	ldrb	r3, [r2, r3]
 80021cc:	461a      	mov	r2, r3
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	4413      	add	r3, r2
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	3b01      	subs	r3, #1
 80021dc:	4907      	ldr	r1, [pc, #28]	; (80021fc <LL_DMA_SetPeriphSize+0x44>)
 80021de:	5ccb      	ldrb	r3, [r1, r3]
 80021e0:	4619      	mov	r1, r3
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	440b      	add	r3, r1
 80021e6:	4619      	mov	r1, r3
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	600b      	str	r3, [r1, #0]
}
 80021ee:	bf00      	nop
 80021f0:	3714      	adds	r7, #20
 80021f2:	46bd      	mov	sp, r7
 80021f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	080057d8 	.word	0x080057d8

08002200 <LL_DMA_SetMemorySize>:
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	60f8      	str	r0, [r7, #12]
 8002208:	60b9      	str	r1, [r7, #8]
 800220a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 800220c:	68bb      	ldr	r3, [r7, #8]
 800220e:	3b01      	subs	r3, #1
 8002210:	4a0c      	ldr	r2, [pc, #48]	; (8002244 <LL_DMA_SetMemorySize+0x44>)
 8002212:	5cd3      	ldrb	r3, [r2, r3]
 8002214:	461a      	mov	r2, r3
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	4413      	add	r3, r2
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002220:	68bb      	ldr	r3, [r7, #8]
 8002222:	3b01      	subs	r3, #1
 8002224:	4907      	ldr	r1, [pc, #28]	; (8002244 <LL_DMA_SetMemorySize+0x44>)
 8002226:	5ccb      	ldrb	r3, [r1, r3]
 8002228:	4619      	mov	r1, r3
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	440b      	add	r3, r1
 800222e:	4619      	mov	r1, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4313      	orrs	r3, r2
 8002234:	600b      	str	r3, [r1, #0]
}
 8002236:	bf00      	nop
 8002238:	3714      	adds	r7, #20
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	080057d8 	.word	0x080057d8

08002248 <LL_DMA_SetChannelPriorityLevel>:
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	3b01      	subs	r3, #1
 8002258:	4a0c      	ldr	r2, [pc, #48]	; (800228c <LL_DMA_SetChannelPriorityLevel+0x44>)
 800225a:	5cd3      	ldrb	r3, [r2, r3]
 800225c:	461a      	mov	r2, r3
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	4413      	add	r3, r2
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	3b01      	subs	r3, #1
 800226c:	4907      	ldr	r1, [pc, #28]	; (800228c <LL_DMA_SetChannelPriorityLevel+0x44>)
 800226e:	5ccb      	ldrb	r3, [r1, r3]
 8002270:	4619      	mov	r1, r3
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	440b      	add	r3, r1
 8002276:	4619      	mov	r1, r3
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	4313      	orrs	r3, r2
 800227c:	600b      	str	r3, [r1, #0]
}
 800227e:	bf00      	nop
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002288:	4770      	bx	lr
 800228a:	bf00      	nop
 800228c:	080057d8 	.word	0x080057d8

08002290 <LL_DMA_SetDataLength>:
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	3b01      	subs	r3, #1
 80022a0:	4a0c      	ldr	r2, [pc, #48]	; (80022d4 <LL_DMA_SetDataLength+0x44>)
 80022a2:	5cd3      	ldrb	r3, [r2, r3]
 80022a4:	461a      	mov	r2, r3
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	4413      	add	r3, r2
 80022aa:	685b      	ldr	r3, [r3, #4]
 80022ac:	0c1b      	lsrs	r3, r3, #16
 80022ae:	041b      	lsls	r3, r3, #16
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	3a01      	subs	r2, #1
 80022b4:	4907      	ldr	r1, [pc, #28]	; (80022d4 <LL_DMA_SetDataLength+0x44>)
 80022b6:	5c8a      	ldrb	r2, [r1, r2]
 80022b8:	4611      	mov	r1, r2
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	440a      	add	r2, r1
 80022be:	4611      	mov	r1, r2
 80022c0:	687a      	ldr	r2, [r7, #4]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	604b      	str	r3, [r1, #4]
}
 80022c6:	bf00      	nop
 80022c8:	3714      	adds	r7, #20
 80022ca:	46bd      	mov	sp, r7
 80022cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d0:	4770      	bx	lr
 80022d2:	bf00      	nop
 80022d4:	080057d8 	.word	0x080057d8

080022d8 <LL_DMA_GetDataLength>:
{
 80022d8:	b480      	push	{r7}
 80022da:	b083      	sub	sp, #12
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	3b01      	subs	r3, #1
 80022e6:	4a06      	ldr	r2, [pc, #24]	; (8002300 <LL_DMA_GetDataLength+0x28>)
 80022e8:	5cd3      	ldrb	r3, [r2, r3]
 80022ea:	461a      	mov	r2, r3
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4413      	add	r3, r2
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	b29b      	uxth	r3, r3
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr
 8002300:	080057d8 	.word	0x080057d8

08002304 <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 8002304:	b480      	push	{r7}
 8002306:	b085      	sub	sp, #20
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
 8002310:	603b      	str	r3, [r7, #0]
  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	2b10      	cmp	r3, #16
 8002316:	d114      	bne.n	8002342 <LL_DMA_ConfigAddresses+0x3e>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	3b01      	subs	r3, #1
 800231c:	4a16      	ldr	r2, [pc, #88]	; (8002378 <LL_DMA_ConfigAddresses+0x74>)
 800231e:	5cd3      	ldrb	r3, [r2, r3]
 8002320:	461a      	mov	r2, r3
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	4413      	add	r3, r2
 8002326:	461a      	mov	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	3b01      	subs	r3, #1
 8002330:	4a11      	ldr	r2, [pc, #68]	; (8002378 <LL_DMA_ConfigAddresses+0x74>)
 8002332:	5cd3      	ldrb	r3, [r2, r3]
 8002334:	461a      	mov	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	4413      	add	r3, r2
 800233a:	461a      	mov	r2, r3
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
  }
}
 8002340:	e013      	b.n	800236a <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	3b01      	subs	r3, #1
 8002346:	4a0c      	ldr	r2, [pc, #48]	; (8002378 <LL_DMA_ConfigAddresses+0x74>)
 8002348:	5cd3      	ldrb	r3, [r2, r3]
 800234a:	461a      	mov	r2, r3
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4413      	add	r3, r2
 8002350:	461a      	mov	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	3b01      	subs	r3, #1
 800235a:	4a07      	ldr	r2, [pc, #28]	; (8002378 <LL_DMA_ConfigAddresses+0x74>)
 800235c:	5cd3      	ldrb	r3, [r2, r3]
 800235e:	461a      	mov	r2, r3
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	4413      	add	r3, r2
 8002364:	461a      	mov	r2, r3
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	60d3      	str	r3, [r2, #12]
}
 800236a:	bf00      	nop
 800236c:	3714      	adds	r7, #20
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	080057d8 	.word	0x080057d8

0800237c <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 800237c:	b480      	push	{r7}
 800237e:	b085      	sub	sp, #20
 8002380:	af00      	add	r7, sp, #0
 8002382:	60f8      	str	r0, [r7, #12]
 8002384:	60b9      	str	r1, [r7, #8]
 8002386:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	3b01      	subs	r3, #1
 800238c:	4a06      	ldr	r2, [pc, #24]	; (80023a8 <LL_DMA_SetMemoryAddress+0x2c>)
 800238e:	5cd3      	ldrb	r3, [r2, r3]
 8002390:	461a      	mov	r2, r3
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	4413      	add	r3, r2
 8002396:	461a      	mov	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	60d3      	str	r3, [r2, #12]
}
 800239c:	bf00      	nop
 800239e:	3714      	adds	r7, #20
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr
 80023a8:	080057d8 	.word	0x080057d8

080023ac <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b085      	sub	sp, #20
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	60f8      	str	r0, [r7, #12]
 80023b4:	60b9      	str	r1, [r7, #8]
 80023b6:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	3b01      	subs	r3, #1
 80023bc:	4a06      	ldr	r2, [pc, #24]	; (80023d8 <LL_DMA_SetPeriphAddress+0x2c>)
 80023be:	5cd3      	ldrb	r3, [r2, r3]
 80023c0:	461a      	mov	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	4413      	add	r3, r2
 80023c6:	461a      	mov	r2, r3
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6093      	str	r3, [r2, #8]
}
 80023cc:	bf00      	nop
 80023ce:	3714      	adds	r7, #20
 80023d0:	46bd      	mov	sp, r7
 80023d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d6:	4770      	bx	lr
 80023d8:	080057d8 	.word	0x080057d8

080023dc <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	3b01      	subs	r3, #1
 80023ea:	4a0b      	ldr	r2, [pc, #44]	; (8002418 <LL_DMA_EnableIT_TC+0x3c>)
 80023ec:	5cd3      	ldrb	r3, [r2, r3]
 80023ee:	461a      	mov	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	4413      	add	r3, r2
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	683a      	ldr	r2, [r7, #0]
 80023f8:	3a01      	subs	r2, #1
 80023fa:	4907      	ldr	r1, [pc, #28]	; (8002418 <LL_DMA_EnableIT_TC+0x3c>)
 80023fc:	5c8a      	ldrb	r2, [r1, r2]
 80023fe:	4611      	mov	r1, r2
 8002400:	687a      	ldr	r2, [r7, #4]
 8002402:	440a      	add	r2, r1
 8002404:	f043 0302 	orr.w	r3, r3, #2
 8002408:	6013      	str	r3, [r2, #0]
}
 800240a:	bf00      	nop
 800240c:	370c      	adds	r7, #12
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	080057d8 	.word	0x080057d8

0800241c <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800241c:	b480      	push	{r7}
 800241e:	b083      	sub	sp, #12
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]
 8002424:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	3b01      	subs	r3, #1
 800242a:	4a0b      	ldr	r2, [pc, #44]	; (8002458 <LL_DMA_EnableIT_TE+0x3c>)
 800242c:	5cd3      	ldrb	r3, [r2, r3]
 800242e:	461a      	mov	r2, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	4413      	add	r3, r2
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	683a      	ldr	r2, [r7, #0]
 8002438:	3a01      	subs	r2, #1
 800243a:	4907      	ldr	r1, [pc, #28]	; (8002458 <LL_DMA_EnableIT_TE+0x3c>)
 800243c:	5c8a      	ldrb	r2, [r1, r2]
 800243e:	4611      	mov	r1, r2
 8002440:	687a      	ldr	r2, [r7, #4]
 8002442:	440a      	add	r2, r1
 8002444:	f043 0308 	orr.w	r3, r3, #8
 8002448:	6013      	str	r3, [r2, #0]
}
 800244a:	bf00      	nop
 800244c:	370c      	adds	r7, #12
 800244e:	46bd      	mov	sp, r7
 8002450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002454:	4770      	bx	lr
 8002456:	bf00      	nop
 8002458:	080057d8 	.word	0x080057d8

0800245c <LL_AHB1_GRP1_EnableClock>:
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8002464:	4b08      	ldr	r3, [pc, #32]	; (8002488 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002466:	695a      	ldr	r2, [r3, #20]
 8002468:	4907      	ldr	r1, [pc, #28]	; (8002488 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4313      	orrs	r3, r2
 800246e:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8002472:	695a      	ldr	r2, [r3, #20]
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	4013      	ands	r3, r2
 8002478:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800247a:	68fb      	ldr	r3, [r7, #12]
}
 800247c:	bf00      	nop
 800247e:	3714      	adds	r7, #20
 8002480:	46bd      	mov	sp, r7
 8002482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002486:	4770      	bx	lr
 8002488:	40021000 	.word	0x40021000

0800248c <LL_APB1_GRP1_EnableClock>:
{
 800248c:	b480      	push	{r7}
 800248e:	b085      	sub	sp, #20
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8002494:	4b08      	ldr	r3, [pc, #32]	; (80024b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 8002496:	69da      	ldr	r2, [r3, #28]
 8002498:	4907      	ldr	r1, [pc, #28]	; (80024b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	4313      	orrs	r3, r2
 800249e:	61cb      	str	r3, [r1, #28]
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80024a0:	4b05      	ldr	r3, [pc, #20]	; (80024b8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80024a2:	69da      	ldr	r2, [r3, #28]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4013      	ands	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024aa:	68fb      	ldr	r3, [r7, #12]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr
 80024b8:	40021000 	.word	0x40021000

080024bc <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f043 0201 	orr.w	r2, r3, #1
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	601a      	str	r2, [r3, #0]
}
 80024d0:	bf00      	nop
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	685b      	ldr	r3, [r3, #4]
 80024e8:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	689b      	ldr	r3, [r3, #8]
 80024f4:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	609a      	str	r2, [r3, #8]
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	609a      	str	r2, [r3, #8]
}
 800251c:	bf00      	nop
 800251e:	370c      	adds	r7, #12
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	689b      	ldr	r3, [r3, #8]
 8002534:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	609a      	str	r2, [r3, #8]
}
 800253c:	bf00      	nop
 800253e:	370c      	adds	r7, #12
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr

08002548 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	609a      	str	r2, [r3, #8]
}
 800255c:	bf00      	nop
 800255e:	370c      	adds	r7, #12
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr

08002568 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 8002568:	b490      	push	{r4, r7}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr = 0U;
 8002572:	2400      	movs	r4, #0

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d103      	bne.n	8002582 <LL_USART_DMA_GetRegAddr+0x1a>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3328      	adds	r3, #40	; 0x28
 800257e:	461c      	mov	r4, r3
 8002580:	e002      	b.n	8002588 <LL_USART_DMA_GetRegAddr+0x20>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	3324      	adds	r3, #36	; 0x24
 8002586:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 8002588:	4623      	mov	r3, r4
}
 800258a:	4618      	mov	r0, r3
 800258c:	3708      	adds	r7, #8
 800258e:	46bd      	mov	sp, r7
 8002590:	bc90      	pop	{r4, r7}
 8002592:	4770      	bx	lr

08002594 <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(uint8_t *data, uint8_t length) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 8002594:	b480      	push	{r7}
 8002596:	b083      	sub	sp, #12
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d002      	beq.n	80025a8 <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	4a03      	ldr	r2, [pc, #12]	; (80025b4 <USART2_RegisterCallback+0x20>)
 80025a6:	6013      	str	r3, [r2, #0]
	}
}
 80025a8:	bf00      	nop
 80025aa:	370c      	adds	r7, #12
 80025ac:	46bd      	mov	sp, r7
 80025ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b2:	4770      	bx	lr
 80025b4:	200001fc 	.word	0x200001fc

080025b8 <MX_USART2_UART_Init>:
	// type global variables here


/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 80025b8:	b5b0      	push	{r4, r5, r7, lr}
 80025ba:	b090      	sub	sp, #64	; 0x40
 80025bc:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 80025be:	f107 031c 	add.w	r3, r7, #28
 80025c2:	2200      	movs	r2, #0
 80025c4:	601a      	str	r2, [r3, #0]
 80025c6:	605a      	str	r2, [r3, #4]
 80025c8:	609a      	str	r2, [r3, #8]
 80025ca:	60da      	str	r2, [r3, #12]
 80025cc:	611a      	str	r2, [r3, #16]
 80025ce:	615a      	str	r2, [r3, #20]
 80025d0:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d2:	1d3b      	adds	r3, r7, #4
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]
 80025e0:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80025e2:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80025e6:	f7ff ff51 	bl	800248c <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80025ea:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 80025ee:	f7ff ff35 	bl	800245c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 80025f2:	f248 0304 	movw	r3, #32772	; 0x8004
 80025f6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80025f8:	2302      	movs	r3, #2
 80025fa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80025fc:	2303      	movs	r3, #3
 80025fe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002600:	2300      	movs	r3, #0
 8002602:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8002604:	2300      	movs	r3, #0
 8002606:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8002608:	2307      	movs	r3, #7
 800260a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260c:	1d3b      	adds	r3, r7, #4
 800260e:	4619      	mov	r1, r3
 8002610:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002614:	f7fe fbc3 	bl	8000d9e <LL_GPIO_Init>
   */
  
  /* USART2_RX Init */

  	  // type DMA USART Rx configuration here
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8002618:	2200      	movs	r2, #0
 800261a:	2106      	movs	r1, #6
 800261c:	4850      	ldr	r0, [pc, #320]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 800261e:	f7ff fd21 	bl	8002064 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 8002622:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002626:	2106      	movs	r1, #6
 8002628:	484d      	ldr	r0, [pc, #308]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 800262a:	f7ff fe0d 	bl	8002248 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 800262e:	2200      	movs	r2, #0
 8002630:	2106      	movs	r1, #6
 8002632:	484b      	ldr	r0, [pc, #300]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 8002634:	f7ff fd54 	bl	80020e0 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8002638:	2200      	movs	r2, #0
 800263a:	2106      	movs	r1, #6
 800263c:	4848      	ldr	r0, [pc, #288]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 800263e:	f7ff fd73 	bl	8002128 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8002642:	2280      	movs	r2, #128	; 0x80
 8002644:	2106      	movs	r1, #6
 8002646:	4846      	ldr	r0, [pc, #280]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 8002648:	f7ff fd92 	bl	8002170 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800264c:	2200      	movs	r2, #0
 800264e:	2106      	movs	r1, #6
 8002650:	4843      	ldr	r0, [pc, #268]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 8002652:	f7ff fdb1 	bl	80021b8 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8002656:	2200      	movs	r2, #0
 8002658:	2106      	movs	r1, #6
 800265a:	4841      	ldr	r0, [pc, #260]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 800265c:	f7ff fdd0 	bl	8002200 <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002660:	2101      	movs	r1, #1
 8002662:	4840      	ldr	r0, [pc, #256]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 8002664:	f7ff ff80 	bl	8002568 <LL_USART_DMA_GetRegAddr>
 8002668:	4604      	mov	r4, r0
 800266a:	4d3f      	ldr	r5, [pc, #252]	; (8002768 <MX_USART2_UART_Init+0x1b0>)
 800266c:	2106      	movs	r1, #6
 800266e:	483c      	ldr	r0, [pc, #240]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 8002670:	f7ff fd1e 	bl	80020b0 <LL_DMA_GetDataTransferDirection>
 8002674:	4603      	mov	r3, r0
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	462b      	mov	r3, r5
 800267a:	4622      	mov	r2, r4
 800267c:	2106      	movs	r1, #6
 800267e:	4838      	ldr	r0, [pc, #224]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 8002680:	f7ff fe40 	bl	8002304 <LL_DMA_ConfigAddresses>
		  LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
		  (uint32_t)bufferUSART2dma,
		  LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002684:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002688:	2106      	movs	r1, #6
 800268a:	4835      	ldr	r0, [pc, #212]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 800268c:	f7ff fe00 	bl	8002290 <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002690:	2106      	movs	r1, #6
 8002692:	4833      	ldr	r0, [pc, #204]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 8002694:	f7ff fca6 	bl	8001fe4 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 8002698:	4832      	ldr	r0, [pc, #200]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 800269a:	f7ff ff45 	bl	8002528 <LL_USART_EnableDMAReq_RX>


  /* USART2_TX Init */

	  // type DMA USART Tx configuration here
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800269e:	2210      	movs	r2, #16
 80026a0:	2107      	movs	r1, #7
 80026a2:	482f      	ldr	r0, [pc, #188]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 80026a4:	f7ff fcde 	bl	8002064 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 80026a8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026ac:	2107      	movs	r1, #7
 80026ae:	482c      	ldr	r0, [pc, #176]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 80026b0:	f7ff fdca 	bl	8002248 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 80026b4:	2200      	movs	r2, #0
 80026b6:	2107      	movs	r1, #7
 80026b8:	4829      	ldr	r0, [pc, #164]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 80026ba:	f7ff fd11 	bl	80020e0 <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 80026be:	2200      	movs	r2, #0
 80026c0:	2107      	movs	r1, #7
 80026c2:	4827      	ldr	r0, [pc, #156]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 80026c4:	f7ff fd30 	bl	8002128 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 80026c8:	2280      	movs	r2, #128	; 0x80
 80026ca:	2107      	movs	r1, #7
 80026cc:	4824      	ldr	r0, [pc, #144]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 80026ce:	f7ff fd4f 	bl	8002170 <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 80026d2:	2200      	movs	r2, #0
 80026d4:	2107      	movs	r1, #7
 80026d6:	4822      	ldr	r0, [pc, #136]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 80026d8:	f7ff fd6e 	bl	80021b8 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 80026dc:	2200      	movs	r2, #0
 80026de:	2107      	movs	r1, #7
 80026e0:	481f      	ldr	r0, [pc, #124]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 80026e2:	f7ff fd8d 	bl	8002200 <LL_DMA_SetMemorySize>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 80026e6:	2100      	movs	r1, #0
 80026e8:	481e      	ldr	r0, [pc, #120]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 80026ea:	f7ff ff3d 	bl	8002568 <LL_USART_DMA_GetRegAddr>
 80026ee:	4603      	mov	r3, r0
 80026f0:	461a      	mov	r2, r3
 80026f2:	2107      	movs	r1, #7
 80026f4:	481a      	ldr	r0, [pc, #104]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 80026f6:	f7ff fe59 	bl	80023ac <LL_DMA_SetPeriphAddress>
  LL_USART_EnableDMAReq_TX(USART2);
 80026fa:	481a      	ldr	r0, [pc, #104]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 80026fc:	f7ff ff24 	bl	8002548 <LL_USART_EnableDMAReq_TX>

  LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 8002700:	2107      	movs	r1, #7
 8002702:	4817      	ldr	r0, [pc, #92]	; (8002760 <MX_USART2_UART_Init+0x1a8>)
 8002704:	f7ff fe8a 	bl	800241c <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8002708:	2100      	movs	r1, #0
 800270a:	2026      	movs	r0, #38	; 0x26
 800270c:	f7ff fc40 	bl	8001f90 <NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8002710:	2026      	movs	r0, #38	; 0x26
 8002712:	f7ff fc23 	bl	8001f5c <NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8002716:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800271a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800271c:	2300      	movs	r3, #0
 800271e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002720:	2300      	movs	r3, #0
 8002722:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002724:	2300      	movs	r3, #0
 8002726:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8002728:	230c      	movs	r3, #12
 800272a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800272c:	2300      	movs	r3, #0
 800272e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002730:	2300      	movs	r3, #0
 8002732:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8002734:	f107 031c 	add.w	r3, r7, #28
 8002738:	4619      	mov	r1, r3
 800273a:	480a      	ldr	r0, [pc, #40]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 800273c:	f7fe fdbe 	bl	80012bc <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8002740:	4808      	ldr	r0, [pc, #32]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 8002742:	f7ff fecb 	bl	80024dc <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 8002746:	4807      	ldr	r0, [pc, #28]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 8002748:	f7ff fede 	bl	8002508 <LL_USART_DisableIT_CTS>

  	  //type your code here:
  #if !POLLING
  LL_USART_EnableIT_IDLE(USART2);
  #endif
  LL_USART_ConfigAsyncMode(USART2);
 800274c:	4805      	ldr	r0, [pc, #20]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 800274e:	f7ff fec5 	bl	80024dc <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8002752:	4804      	ldr	r0, [pc, #16]	; (8002764 <MX_USART2_UART_Init+0x1ac>)
 8002754:	f7ff feb2 	bl	80024bc <LL_USART_Enable>
}
 8002758:	bf00      	nop
 800275a:	3738      	adds	r7, #56	; 0x38
 800275c:	46bd      	mov	sp, r7
 800275e:	bdb0      	pop	{r4, r5, r7, pc}
 8002760:	40020000 	.word	0x40020000
 8002764:	40004400 	.word	0x40004400
 8002768:	2000020c 	.word	0x2000020c

0800276c <USART2_PutBuffer>:



// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
 8002774:	460b      	mov	r3, r1
 8002776:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	461a      	mov	r2, r3
 800277c:	2107      	movs	r1, #7
 800277e:	480a      	ldr	r0, [pc, #40]	; (80027a8 <USART2_PutBuffer+0x3c>)
 8002780:	f7ff fdfc 	bl	800237c <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 8002784:	78fb      	ldrb	r3, [r7, #3]
 8002786:	461a      	mov	r2, r3
 8002788:	2107      	movs	r1, #7
 800278a:	4807      	ldr	r0, [pc, #28]	; (80027a8 <USART2_PutBuffer+0x3c>)
 800278c:	f7ff fd80 	bl	8002290 <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 8002790:	2107      	movs	r1, #7
 8002792:	4805      	ldr	r0, [pc, #20]	; (80027a8 <USART2_PutBuffer+0x3c>)
 8002794:	f7ff fe22 	bl	80023dc <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 8002798:	2107      	movs	r1, #7
 800279a:	4803      	ldr	r0, [pc, #12]	; (80027a8 <USART2_PutBuffer+0x3c>)
 800279c:	f7ff fc22 	bl	8001fe4 <LL_DMA_EnableChannel>
}
 80027a0:	bf00      	nop
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	40020000 	.word	0x40020000

080027ac <USART2_CheckDmaReception>:
 *	Forwards data to callback function.
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */
void USART2_CheckDmaReception(void)
{
 80027ac:	b5b0      	push	{r4, r5, r7, lr}
 80027ae:	b084      	sub	sp, #16
 80027b0:	af02      	add	r7, sp, #8
	//type your implementation here
	if(USART2_ProcessData == 0) return;
 80027b2:	4b66      	ldr	r3, [pc, #408]	; (800294c <USART2_CheckDmaReception+0x1a0>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	f000 80c3 	beq.w	8002942 <USART2_CheckDmaReception+0x196>

	static uint16_t old_pos = 0;
	uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 80027bc:	2106      	movs	r1, #6
 80027be:	4864      	ldr	r0, [pc, #400]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 80027c0:	f7ff fd8a 	bl	80022d8 <LL_DMA_GetDataLength>
 80027c4:	4603      	mov	r3, r0
 80027c6:	b29b      	uxth	r3, r3
 80027c8:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 80027cc:	80fb      	strh	r3, [r7, #6]

	if (pos != old_pos)
 80027ce:	4b61      	ldr	r3, [pc, #388]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80027d0:	881b      	ldrh	r3, [r3, #0]
 80027d2:	88fa      	ldrh	r2, [r7, #6]
 80027d4:	429a      	cmp	r2, r3
 80027d6:	d052      	beq.n	800287e <USART2_CheckDmaReception+0xd2>
	{

		if (pos > old_pos)
 80027d8:	4b5e      	ldr	r3, [pc, #376]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80027da:	881b      	ldrh	r3, [r3, #0]
 80027dc:	88fa      	ldrh	r2, [r7, #6]
 80027de:	429a      	cmp	r2, r3
 80027e0:	d910      	bls.n	8002804 <USART2_CheckDmaReception+0x58>
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 80027e2:	4b5a      	ldr	r3, [pc, #360]	; (800294c <USART2_CheckDmaReception+0x1a0>)
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	4a5b      	ldr	r2, [pc, #364]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80027e8:	8812      	ldrh	r2, [r2, #0]
 80027ea:	4611      	mov	r1, r2
 80027ec:	4a5a      	ldr	r2, [pc, #360]	; (8002958 <USART2_CheckDmaReception+0x1ac>)
 80027ee:	1888      	adds	r0, r1, r2
 80027f0:	88fa      	ldrh	r2, [r7, #6]
 80027f2:	b2d1      	uxtb	r1, r2
 80027f4:	4a57      	ldr	r2, [pc, #348]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80027f6:	8812      	ldrh	r2, [r2, #0]
 80027f8:	b2d2      	uxtb	r2, r2
 80027fa:	1a8a      	subs	r2, r1, r2
 80027fc:	b2d2      	uxtb	r2, r2
 80027fe:	4611      	mov	r1, r2
 8002800:	4798      	blx	r3
 8002802:	e017      	b.n	8002834 <USART2_CheckDmaReception+0x88>
		}
		else
		{
			USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 8002804:	4b51      	ldr	r3, [pc, #324]	; (800294c <USART2_CheckDmaReception+0x1a0>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a52      	ldr	r2, [pc, #328]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 800280a:	8812      	ldrh	r2, [r2, #0]
 800280c:	4611      	mov	r1, r2
 800280e:	4a52      	ldr	r2, [pc, #328]	; (8002958 <USART2_CheckDmaReception+0x1ac>)
 8002810:	440a      	add	r2, r1
 8002812:	4950      	ldr	r1, [pc, #320]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 8002814:	8809      	ldrh	r1, [r1, #0]
 8002816:	b2c9      	uxtb	r1, r1
 8002818:	4249      	negs	r1, r1
 800281a:	b2c9      	uxtb	r1, r1
 800281c:	4610      	mov	r0, r2
 800281e:	4798      	blx	r3

			if (pos > 0)
 8002820:	88fb      	ldrh	r3, [r7, #6]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d006      	beq.n	8002834 <USART2_CheckDmaReception+0x88>
			{
				USART2_ProcessData(&bufferUSART2dma[0], pos);
 8002826:	4b49      	ldr	r3, [pc, #292]	; (800294c <USART2_CheckDmaReception+0x1a0>)
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	88fa      	ldrh	r2, [r7, #6]
 800282c:	b2d2      	uxtb	r2, r2
 800282e:	4611      	mov	r1, r2
 8002830:	4849      	ldr	r0, [pc, #292]	; (8002958 <USART2_CheckDmaReception+0x1ac>)
 8002832:	4798      	blx	r3
			}
		}

		if (pos >= (DMA_USART2_BUFFER_SIZE - 20)){
 8002834:	88fb      	ldrh	r3, [r7, #6]
 8002836:	2beb      	cmp	r3, #235	; 0xeb
 8002838:	d921      	bls.n	800287e <USART2_CheckDmaReception+0xd2>
			LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 800283a:	2106      	movs	r1, #6
 800283c:	4844      	ldr	r0, [pc, #272]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 800283e:	f7ff fbf1 	bl	8002024 <LL_DMA_DisableChannel>
			 LL_DMA_ConfigAddresses(	DMA1, LL_DMA_CHANNEL_6,
 8002842:	2101      	movs	r1, #1
 8002844:	4845      	ldr	r0, [pc, #276]	; (800295c <USART2_CheckDmaReception+0x1b0>)
 8002846:	f7ff fe8f 	bl	8002568 <LL_USART_DMA_GetRegAddr>
 800284a:	4604      	mov	r4, r0
 800284c:	4d42      	ldr	r5, [pc, #264]	; (8002958 <USART2_CheckDmaReception+0x1ac>)
 800284e:	2106      	movs	r1, #6
 8002850:	483f      	ldr	r0, [pc, #252]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 8002852:	f7ff fc2d 	bl	80020b0 <LL_DMA_GetDataTransferDirection>
 8002856:	4603      	mov	r3, r0
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	462b      	mov	r3, r5
 800285c:	4622      	mov	r2, r4
 800285e:	2106      	movs	r1, #6
 8002860:	483b      	ldr	r0, [pc, #236]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 8002862:	f7ff fd4f 	bl	8002304 <LL_DMA_ConfigAddresses>
					  LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
					  (uint32_t)bufferUSART2dma,
					  LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));
			LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002866:	f44f 7280 	mov.w	r2, #256	; 0x100
 800286a:	2106      	movs	r1, #6
 800286c:	4838      	ldr	r0, [pc, #224]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 800286e:	f7ff fd0f 	bl	8002290 <LL_DMA_SetDataLength>
			LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002872:	2106      	movs	r1, #6
 8002874:	4836      	ldr	r0, [pc, #216]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 8002876:	f7ff fbb5 	bl	8001fe4 <LL_DMA_EnableChannel>

		            pos = 0;
 800287a:	2300      	movs	r3, #0
 800287c:	80fb      	strh	r3, [r7, #6]
		        }

	}

	old_pos = pos;
 800287e:	4a35      	ldr	r2, [pc, #212]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 8002880:	88fb      	ldrh	r3, [r7, #6]
 8002882:	8013      	strh	r3, [r2, #0]

	if (old_pos == DMA_USART2_BUFFER_SIZE)
 8002884:	4b33      	ldr	r3, [pc, #204]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800288c:	d102      	bne.n	8002894 <USART2_CheckDmaReception+0xe8>
	{
		old_pos = 0;
 800288e:	4b31      	ldr	r3, [pc, #196]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 8002890:	2200      	movs	r2, #0
 8002892:	801a      	strh	r2, [r3, #0]
	}
	if (pos != old_pos)
 8002894:	4b2f      	ldr	r3, [pc, #188]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 8002896:	881b      	ldrh	r3, [r3, #0]
 8002898:	88fa      	ldrh	r2, [r7, #6]
 800289a:	429a      	cmp	r2, r3
 800289c:	d052      	beq.n	8002944 <USART2_CheckDmaReception+0x198>
	        {
	            if (pos < (DMA_USART2_BUFFER_SIZE-20))
 800289e:	88fb      	ldrh	r3, [r7, #6]
 80028a0:	2beb      	cmp	r3, #235	; 0xeb
 80028a2:	d813      	bhi.n	80028cc <USART2_CheckDmaReception+0x120>
	            {
	                USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 80028a4:	4b29      	ldr	r3, [pc, #164]	; (800294c <USART2_CheckDmaReception+0x1a0>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4a2a      	ldr	r2, [pc, #168]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80028aa:	8812      	ldrh	r2, [r2, #0]
 80028ac:	4611      	mov	r1, r2
 80028ae:	4a2a      	ldr	r2, [pc, #168]	; (8002958 <USART2_CheckDmaReception+0x1ac>)
 80028b0:	1888      	adds	r0, r1, r2
 80028b2:	88fa      	ldrh	r2, [r7, #6]
 80028b4:	b2d1      	uxtb	r1, r2
 80028b6:	4a27      	ldr	r2, [pc, #156]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80028b8:	8812      	ldrh	r2, [r2, #0]
 80028ba:	b2d2      	uxtb	r2, r2
 80028bc:	1a8a      	subs	r2, r1, r2
 80028be:	b2d2      	uxtb	r2, r2
 80028c0:	4611      	mov	r1, r2
 80028c2:	4798      	blx	r3
	                old_pos = pos;
 80028c4:	4a23      	ldr	r2, [pc, #140]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80028c6:	88fb      	ldrh	r3, [r7, #6]
 80028c8:	8013      	strh	r3, [r2, #0]
 80028ca:	e03b      	b.n	8002944 <USART2_CheckDmaReception+0x198>
	            }
	            else
	            {


	                USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 80028cc:	4b1f      	ldr	r3, [pc, #124]	; (800294c <USART2_CheckDmaReception+0x1a0>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a20      	ldr	r2, [pc, #128]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80028d2:	8812      	ldrh	r2, [r2, #0]
 80028d4:	4611      	mov	r1, r2
 80028d6:	4a20      	ldr	r2, [pc, #128]	; (8002958 <USART2_CheckDmaReception+0x1ac>)
 80028d8:	440a      	add	r2, r1
 80028da:	491e      	ldr	r1, [pc, #120]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 80028dc:	8809      	ldrh	r1, [r1, #0]
 80028de:	b2c9      	uxtb	r1, r1
 80028e0:	4249      	negs	r1, r1
 80028e2:	b2c9      	uxtb	r1, r1
 80028e4:	4610      	mov	r0, r2
 80028e6:	4798      	blx	r3
	                memset(bufferUSART2dma, 0, DMA_USART2_BUFFER_SIZE);
 80028e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028ec:	2100      	movs	r1, #0
 80028ee:	481a      	ldr	r0, [pc, #104]	; (8002958 <USART2_CheckDmaReception+0x1ac>)
 80028f0:	f000 f88a 	bl	8002a08 <memset>
	                LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 80028f4:	2106      	movs	r1, #6
 80028f6:	4816      	ldr	r0, [pc, #88]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 80028f8:	f7ff fb94 	bl	8002024 <LL_DMA_DisableChannel>
	                LL_DMA_ConfigAddresses(     DMA1, LL_DMA_CHANNEL_6,
 80028fc:	2101      	movs	r1, #1
 80028fe:	4817      	ldr	r0, [pc, #92]	; (800295c <USART2_CheckDmaReception+0x1b0>)
 8002900:	f7ff fe32 	bl	8002568 <LL_USART_DMA_GetRegAddr>
 8002904:	4604      	mov	r4, r0
 8002906:	4d14      	ldr	r5, [pc, #80]	; (8002958 <USART2_CheckDmaReception+0x1ac>)
 8002908:	2106      	movs	r1, #6
 800290a:	4811      	ldr	r0, [pc, #68]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 800290c:	f7ff fbd0 	bl	80020b0 <LL_DMA_GetDataTransferDirection>
 8002910:	4603      	mov	r3, r0
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	462b      	mov	r3, r5
 8002916:	4622      	mov	r2, r4
 8002918:	2106      	movs	r1, #6
 800291a:	480d      	ldr	r0, [pc, #52]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 800291c:	f7ff fcf2 	bl	8002304 <LL_DMA_ConfigAddresses>
	                                            LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
	                                            (uint32_t)bufferUSART2dma,
	                                            LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));
	                LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002920:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002924:	2106      	movs	r1, #6
 8002926:	480a      	ldr	r0, [pc, #40]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 8002928:	f7ff fcb2 	bl	8002290 <LL_DMA_SetDataLength>
	                LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 800292c:	2106      	movs	r1, #6
 800292e:	4808      	ldr	r0, [pc, #32]	; (8002950 <USART2_CheckDmaReception+0x1a4>)
 8002930:	f7ff fb58 	bl	8001fe4 <LL_DMA_EnableChannel>
	                LL_USART_EnableDMAReq_RX(USART2);
 8002934:	4809      	ldr	r0, [pc, #36]	; (800295c <USART2_CheckDmaReception+0x1b0>)
 8002936:	f7ff fdf7 	bl	8002528 <LL_USART_EnableDMAReq_RX>


	                old_pos = 0;
 800293a:	4b06      	ldr	r3, [pc, #24]	; (8002954 <USART2_CheckDmaReception+0x1a8>)
 800293c:	2200      	movs	r2, #0
 800293e:	801a      	strh	r2, [r3, #0]
 8002940:	e000      	b.n	8002944 <USART2_CheckDmaReception+0x198>
	if(USART2_ProcessData == 0) return;
 8002942:	bf00      	nop
	            }
	        }
}
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bdb0      	pop	{r4, r5, r7, pc}
 800294a:	bf00      	nop
 800294c:	200001fc 	.word	0x200001fc
 8002950:	40020000 	.word	0x40020000
 8002954:	20000200 	.word	0x20000200
 8002958:	2000020c 	.word	0x2000020c
 800295c:	40004400 	.word	0x40004400

08002960 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002960:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002998 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002964:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002966:	e003      	b.n	8002970 <LoopCopyDataInit>

08002968 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002968:	4b0c      	ldr	r3, [pc, #48]	; (800299c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800296a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800296c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800296e:	3104      	adds	r1, #4

08002970 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002970:	480b      	ldr	r0, [pc, #44]	; (80029a0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002972:	4b0c      	ldr	r3, [pc, #48]	; (80029a4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002974:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002976:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002978:	d3f6      	bcc.n	8002968 <CopyDataInit>
	ldr	r2, =_sbss
 800297a:	4a0b      	ldr	r2, [pc, #44]	; (80029a8 <LoopForever+0x12>)
	b	LoopFillZerobss
 800297c:	e002      	b.n	8002984 <LoopFillZerobss>

0800297e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800297e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002980:	f842 3b04 	str.w	r3, [r2], #4

08002984 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002984:	4b09      	ldr	r3, [pc, #36]	; (80029ac <LoopForever+0x16>)
	cmp	r2, r3
 8002986:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002988:	d3f9      	bcc.n	800297e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800298a:	f7ff fa9d 	bl	8001ec8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800298e:	f000 f817 	bl	80029c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002992:	f7fe ff5f 	bl	8001854 <main>

08002996 <LoopForever>:

LoopForever:
    b LoopForever
 8002996:	e7fe      	b.n	8002996 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002998:	20003000 	.word	0x20003000
	ldr	r3, =_sidata
 800299c:	08005bcc 	.word	0x08005bcc
	ldr	r0, =_sdata
 80029a0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80029a4:	200001d4 	.word	0x200001d4
	ldr	r2, =_sbss
 80029a8:	200001d4 	.word	0x200001d4
	ldr	r3, = _ebss
 80029ac:	2000031c 	.word	0x2000031c

080029b0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80029b0:	e7fe      	b.n	80029b0 <ADC1_2_IRQHandler>
	...

080029b4 <__errno>:
 80029b4:	4b01      	ldr	r3, [pc, #4]	; (80029bc <__errno+0x8>)
 80029b6:	6818      	ldr	r0, [r3, #0]
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	20000004 	.word	0x20000004

080029c0 <__libc_init_array>:
 80029c0:	b570      	push	{r4, r5, r6, lr}
 80029c2:	4d0d      	ldr	r5, [pc, #52]	; (80029f8 <__libc_init_array+0x38>)
 80029c4:	4c0d      	ldr	r4, [pc, #52]	; (80029fc <__libc_init_array+0x3c>)
 80029c6:	1b64      	subs	r4, r4, r5
 80029c8:	10a4      	asrs	r4, r4, #2
 80029ca:	2600      	movs	r6, #0
 80029cc:	42a6      	cmp	r6, r4
 80029ce:	d109      	bne.n	80029e4 <__libc_init_array+0x24>
 80029d0:	4d0b      	ldr	r5, [pc, #44]	; (8002a00 <__libc_init_array+0x40>)
 80029d2:	4c0c      	ldr	r4, [pc, #48]	; (8002a04 <__libc_init_array+0x44>)
 80029d4:	f002 feb6 	bl	8005744 <_init>
 80029d8:	1b64      	subs	r4, r4, r5
 80029da:	10a4      	asrs	r4, r4, #2
 80029dc:	2600      	movs	r6, #0
 80029de:	42a6      	cmp	r6, r4
 80029e0:	d105      	bne.n	80029ee <__libc_init_array+0x2e>
 80029e2:	bd70      	pop	{r4, r5, r6, pc}
 80029e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80029e8:	4798      	blx	r3
 80029ea:	3601      	adds	r6, #1
 80029ec:	e7ee      	b.n	80029cc <__libc_init_array+0xc>
 80029ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80029f2:	4798      	blx	r3
 80029f4:	3601      	adds	r6, #1
 80029f6:	e7f2      	b.n	80029de <__libc_init_array+0x1e>
 80029f8:	08005bc4 	.word	0x08005bc4
 80029fc:	08005bc4 	.word	0x08005bc4
 8002a00:	08005bc4 	.word	0x08005bc4
 8002a04:	08005bc8 	.word	0x08005bc8

08002a08 <memset>:
 8002a08:	4402      	add	r2, r0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	4293      	cmp	r3, r2
 8002a0e:	d100      	bne.n	8002a12 <memset+0xa>
 8002a10:	4770      	bx	lr
 8002a12:	f803 1b01 	strb.w	r1, [r3], #1
 8002a16:	e7f9      	b.n	8002a0c <memset+0x4>

08002a18 <__cvt>:
 8002a18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002a1c:	ec55 4b10 	vmov	r4, r5, d0
 8002a20:	2d00      	cmp	r5, #0
 8002a22:	460e      	mov	r6, r1
 8002a24:	4619      	mov	r1, r3
 8002a26:	462b      	mov	r3, r5
 8002a28:	bfbb      	ittet	lt
 8002a2a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8002a2e:	461d      	movlt	r5, r3
 8002a30:	2300      	movge	r3, #0
 8002a32:	232d      	movlt	r3, #45	; 0x2d
 8002a34:	700b      	strb	r3, [r1, #0]
 8002a36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8002a38:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8002a3c:	4691      	mov	r9, r2
 8002a3e:	f023 0820 	bic.w	r8, r3, #32
 8002a42:	bfbc      	itt	lt
 8002a44:	4622      	movlt	r2, r4
 8002a46:	4614      	movlt	r4, r2
 8002a48:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002a4c:	d005      	beq.n	8002a5a <__cvt+0x42>
 8002a4e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8002a52:	d100      	bne.n	8002a56 <__cvt+0x3e>
 8002a54:	3601      	adds	r6, #1
 8002a56:	2102      	movs	r1, #2
 8002a58:	e000      	b.n	8002a5c <__cvt+0x44>
 8002a5a:	2103      	movs	r1, #3
 8002a5c:	ab03      	add	r3, sp, #12
 8002a5e:	9301      	str	r3, [sp, #4]
 8002a60:	ab02      	add	r3, sp, #8
 8002a62:	9300      	str	r3, [sp, #0]
 8002a64:	ec45 4b10 	vmov	d0, r4, r5
 8002a68:	4653      	mov	r3, sl
 8002a6a:	4632      	mov	r2, r6
 8002a6c:	f000 fcec 	bl	8003448 <_dtoa_r>
 8002a70:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8002a74:	4607      	mov	r7, r0
 8002a76:	d102      	bne.n	8002a7e <__cvt+0x66>
 8002a78:	f019 0f01 	tst.w	r9, #1
 8002a7c:	d022      	beq.n	8002ac4 <__cvt+0xac>
 8002a7e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8002a82:	eb07 0906 	add.w	r9, r7, r6
 8002a86:	d110      	bne.n	8002aaa <__cvt+0x92>
 8002a88:	783b      	ldrb	r3, [r7, #0]
 8002a8a:	2b30      	cmp	r3, #48	; 0x30
 8002a8c:	d10a      	bne.n	8002aa4 <__cvt+0x8c>
 8002a8e:	2200      	movs	r2, #0
 8002a90:	2300      	movs	r3, #0
 8002a92:	4620      	mov	r0, r4
 8002a94:	4629      	mov	r1, r5
 8002a96:	f7fe f817 	bl	8000ac8 <__aeabi_dcmpeq>
 8002a9a:	b918      	cbnz	r0, 8002aa4 <__cvt+0x8c>
 8002a9c:	f1c6 0601 	rsb	r6, r6, #1
 8002aa0:	f8ca 6000 	str.w	r6, [sl]
 8002aa4:	f8da 3000 	ldr.w	r3, [sl]
 8002aa8:	4499      	add	r9, r3
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2300      	movs	r3, #0
 8002aae:	4620      	mov	r0, r4
 8002ab0:	4629      	mov	r1, r5
 8002ab2:	f7fe f809 	bl	8000ac8 <__aeabi_dcmpeq>
 8002ab6:	b108      	cbz	r0, 8002abc <__cvt+0xa4>
 8002ab8:	f8cd 900c 	str.w	r9, [sp, #12]
 8002abc:	2230      	movs	r2, #48	; 0x30
 8002abe:	9b03      	ldr	r3, [sp, #12]
 8002ac0:	454b      	cmp	r3, r9
 8002ac2:	d307      	bcc.n	8002ad4 <__cvt+0xbc>
 8002ac4:	9b03      	ldr	r3, [sp, #12]
 8002ac6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8002ac8:	1bdb      	subs	r3, r3, r7
 8002aca:	4638      	mov	r0, r7
 8002acc:	6013      	str	r3, [r2, #0]
 8002ace:	b004      	add	sp, #16
 8002ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ad4:	1c59      	adds	r1, r3, #1
 8002ad6:	9103      	str	r1, [sp, #12]
 8002ad8:	701a      	strb	r2, [r3, #0]
 8002ada:	e7f0      	b.n	8002abe <__cvt+0xa6>

08002adc <__exponent>:
 8002adc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ade:	4603      	mov	r3, r0
 8002ae0:	2900      	cmp	r1, #0
 8002ae2:	bfb8      	it	lt
 8002ae4:	4249      	neglt	r1, r1
 8002ae6:	f803 2b02 	strb.w	r2, [r3], #2
 8002aea:	bfb4      	ite	lt
 8002aec:	222d      	movlt	r2, #45	; 0x2d
 8002aee:	222b      	movge	r2, #43	; 0x2b
 8002af0:	2909      	cmp	r1, #9
 8002af2:	7042      	strb	r2, [r0, #1]
 8002af4:	dd2a      	ble.n	8002b4c <__exponent+0x70>
 8002af6:	f10d 0407 	add.w	r4, sp, #7
 8002afa:	46a4      	mov	ip, r4
 8002afc:	270a      	movs	r7, #10
 8002afe:	46a6      	mov	lr, r4
 8002b00:	460a      	mov	r2, r1
 8002b02:	fb91 f6f7 	sdiv	r6, r1, r7
 8002b06:	fb07 1516 	mls	r5, r7, r6, r1
 8002b0a:	3530      	adds	r5, #48	; 0x30
 8002b0c:	2a63      	cmp	r2, #99	; 0x63
 8002b0e:	f104 34ff 	add.w	r4, r4, #4294967295
 8002b12:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8002b16:	4631      	mov	r1, r6
 8002b18:	dcf1      	bgt.n	8002afe <__exponent+0x22>
 8002b1a:	3130      	adds	r1, #48	; 0x30
 8002b1c:	f1ae 0502 	sub.w	r5, lr, #2
 8002b20:	f804 1c01 	strb.w	r1, [r4, #-1]
 8002b24:	1c44      	adds	r4, r0, #1
 8002b26:	4629      	mov	r1, r5
 8002b28:	4561      	cmp	r1, ip
 8002b2a:	d30a      	bcc.n	8002b42 <__exponent+0x66>
 8002b2c:	f10d 0209 	add.w	r2, sp, #9
 8002b30:	eba2 020e 	sub.w	r2, r2, lr
 8002b34:	4565      	cmp	r5, ip
 8002b36:	bf88      	it	hi
 8002b38:	2200      	movhi	r2, #0
 8002b3a:	4413      	add	r3, r2
 8002b3c:	1a18      	subs	r0, r3, r0
 8002b3e:	b003      	add	sp, #12
 8002b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b42:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002b46:	f804 2f01 	strb.w	r2, [r4, #1]!
 8002b4a:	e7ed      	b.n	8002b28 <__exponent+0x4c>
 8002b4c:	2330      	movs	r3, #48	; 0x30
 8002b4e:	3130      	adds	r1, #48	; 0x30
 8002b50:	7083      	strb	r3, [r0, #2]
 8002b52:	70c1      	strb	r1, [r0, #3]
 8002b54:	1d03      	adds	r3, r0, #4
 8002b56:	e7f1      	b.n	8002b3c <__exponent+0x60>

08002b58 <_printf_float>:
 8002b58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b5c:	ed2d 8b02 	vpush	{d8}
 8002b60:	b08d      	sub	sp, #52	; 0x34
 8002b62:	460c      	mov	r4, r1
 8002b64:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8002b68:	4616      	mov	r6, r2
 8002b6a:	461f      	mov	r7, r3
 8002b6c:	4605      	mov	r5, r0
 8002b6e:	f001 fa57 	bl	8004020 <_localeconv_r>
 8002b72:	f8d0 a000 	ldr.w	sl, [r0]
 8002b76:	4650      	mov	r0, sl
 8002b78:	f7fd fb2a 	bl	80001d0 <strlen>
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8002b80:	6823      	ldr	r3, [r4, #0]
 8002b82:	9305      	str	r3, [sp, #20]
 8002b84:	f8d8 3000 	ldr.w	r3, [r8]
 8002b88:	f894 b018 	ldrb.w	fp, [r4, #24]
 8002b8c:	3307      	adds	r3, #7
 8002b8e:	f023 0307 	bic.w	r3, r3, #7
 8002b92:	f103 0208 	add.w	r2, r3, #8
 8002b96:	f8c8 2000 	str.w	r2, [r8]
 8002b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b9e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8002ba2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8002ba6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8002baa:	9307      	str	r3, [sp, #28]
 8002bac:	f8cd 8018 	str.w	r8, [sp, #24]
 8002bb0:	ee08 0a10 	vmov	s16, r0
 8002bb4:	4b9f      	ldr	r3, [pc, #636]	; (8002e34 <_printf_float+0x2dc>)
 8002bb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002bba:	f04f 32ff 	mov.w	r2, #4294967295
 8002bbe:	f7fd ffb5 	bl	8000b2c <__aeabi_dcmpun>
 8002bc2:	bb88      	cbnz	r0, 8002c28 <_printf_float+0xd0>
 8002bc4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002bc8:	4b9a      	ldr	r3, [pc, #616]	; (8002e34 <_printf_float+0x2dc>)
 8002bca:	f04f 32ff 	mov.w	r2, #4294967295
 8002bce:	f7fd ff8f 	bl	8000af0 <__aeabi_dcmple>
 8002bd2:	bb48      	cbnz	r0, 8002c28 <_printf_float+0xd0>
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	4640      	mov	r0, r8
 8002bda:	4649      	mov	r1, r9
 8002bdc:	f7fd ff7e 	bl	8000adc <__aeabi_dcmplt>
 8002be0:	b110      	cbz	r0, 8002be8 <_printf_float+0x90>
 8002be2:	232d      	movs	r3, #45	; 0x2d
 8002be4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002be8:	4b93      	ldr	r3, [pc, #588]	; (8002e38 <_printf_float+0x2e0>)
 8002bea:	4894      	ldr	r0, [pc, #592]	; (8002e3c <_printf_float+0x2e4>)
 8002bec:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8002bf0:	bf94      	ite	ls
 8002bf2:	4698      	movls	r8, r3
 8002bf4:	4680      	movhi	r8, r0
 8002bf6:	2303      	movs	r3, #3
 8002bf8:	6123      	str	r3, [r4, #16]
 8002bfa:	9b05      	ldr	r3, [sp, #20]
 8002bfc:	f023 0204 	bic.w	r2, r3, #4
 8002c00:	6022      	str	r2, [r4, #0]
 8002c02:	f04f 0900 	mov.w	r9, #0
 8002c06:	9700      	str	r7, [sp, #0]
 8002c08:	4633      	mov	r3, r6
 8002c0a:	aa0b      	add	r2, sp, #44	; 0x2c
 8002c0c:	4621      	mov	r1, r4
 8002c0e:	4628      	mov	r0, r5
 8002c10:	f000 f9d8 	bl	8002fc4 <_printf_common>
 8002c14:	3001      	adds	r0, #1
 8002c16:	f040 8090 	bne.w	8002d3a <_printf_float+0x1e2>
 8002c1a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c1e:	b00d      	add	sp, #52	; 0x34
 8002c20:	ecbd 8b02 	vpop	{d8}
 8002c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002c28:	4642      	mov	r2, r8
 8002c2a:	464b      	mov	r3, r9
 8002c2c:	4640      	mov	r0, r8
 8002c2e:	4649      	mov	r1, r9
 8002c30:	f7fd ff7c 	bl	8000b2c <__aeabi_dcmpun>
 8002c34:	b140      	cbz	r0, 8002c48 <_printf_float+0xf0>
 8002c36:	464b      	mov	r3, r9
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	bfbc      	itt	lt
 8002c3c:	232d      	movlt	r3, #45	; 0x2d
 8002c3e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8002c42:	487f      	ldr	r0, [pc, #508]	; (8002e40 <_printf_float+0x2e8>)
 8002c44:	4b7f      	ldr	r3, [pc, #508]	; (8002e44 <_printf_float+0x2ec>)
 8002c46:	e7d1      	b.n	8002bec <_printf_float+0x94>
 8002c48:	6863      	ldr	r3, [r4, #4]
 8002c4a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8002c4e:	9206      	str	r2, [sp, #24]
 8002c50:	1c5a      	adds	r2, r3, #1
 8002c52:	d13f      	bne.n	8002cd4 <_printf_float+0x17c>
 8002c54:	2306      	movs	r3, #6
 8002c56:	6063      	str	r3, [r4, #4]
 8002c58:	9b05      	ldr	r3, [sp, #20]
 8002c5a:	6861      	ldr	r1, [r4, #4]
 8002c5c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002c60:	2300      	movs	r3, #0
 8002c62:	9303      	str	r3, [sp, #12]
 8002c64:	ab0a      	add	r3, sp, #40	; 0x28
 8002c66:	e9cd b301 	strd	fp, r3, [sp, #4]
 8002c6a:	ab09      	add	r3, sp, #36	; 0x24
 8002c6c:	ec49 8b10 	vmov	d0, r8, r9
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	6022      	str	r2, [r4, #0]
 8002c74:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8002c78:	4628      	mov	r0, r5
 8002c7a:	f7ff fecd 	bl	8002a18 <__cvt>
 8002c7e:	9b06      	ldr	r3, [sp, #24]
 8002c80:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002c82:	2b47      	cmp	r3, #71	; 0x47
 8002c84:	4680      	mov	r8, r0
 8002c86:	d108      	bne.n	8002c9a <_printf_float+0x142>
 8002c88:	1cc8      	adds	r0, r1, #3
 8002c8a:	db02      	blt.n	8002c92 <_printf_float+0x13a>
 8002c8c:	6863      	ldr	r3, [r4, #4]
 8002c8e:	4299      	cmp	r1, r3
 8002c90:	dd41      	ble.n	8002d16 <_printf_float+0x1be>
 8002c92:	f1ab 0b02 	sub.w	fp, fp, #2
 8002c96:	fa5f fb8b 	uxtb.w	fp, fp
 8002c9a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002c9e:	d820      	bhi.n	8002ce2 <_printf_float+0x18a>
 8002ca0:	3901      	subs	r1, #1
 8002ca2:	465a      	mov	r2, fp
 8002ca4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8002ca8:	9109      	str	r1, [sp, #36]	; 0x24
 8002caa:	f7ff ff17 	bl	8002adc <__exponent>
 8002cae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002cb0:	1813      	adds	r3, r2, r0
 8002cb2:	2a01      	cmp	r2, #1
 8002cb4:	4681      	mov	r9, r0
 8002cb6:	6123      	str	r3, [r4, #16]
 8002cb8:	dc02      	bgt.n	8002cc0 <_printf_float+0x168>
 8002cba:	6822      	ldr	r2, [r4, #0]
 8002cbc:	07d2      	lsls	r2, r2, #31
 8002cbe:	d501      	bpl.n	8002cc4 <_printf_float+0x16c>
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	6123      	str	r3, [r4, #16]
 8002cc4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d09c      	beq.n	8002c06 <_printf_float+0xae>
 8002ccc:	232d      	movs	r3, #45	; 0x2d
 8002cce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cd2:	e798      	b.n	8002c06 <_printf_float+0xae>
 8002cd4:	9a06      	ldr	r2, [sp, #24]
 8002cd6:	2a47      	cmp	r2, #71	; 0x47
 8002cd8:	d1be      	bne.n	8002c58 <_printf_float+0x100>
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d1bc      	bne.n	8002c58 <_printf_float+0x100>
 8002cde:	2301      	movs	r3, #1
 8002ce0:	e7b9      	b.n	8002c56 <_printf_float+0xfe>
 8002ce2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8002ce6:	d118      	bne.n	8002d1a <_printf_float+0x1c2>
 8002ce8:	2900      	cmp	r1, #0
 8002cea:	6863      	ldr	r3, [r4, #4]
 8002cec:	dd0b      	ble.n	8002d06 <_printf_float+0x1ae>
 8002cee:	6121      	str	r1, [r4, #16]
 8002cf0:	b913      	cbnz	r3, 8002cf8 <_printf_float+0x1a0>
 8002cf2:	6822      	ldr	r2, [r4, #0]
 8002cf4:	07d0      	lsls	r0, r2, #31
 8002cf6:	d502      	bpl.n	8002cfe <_printf_float+0x1a6>
 8002cf8:	3301      	adds	r3, #1
 8002cfa:	440b      	add	r3, r1
 8002cfc:	6123      	str	r3, [r4, #16]
 8002cfe:	65a1      	str	r1, [r4, #88]	; 0x58
 8002d00:	f04f 0900 	mov.w	r9, #0
 8002d04:	e7de      	b.n	8002cc4 <_printf_float+0x16c>
 8002d06:	b913      	cbnz	r3, 8002d0e <_printf_float+0x1b6>
 8002d08:	6822      	ldr	r2, [r4, #0]
 8002d0a:	07d2      	lsls	r2, r2, #31
 8002d0c:	d501      	bpl.n	8002d12 <_printf_float+0x1ba>
 8002d0e:	3302      	adds	r3, #2
 8002d10:	e7f4      	b.n	8002cfc <_printf_float+0x1a4>
 8002d12:	2301      	movs	r3, #1
 8002d14:	e7f2      	b.n	8002cfc <_printf_float+0x1a4>
 8002d16:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8002d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d1c:	4299      	cmp	r1, r3
 8002d1e:	db05      	blt.n	8002d2c <_printf_float+0x1d4>
 8002d20:	6823      	ldr	r3, [r4, #0]
 8002d22:	6121      	str	r1, [r4, #16]
 8002d24:	07d8      	lsls	r0, r3, #31
 8002d26:	d5ea      	bpl.n	8002cfe <_printf_float+0x1a6>
 8002d28:	1c4b      	adds	r3, r1, #1
 8002d2a:	e7e7      	b.n	8002cfc <_printf_float+0x1a4>
 8002d2c:	2900      	cmp	r1, #0
 8002d2e:	bfd4      	ite	le
 8002d30:	f1c1 0202 	rsble	r2, r1, #2
 8002d34:	2201      	movgt	r2, #1
 8002d36:	4413      	add	r3, r2
 8002d38:	e7e0      	b.n	8002cfc <_printf_float+0x1a4>
 8002d3a:	6823      	ldr	r3, [r4, #0]
 8002d3c:	055a      	lsls	r2, r3, #21
 8002d3e:	d407      	bmi.n	8002d50 <_printf_float+0x1f8>
 8002d40:	6923      	ldr	r3, [r4, #16]
 8002d42:	4642      	mov	r2, r8
 8002d44:	4631      	mov	r1, r6
 8002d46:	4628      	mov	r0, r5
 8002d48:	47b8      	blx	r7
 8002d4a:	3001      	adds	r0, #1
 8002d4c:	d12c      	bne.n	8002da8 <_printf_float+0x250>
 8002d4e:	e764      	b.n	8002c1a <_printf_float+0xc2>
 8002d50:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8002d54:	f240 80e0 	bls.w	8002f18 <_printf_float+0x3c0>
 8002d58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	2300      	movs	r3, #0
 8002d60:	f7fd feb2 	bl	8000ac8 <__aeabi_dcmpeq>
 8002d64:	2800      	cmp	r0, #0
 8002d66:	d034      	beq.n	8002dd2 <_printf_float+0x27a>
 8002d68:	4a37      	ldr	r2, [pc, #220]	; (8002e48 <_printf_float+0x2f0>)
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	4631      	mov	r1, r6
 8002d6e:	4628      	mov	r0, r5
 8002d70:	47b8      	blx	r7
 8002d72:	3001      	adds	r0, #1
 8002d74:	f43f af51 	beq.w	8002c1a <_printf_float+0xc2>
 8002d78:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	db02      	blt.n	8002d86 <_printf_float+0x22e>
 8002d80:	6823      	ldr	r3, [r4, #0]
 8002d82:	07d8      	lsls	r0, r3, #31
 8002d84:	d510      	bpl.n	8002da8 <_printf_float+0x250>
 8002d86:	ee18 3a10 	vmov	r3, s16
 8002d8a:	4652      	mov	r2, sl
 8002d8c:	4631      	mov	r1, r6
 8002d8e:	4628      	mov	r0, r5
 8002d90:	47b8      	blx	r7
 8002d92:	3001      	adds	r0, #1
 8002d94:	f43f af41 	beq.w	8002c1a <_printf_float+0xc2>
 8002d98:	f04f 0800 	mov.w	r8, #0
 8002d9c:	f104 091a 	add.w	r9, r4, #26
 8002da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002da2:	3b01      	subs	r3, #1
 8002da4:	4543      	cmp	r3, r8
 8002da6:	dc09      	bgt.n	8002dbc <_printf_float+0x264>
 8002da8:	6823      	ldr	r3, [r4, #0]
 8002daa:	079b      	lsls	r3, r3, #30
 8002dac:	f100 8105 	bmi.w	8002fba <_printf_float+0x462>
 8002db0:	68e0      	ldr	r0, [r4, #12]
 8002db2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8002db4:	4298      	cmp	r0, r3
 8002db6:	bfb8      	it	lt
 8002db8:	4618      	movlt	r0, r3
 8002dba:	e730      	b.n	8002c1e <_printf_float+0xc6>
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	464a      	mov	r2, r9
 8002dc0:	4631      	mov	r1, r6
 8002dc2:	4628      	mov	r0, r5
 8002dc4:	47b8      	blx	r7
 8002dc6:	3001      	adds	r0, #1
 8002dc8:	f43f af27 	beq.w	8002c1a <_printf_float+0xc2>
 8002dcc:	f108 0801 	add.w	r8, r8, #1
 8002dd0:	e7e6      	b.n	8002da0 <_printf_float+0x248>
 8002dd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	dc39      	bgt.n	8002e4c <_printf_float+0x2f4>
 8002dd8:	4a1b      	ldr	r2, [pc, #108]	; (8002e48 <_printf_float+0x2f0>)
 8002dda:	2301      	movs	r3, #1
 8002ddc:	4631      	mov	r1, r6
 8002dde:	4628      	mov	r0, r5
 8002de0:	47b8      	blx	r7
 8002de2:	3001      	adds	r0, #1
 8002de4:	f43f af19 	beq.w	8002c1a <_printf_float+0xc2>
 8002de8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002dec:	4313      	orrs	r3, r2
 8002dee:	d102      	bne.n	8002df6 <_printf_float+0x29e>
 8002df0:	6823      	ldr	r3, [r4, #0]
 8002df2:	07d9      	lsls	r1, r3, #31
 8002df4:	d5d8      	bpl.n	8002da8 <_printf_float+0x250>
 8002df6:	ee18 3a10 	vmov	r3, s16
 8002dfa:	4652      	mov	r2, sl
 8002dfc:	4631      	mov	r1, r6
 8002dfe:	4628      	mov	r0, r5
 8002e00:	47b8      	blx	r7
 8002e02:	3001      	adds	r0, #1
 8002e04:	f43f af09 	beq.w	8002c1a <_printf_float+0xc2>
 8002e08:	f04f 0900 	mov.w	r9, #0
 8002e0c:	f104 0a1a 	add.w	sl, r4, #26
 8002e10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002e12:	425b      	negs	r3, r3
 8002e14:	454b      	cmp	r3, r9
 8002e16:	dc01      	bgt.n	8002e1c <_printf_float+0x2c4>
 8002e18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e1a:	e792      	b.n	8002d42 <_printf_float+0x1ea>
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	4652      	mov	r2, sl
 8002e20:	4631      	mov	r1, r6
 8002e22:	4628      	mov	r0, r5
 8002e24:	47b8      	blx	r7
 8002e26:	3001      	adds	r0, #1
 8002e28:	f43f aef7 	beq.w	8002c1a <_printf_float+0xc2>
 8002e2c:	f109 0901 	add.w	r9, r9, #1
 8002e30:	e7ee      	b.n	8002e10 <_printf_float+0x2b8>
 8002e32:	bf00      	nop
 8002e34:	7fefffff 	.word	0x7fefffff
 8002e38:	080057e4 	.word	0x080057e4
 8002e3c:	080057e8 	.word	0x080057e8
 8002e40:	080057f0 	.word	0x080057f0
 8002e44:	080057ec 	.word	0x080057ec
 8002e48:	080057f4 	.word	0x080057f4
 8002e4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002e4e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e50:	429a      	cmp	r2, r3
 8002e52:	bfa8      	it	ge
 8002e54:	461a      	movge	r2, r3
 8002e56:	2a00      	cmp	r2, #0
 8002e58:	4691      	mov	r9, r2
 8002e5a:	dc37      	bgt.n	8002ecc <_printf_float+0x374>
 8002e5c:	f04f 0b00 	mov.w	fp, #0
 8002e60:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002e64:	f104 021a 	add.w	r2, r4, #26
 8002e68:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002e6a:	9305      	str	r3, [sp, #20]
 8002e6c:	eba3 0309 	sub.w	r3, r3, r9
 8002e70:	455b      	cmp	r3, fp
 8002e72:	dc33      	bgt.n	8002edc <_printf_float+0x384>
 8002e74:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002e78:	429a      	cmp	r2, r3
 8002e7a:	db3b      	blt.n	8002ef4 <_printf_float+0x39c>
 8002e7c:	6823      	ldr	r3, [r4, #0]
 8002e7e:	07da      	lsls	r2, r3, #31
 8002e80:	d438      	bmi.n	8002ef4 <_printf_float+0x39c>
 8002e82:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002e84:	9b05      	ldr	r3, [sp, #20]
 8002e86:	9909      	ldr	r1, [sp, #36]	; 0x24
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	eba2 0901 	sub.w	r9, r2, r1
 8002e8e:	4599      	cmp	r9, r3
 8002e90:	bfa8      	it	ge
 8002e92:	4699      	movge	r9, r3
 8002e94:	f1b9 0f00 	cmp.w	r9, #0
 8002e98:	dc35      	bgt.n	8002f06 <_printf_float+0x3ae>
 8002e9a:	f04f 0800 	mov.w	r8, #0
 8002e9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002ea2:	f104 0a1a 	add.w	sl, r4, #26
 8002ea6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8002eaa:	1a9b      	subs	r3, r3, r2
 8002eac:	eba3 0309 	sub.w	r3, r3, r9
 8002eb0:	4543      	cmp	r3, r8
 8002eb2:	f77f af79 	ble.w	8002da8 <_printf_float+0x250>
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	4652      	mov	r2, sl
 8002eba:	4631      	mov	r1, r6
 8002ebc:	4628      	mov	r0, r5
 8002ebe:	47b8      	blx	r7
 8002ec0:	3001      	adds	r0, #1
 8002ec2:	f43f aeaa 	beq.w	8002c1a <_printf_float+0xc2>
 8002ec6:	f108 0801 	add.w	r8, r8, #1
 8002eca:	e7ec      	b.n	8002ea6 <_printf_float+0x34e>
 8002ecc:	4613      	mov	r3, r2
 8002ece:	4631      	mov	r1, r6
 8002ed0:	4642      	mov	r2, r8
 8002ed2:	4628      	mov	r0, r5
 8002ed4:	47b8      	blx	r7
 8002ed6:	3001      	adds	r0, #1
 8002ed8:	d1c0      	bne.n	8002e5c <_printf_float+0x304>
 8002eda:	e69e      	b.n	8002c1a <_printf_float+0xc2>
 8002edc:	2301      	movs	r3, #1
 8002ede:	4631      	mov	r1, r6
 8002ee0:	4628      	mov	r0, r5
 8002ee2:	9205      	str	r2, [sp, #20]
 8002ee4:	47b8      	blx	r7
 8002ee6:	3001      	adds	r0, #1
 8002ee8:	f43f ae97 	beq.w	8002c1a <_printf_float+0xc2>
 8002eec:	9a05      	ldr	r2, [sp, #20]
 8002eee:	f10b 0b01 	add.w	fp, fp, #1
 8002ef2:	e7b9      	b.n	8002e68 <_printf_float+0x310>
 8002ef4:	ee18 3a10 	vmov	r3, s16
 8002ef8:	4652      	mov	r2, sl
 8002efa:	4631      	mov	r1, r6
 8002efc:	4628      	mov	r0, r5
 8002efe:	47b8      	blx	r7
 8002f00:	3001      	adds	r0, #1
 8002f02:	d1be      	bne.n	8002e82 <_printf_float+0x32a>
 8002f04:	e689      	b.n	8002c1a <_printf_float+0xc2>
 8002f06:	9a05      	ldr	r2, [sp, #20]
 8002f08:	464b      	mov	r3, r9
 8002f0a:	4442      	add	r2, r8
 8002f0c:	4631      	mov	r1, r6
 8002f0e:	4628      	mov	r0, r5
 8002f10:	47b8      	blx	r7
 8002f12:	3001      	adds	r0, #1
 8002f14:	d1c1      	bne.n	8002e9a <_printf_float+0x342>
 8002f16:	e680      	b.n	8002c1a <_printf_float+0xc2>
 8002f18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8002f1a:	2a01      	cmp	r2, #1
 8002f1c:	dc01      	bgt.n	8002f22 <_printf_float+0x3ca>
 8002f1e:	07db      	lsls	r3, r3, #31
 8002f20:	d538      	bpl.n	8002f94 <_printf_float+0x43c>
 8002f22:	2301      	movs	r3, #1
 8002f24:	4642      	mov	r2, r8
 8002f26:	4631      	mov	r1, r6
 8002f28:	4628      	mov	r0, r5
 8002f2a:	47b8      	blx	r7
 8002f2c:	3001      	adds	r0, #1
 8002f2e:	f43f ae74 	beq.w	8002c1a <_printf_float+0xc2>
 8002f32:	ee18 3a10 	vmov	r3, s16
 8002f36:	4652      	mov	r2, sl
 8002f38:	4631      	mov	r1, r6
 8002f3a:	4628      	mov	r0, r5
 8002f3c:	47b8      	blx	r7
 8002f3e:	3001      	adds	r0, #1
 8002f40:	f43f ae6b 	beq.w	8002c1a <_printf_float+0xc2>
 8002f44:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8002f48:	2200      	movs	r2, #0
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	f7fd fdbc 	bl	8000ac8 <__aeabi_dcmpeq>
 8002f50:	b9d8      	cbnz	r0, 8002f8a <_printf_float+0x432>
 8002f52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f54:	f108 0201 	add.w	r2, r8, #1
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	4631      	mov	r1, r6
 8002f5c:	4628      	mov	r0, r5
 8002f5e:	47b8      	blx	r7
 8002f60:	3001      	adds	r0, #1
 8002f62:	d10e      	bne.n	8002f82 <_printf_float+0x42a>
 8002f64:	e659      	b.n	8002c1a <_printf_float+0xc2>
 8002f66:	2301      	movs	r3, #1
 8002f68:	4652      	mov	r2, sl
 8002f6a:	4631      	mov	r1, r6
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	47b8      	blx	r7
 8002f70:	3001      	adds	r0, #1
 8002f72:	f43f ae52 	beq.w	8002c1a <_printf_float+0xc2>
 8002f76:	f108 0801 	add.w	r8, r8, #1
 8002f7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	4543      	cmp	r3, r8
 8002f80:	dcf1      	bgt.n	8002f66 <_printf_float+0x40e>
 8002f82:	464b      	mov	r3, r9
 8002f84:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8002f88:	e6dc      	b.n	8002d44 <_printf_float+0x1ec>
 8002f8a:	f04f 0800 	mov.w	r8, #0
 8002f8e:	f104 0a1a 	add.w	sl, r4, #26
 8002f92:	e7f2      	b.n	8002f7a <_printf_float+0x422>
 8002f94:	2301      	movs	r3, #1
 8002f96:	4642      	mov	r2, r8
 8002f98:	e7df      	b.n	8002f5a <_printf_float+0x402>
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	464a      	mov	r2, r9
 8002f9e:	4631      	mov	r1, r6
 8002fa0:	4628      	mov	r0, r5
 8002fa2:	47b8      	blx	r7
 8002fa4:	3001      	adds	r0, #1
 8002fa6:	f43f ae38 	beq.w	8002c1a <_printf_float+0xc2>
 8002faa:	f108 0801 	add.w	r8, r8, #1
 8002fae:	68e3      	ldr	r3, [r4, #12]
 8002fb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8002fb2:	1a5b      	subs	r3, r3, r1
 8002fb4:	4543      	cmp	r3, r8
 8002fb6:	dcf0      	bgt.n	8002f9a <_printf_float+0x442>
 8002fb8:	e6fa      	b.n	8002db0 <_printf_float+0x258>
 8002fba:	f04f 0800 	mov.w	r8, #0
 8002fbe:	f104 0919 	add.w	r9, r4, #25
 8002fc2:	e7f4      	b.n	8002fae <_printf_float+0x456>

08002fc4 <_printf_common>:
 8002fc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002fc8:	4616      	mov	r6, r2
 8002fca:	4699      	mov	r9, r3
 8002fcc:	688a      	ldr	r2, [r1, #8]
 8002fce:	690b      	ldr	r3, [r1, #16]
 8002fd0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	bfb8      	it	lt
 8002fd8:	4613      	movlt	r3, r2
 8002fda:	6033      	str	r3, [r6, #0]
 8002fdc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002fe0:	4607      	mov	r7, r0
 8002fe2:	460c      	mov	r4, r1
 8002fe4:	b10a      	cbz	r2, 8002fea <_printf_common+0x26>
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	6033      	str	r3, [r6, #0]
 8002fea:	6823      	ldr	r3, [r4, #0]
 8002fec:	0699      	lsls	r1, r3, #26
 8002fee:	bf42      	ittt	mi
 8002ff0:	6833      	ldrmi	r3, [r6, #0]
 8002ff2:	3302      	addmi	r3, #2
 8002ff4:	6033      	strmi	r3, [r6, #0]
 8002ff6:	6825      	ldr	r5, [r4, #0]
 8002ff8:	f015 0506 	ands.w	r5, r5, #6
 8002ffc:	d106      	bne.n	800300c <_printf_common+0x48>
 8002ffe:	f104 0a19 	add.w	sl, r4, #25
 8003002:	68e3      	ldr	r3, [r4, #12]
 8003004:	6832      	ldr	r2, [r6, #0]
 8003006:	1a9b      	subs	r3, r3, r2
 8003008:	42ab      	cmp	r3, r5
 800300a:	dc26      	bgt.n	800305a <_printf_common+0x96>
 800300c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003010:	1e13      	subs	r3, r2, #0
 8003012:	6822      	ldr	r2, [r4, #0]
 8003014:	bf18      	it	ne
 8003016:	2301      	movne	r3, #1
 8003018:	0692      	lsls	r2, r2, #26
 800301a:	d42b      	bmi.n	8003074 <_printf_common+0xb0>
 800301c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003020:	4649      	mov	r1, r9
 8003022:	4638      	mov	r0, r7
 8003024:	47c0      	blx	r8
 8003026:	3001      	adds	r0, #1
 8003028:	d01e      	beq.n	8003068 <_printf_common+0xa4>
 800302a:	6823      	ldr	r3, [r4, #0]
 800302c:	68e5      	ldr	r5, [r4, #12]
 800302e:	6832      	ldr	r2, [r6, #0]
 8003030:	f003 0306 	and.w	r3, r3, #6
 8003034:	2b04      	cmp	r3, #4
 8003036:	bf08      	it	eq
 8003038:	1aad      	subeq	r5, r5, r2
 800303a:	68a3      	ldr	r3, [r4, #8]
 800303c:	6922      	ldr	r2, [r4, #16]
 800303e:	bf0c      	ite	eq
 8003040:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003044:	2500      	movne	r5, #0
 8003046:	4293      	cmp	r3, r2
 8003048:	bfc4      	itt	gt
 800304a:	1a9b      	subgt	r3, r3, r2
 800304c:	18ed      	addgt	r5, r5, r3
 800304e:	2600      	movs	r6, #0
 8003050:	341a      	adds	r4, #26
 8003052:	42b5      	cmp	r5, r6
 8003054:	d11a      	bne.n	800308c <_printf_common+0xc8>
 8003056:	2000      	movs	r0, #0
 8003058:	e008      	b.n	800306c <_printf_common+0xa8>
 800305a:	2301      	movs	r3, #1
 800305c:	4652      	mov	r2, sl
 800305e:	4649      	mov	r1, r9
 8003060:	4638      	mov	r0, r7
 8003062:	47c0      	blx	r8
 8003064:	3001      	adds	r0, #1
 8003066:	d103      	bne.n	8003070 <_printf_common+0xac>
 8003068:	f04f 30ff 	mov.w	r0, #4294967295
 800306c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003070:	3501      	adds	r5, #1
 8003072:	e7c6      	b.n	8003002 <_printf_common+0x3e>
 8003074:	18e1      	adds	r1, r4, r3
 8003076:	1c5a      	adds	r2, r3, #1
 8003078:	2030      	movs	r0, #48	; 0x30
 800307a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800307e:	4422      	add	r2, r4
 8003080:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003084:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003088:	3302      	adds	r3, #2
 800308a:	e7c7      	b.n	800301c <_printf_common+0x58>
 800308c:	2301      	movs	r3, #1
 800308e:	4622      	mov	r2, r4
 8003090:	4649      	mov	r1, r9
 8003092:	4638      	mov	r0, r7
 8003094:	47c0      	blx	r8
 8003096:	3001      	adds	r0, #1
 8003098:	d0e6      	beq.n	8003068 <_printf_common+0xa4>
 800309a:	3601      	adds	r6, #1
 800309c:	e7d9      	b.n	8003052 <_printf_common+0x8e>
	...

080030a0 <_printf_i>:
 80030a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80030a4:	460c      	mov	r4, r1
 80030a6:	4691      	mov	r9, r2
 80030a8:	7e27      	ldrb	r7, [r4, #24]
 80030aa:	990c      	ldr	r1, [sp, #48]	; 0x30
 80030ac:	2f78      	cmp	r7, #120	; 0x78
 80030ae:	4680      	mov	r8, r0
 80030b0:	469a      	mov	sl, r3
 80030b2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80030b6:	d807      	bhi.n	80030c8 <_printf_i+0x28>
 80030b8:	2f62      	cmp	r7, #98	; 0x62
 80030ba:	d80a      	bhi.n	80030d2 <_printf_i+0x32>
 80030bc:	2f00      	cmp	r7, #0
 80030be:	f000 80d8 	beq.w	8003272 <_printf_i+0x1d2>
 80030c2:	2f58      	cmp	r7, #88	; 0x58
 80030c4:	f000 80a3 	beq.w	800320e <_printf_i+0x16e>
 80030c8:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80030cc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80030d0:	e03a      	b.n	8003148 <_printf_i+0xa8>
 80030d2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80030d6:	2b15      	cmp	r3, #21
 80030d8:	d8f6      	bhi.n	80030c8 <_printf_i+0x28>
 80030da:	a001      	add	r0, pc, #4	; (adr r0, 80030e0 <_printf_i+0x40>)
 80030dc:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80030e0:	08003139 	.word	0x08003139
 80030e4:	0800314d 	.word	0x0800314d
 80030e8:	080030c9 	.word	0x080030c9
 80030ec:	080030c9 	.word	0x080030c9
 80030f0:	080030c9 	.word	0x080030c9
 80030f4:	080030c9 	.word	0x080030c9
 80030f8:	0800314d 	.word	0x0800314d
 80030fc:	080030c9 	.word	0x080030c9
 8003100:	080030c9 	.word	0x080030c9
 8003104:	080030c9 	.word	0x080030c9
 8003108:	080030c9 	.word	0x080030c9
 800310c:	08003259 	.word	0x08003259
 8003110:	0800317d 	.word	0x0800317d
 8003114:	0800323b 	.word	0x0800323b
 8003118:	080030c9 	.word	0x080030c9
 800311c:	080030c9 	.word	0x080030c9
 8003120:	0800327b 	.word	0x0800327b
 8003124:	080030c9 	.word	0x080030c9
 8003128:	0800317d 	.word	0x0800317d
 800312c:	080030c9 	.word	0x080030c9
 8003130:	080030c9 	.word	0x080030c9
 8003134:	08003243 	.word	0x08003243
 8003138:	680b      	ldr	r3, [r1, #0]
 800313a:	1d1a      	adds	r2, r3, #4
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	600a      	str	r2, [r1, #0]
 8003140:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003144:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003148:	2301      	movs	r3, #1
 800314a:	e0a3      	b.n	8003294 <_printf_i+0x1f4>
 800314c:	6825      	ldr	r5, [r4, #0]
 800314e:	6808      	ldr	r0, [r1, #0]
 8003150:	062e      	lsls	r6, r5, #24
 8003152:	f100 0304 	add.w	r3, r0, #4
 8003156:	d50a      	bpl.n	800316e <_printf_i+0xce>
 8003158:	6805      	ldr	r5, [r0, #0]
 800315a:	600b      	str	r3, [r1, #0]
 800315c:	2d00      	cmp	r5, #0
 800315e:	da03      	bge.n	8003168 <_printf_i+0xc8>
 8003160:	232d      	movs	r3, #45	; 0x2d
 8003162:	426d      	negs	r5, r5
 8003164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003168:	485e      	ldr	r0, [pc, #376]	; (80032e4 <_printf_i+0x244>)
 800316a:	230a      	movs	r3, #10
 800316c:	e019      	b.n	80031a2 <_printf_i+0x102>
 800316e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003172:	6805      	ldr	r5, [r0, #0]
 8003174:	600b      	str	r3, [r1, #0]
 8003176:	bf18      	it	ne
 8003178:	b22d      	sxthne	r5, r5
 800317a:	e7ef      	b.n	800315c <_printf_i+0xbc>
 800317c:	680b      	ldr	r3, [r1, #0]
 800317e:	6825      	ldr	r5, [r4, #0]
 8003180:	1d18      	adds	r0, r3, #4
 8003182:	6008      	str	r0, [r1, #0]
 8003184:	0628      	lsls	r0, r5, #24
 8003186:	d501      	bpl.n	800318c <_printf_i+0xec>
 8003188:	681d      	ldr	r5, [r3, #0]
 800318a:	e002      	b.n	8003192 <_printf_i+0xf2>
 800318c:	0669      	lsls	r1, r5, #25
 800318e:	d5fb      	bpl.n	8003188 <_printf_i+0xe8>
 8003190:	881d      	ldrh	r5, [r3, #0]
 8003192:	4854      	ldr	r0, [pc, #336]	; (80032e4 <_printf_i+0x244>)
 8003194:	2f6f      	cmp	r7, #111	; 0x6f
 8003196:	bf0c      	ite	eq
 8003198:	2308      	moveq	r3, #8
 800319a:	230a      	movne	r3, #10
 800319c:	2100      	movs	r1, #0
 800319e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80031a2:	6866      	ldr	r6, [r4, #4]
 80031a4:	60a6      	str	r6, [r4, #8]
 80031a6:	2e00      	cmp	r6, #0
 80031a8:	bfa2      	ittt	ge
 80031aa:	6821      	ldrge	r1, [r4, #0]
 80031ac:	f021 0104 	bicge.w	r1, r1, #4
 80031b0:	6021      	strge	r1, [r4, #0]
 80031b2:	b90d      	cbnz	r5, 80031b8 <_printf_i+0x118>
 80031b4:	2e00      	cmp	r6, #0
 80031b6:	d04d      	beq.n	8003254 <_printf_i+0x1b4>
 80031b8:	4616      	mov	r6, r2
 80031ba:	fbb5 f1f3 	udiv	r1, r5, r3
 80031be:	fb03 5711 	mls	r7, r3, r1, r5
 80031c2:	5dc7      	ldrb	r7, [r0, r7]
 80031c4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80031c8:	462f      	mov	r7, r5
 80031ca:	42bb      	cmp	r3, r7
 80031cc:	460d      	mov	r5, r1
 80031ce:	d9f4      	bls.n	80031ba <_printf_i+0x11a>
 80031d0:	2b08      	cmp	r3, #8
 80031d2:	d10b      	bne.n	80031ec <_printf_i+0x14c>
 80031d4:	6823      	ldr	r3, [r4, #0]
 80031d6:	07df      	lsls	r7, r3, #31
 80031d8:	d508      	bpl.n	80031ec <_printf_i+0x14c>
 80031da:	6923      	ldr	r3, [r4, #16]
 80031dc:	6861      	ldr	r1, [r4, #4]
 80031de:	4299      	cmp	r1, r3
 80031e0:	bfde      	ittt	le
 80031e2:	2330      	movle	r3, #48	; 0x30
 80031e4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80031e8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80031ec:	1b92      	subs	r2, r2, r6
 80031ee:	6122      	str	r2, [r4, #16]
 80031f0:	f8cd a000 	str.w	sl, [sp]
 80031f4:	464b      	mov	r3, r9
 80031f6:	aa03      	add	r2, sp, #12
 80031f8:	4621      	mov	r1, r4
 80031fa:	4640      	mov	r0, r8
 80031fc:	f7ff fee2 	bl	8002fc4 <_printf_common>
 8003200:	3001      	adds	r0, #1
 8003202:	d14c      	bne.n	800329e <_printf_i+0x1fe>
 8003204:	f04f 30ff 	mov.w	r0, #4294967295
 8003208:	b004      	add	sp, #16
 800320a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800320e:	4835      	ldr	r0, [pc, #212]	; (80032e4 <_printf_i+0x244>)
 8003210:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003214:	6823      	ldr	r3, [r4, #0]
 8003216:	680e      	ldr	r6, [r1, #0]
 8003218:	061f      	lsls	r7, r3, #24
 800321a:	f856 5b04 	ldr.w	r5, [r6], #4
 800321e:	600e      	str	r6, [r1, #0]
 8003220:	d514      	bpl.n	800324c <_printf_i+0x1ac>
 8003222:	07d9      	lsls	r1, r3, #31
 8003224:	bf44      	itt	mi
 8003226:	f043 0320 	orrmi.w	r3, r3, #32
 800322a:	6023      	strmi	r3, [r4, #0]
 800322c:	b91d      	cbnz	r5, 8003236 <_printf_i+0x196>
 800322e:	6823      	ldr	r3, [r4, #0]
 8003230:	f023 0320 	bic.w	r3, r3, #32
 8003234:	6023      	str	r3, [r4, #0]
 8003236:	2310      	movs	r3, #16
 8003238:	e7b0      	b.n	800319c <_printf_i+0xfc>
 800323a:	6823      	ldr	r3, [r4, #0]
 800323c:	f043 0320 	orr.w	r3, r3, #32
 8003240:	6023      	str	r3, [r4, #0]
 8003242:	2378      	movs	r3, #120	; 0x78
 8003244:	4828      	ldr	r0, [pc, #160]	; (80032e8 <_printf_i+0x248>)
 8003246:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800324a:	e7e3      	b.n	8003214 <_printf_i+0x174>
 800324c:	065e      	lsls	r6, r3, #25
 800324e:	bf48      	it	mi
 8003250:	b2ad      	uxthmi	r5, r5
 8003252:	e7e6      	b.n	8003222 <_printf_i+0x182>
 8003254:	4616      	mov	r6, r2
 8003256:	e7bb      	b.n	80031d0 <_printf_i+0x130>
 8003258:	680b      	ldr	r3, [r1, #0]
 800325a:	6826      	ldr	r6, [r4, #0]
 800325c:	6960      	ldr	r0, [r4, #20]
 800325e:	1d1d      	adds	r5, r3, #4
 8003260:	600d      	str	r5, [r1, #0]
 8003262:	0635      	lsls	r5, r6, #24
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	d501      	bpl.n	800326c <_printf_i+0x1cc>
 8003268:	6018      	str	r0, [r3, #0]
 800326a:	e002      	b.n	8003272 <_printf_i+0x1d2>
 800326c:	0671      	lsls	r1, r6, #25
 800326e:	d5fb      	bpl.n	8003268 <_printf_i+0x1c8>
 8003270:	8018      	strh	r0, [r3, #0]
 8003272:	2300      	movs	r3, #0
 8003274:	6123      	str	r3, [r4, #16]
 8003276:	4616      	mov	r6, r2
 8003278:	e7ba      	b.n	80031f0 <_printf_i+0x150>
 800327a:	680b      	ldr	r3, [r1, #0]
 800327c:	1d1a      	adds	r2, r3, #4
 800327e:	600a      	str	r2, [r1, #0]
 8003280:	681e      	ldr	r6, [r3, #0]
 8003282:	6862      	ldr	r2, [r4, #4]
 8003284:	2100      	movs	r1, #0
 8003286:	4630      	mov	r0, r6
 8003288:	f7fc ffaa 	bl	80001e0 <memchr>
 800328c:	b108      	cbz	r0, 8003292 <_printf_i+0x1f2>
 800328e:	1b80      	subs	r0, r0, r6
 8003290:	6060      	str	r0, [r4, #4]
 8003292:	6863      	ldr	r3, [r4, #4]
 8003294:	6123      	str	r3, [r4, #16]
 8003296:	2300      	movs	r3, #0
 8003298:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800329c:	e7a8      	b.n	80031f0 <_printf_i+0x150>
 800329e:	6923      	ldr	r3, [r4, #16]
 80032a0:	4632      	mov	r2, r6
 80032a2:	4649      	mov	r1, r9
 80032a4:	4640      	mov	r0, r8
 80032a6:	47d0      	blx	sl
 80032a8:	3001      	adds	r0, #1
 80032aa:	d0ab      	beq.n	8003204 <_printf_i+0x164>
 80032ac:	6823      	ldr	r3, [r4, #0]
 80032ae:	079b      	lsls	r3, r3, #30
 80032b0:	d413      	bmi.n	80032da <_printf_i+0x23a>
 80032b2:	68e0      	ldr	r0, [r4, #12]
 80032b4:	9b03      	ldr	r3, [sp, #12]
 80032b6:	4298      	cmp	r0, r3
 80032b8:	bfb8      	it	lt
 80032ba:	4618      	movlt	r0, r3
 80032bc:	e7a4      	b.n	8003208 <_printf_i+0x168>
 80032be:	2301      	movs	r3, #1
 80032c0:	4632      	mov	r2, r6
 80032c2:	4649      	mov	r1, r9
 80032c4:	4640      	mov	r0, r8
 80032c6:	47d0      	blx	sl
 80032c8:	3001      	adds	r0, #1
 80032ca:	d09b      	beq.n	8003204 <_printf_i+0x164>
 80032cc:	3501      	adds	r5, #1
 80032ce:	68e3      	ldr	r3, [r4, #12]
 80032d0:	9903      	ldr	r1, [sp, #12]
 80032d2:	1a5b      	subs	r3, r3, r1
 80032d4:	42ab      	cmp	r3, r5
 80032d6:	dcf2      	bgt.n	80032be <_printf_i+0x21e>
 80032d8:	e7eb      	b.n	80032b2 <_printf_i+0x212>
 80032da:	2500      	movs	r5, #0
 80032dc:	f104 0619 	add.w	r6, r4, #25
 80032e0:	e7f5      	b.n	80032ce <_printf_i+0x22e>
 80032e2:	bf00      	nop
 80032e4:	080057f6 	.word	0x080057f6
 80032e8:	08005807 	.word	0x08005807

080032ec <siprintf>:
 80032ec:	b40e      	push	{r1, r2, r3}
 80032ee:	b500      	push	{lr}
 80032f0:	b09c      	sub	sp, #112	; 0x70
 80032f2:	ab1d      	add	r3, sp, #116	; 0x74
 80032f4:	9002      	str	r0, [sp, #8]
 80032f6:	9006      	str	r0, [sp, #24]
 80032f8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80032fc:	4809      	ldr	r0, [pc, #36]	; (8003324 <siprintf+0x38>)
 80032fe:	9107      	str	r1, [sp, #28]
 8003300:	9104      	str	r1, [sp, #16]
 8003302:	4909      	ldr	r1, [pc, #36]	; (8003328 <siprintf+0x3c>)
 8003304:	f853 2b04 	ldr.w	r2, [r3], #4
 8003308:	9105      	str	r1, [sp, #20]
 800330a:	6800      	ldr	r0, [r0, #0]
 800330c:	9301      	str	r3, [sp, #4]
 800330e:	a902      	add	r1, sp, #8
 8003310:	f001 fb34 	bl	800497c <_svfiprintf_r>
 8003314:	9b02      	ldr	r3, [sp, #8]
 8003316:	2200      	movs	r2, #0
 8003318:	701a      	strb	r2, [r3, #0]
 800331a:	b01c      	add	sp, #112	; 0x70
 800331c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003320:	b003      	add	sp, #12
 8003322:	4770      	bx	lr
 8003324:	20000004 	.word	0x20000004
 8003328:	ffff0208 	.word	0xffff0208

0800332c <quorem>:
 800332c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003330:	6903      	ldr	r3, [r0, #16]
 8003332:	690c      	ldr	r4, [r1, #16]
 8003334:	42a3      	cmp	r3, r4
 8003336:	4607      	mov	r7, r0
 8003338:	f2c0 8081 	blt.w	800343e <quorem+0x112>
 800333c:	3c01      	subs	r4, #1
 800333e:	f101 0814 	add.w	r8, r1, #20
 8003342:	f100 0514 	add.w	r5, r0, #20
 8003346:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800334a:	9301      	str	r3, [sp, #4]
 800334c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003350:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003354:	3301      	adds	r3, #1
 8003356:	429a      	cmp	r2, r3
 8003358:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800335c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003360:	fbb2 f6f3 	udiv	r6, r2, r3
 8003364:	d331      	bcc.n	80033ca <quorem+0x9e>
 8003366:	f04f 0e00 	mov.w	lr, #0
 800336a:	4640      	mov	r0, r8
 800336c:	46ac      	mov	ip, r5
 800336e:	46f2      	mov	sl, lr
 8003370:	f850 2b04 	ldr.w	r2, [r0], #4
 8003374:	b293      	uxth	r3, r2
 8003376:	fb06 e303 	mla	r3, r6, r3, lr
 800337a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800337e:	b29b      	uxth	r3, r3
 8003380:	ebaa 0303 	sub.w	r3, sl, r3
 8003384:	0c12      	lsrs	r2, r2, #16
 8003386:	f8dc a000 	ldr.w	sl, [ip]
 800338a:	fb06 e202 	mla	r2, r6, r2, lr
 800338e:	fa13 f38a 	uxtah	r3, r3, sl
 8003392:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8003396:	fa1f fa82 	uxth.w	sl, r2
 800339a:	f8dc 2000 	ldr.w	r2, [ip]
 800339e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80033a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80033a6:	b29b      	uxth	r3, r3
 80033a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80033ac:	4581      	cmp	r9, r0
 80033ae:	f84c 3b04 	str.w	r3, [ip], #4
 80033b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80033b6:	d2db      	bcs.n	8003370 <quorem+0x44>
 80033b8:	f855 300b 	ldr.w	r3, [r5, fp]
 80033bc:	b92b      	cbnz	r3, 80033ca <quorem+0x9e>
 80033be:	9b01      	ldr	r3, [sp, #4]
 80033c0:	3b04      	subs	r3, #4
 80033c2:	429d      	cmp	r5, r3
 80033c4:	461a      	mov	r2, r3
 80033c6:	d32e      	bcc.n	8003426 <quorem+0xfa>
 80033c8:	613c      	str	r4, [r7, #16]
 80033ca:	4638      	mov	r0, r7
 80033cc:	f001 f8c0 	bl	8004550 <__mcmp>
 80033d0:	2800      	cmp	r0, #0
 80033d2:	db24      	blt.n	800341e <quorem+0xf2>
 80033d4:	3601      	adds	r6, #1
 80033d6:	4628      	mov	r0, r5
 80033d8:	f04f 0c00 	mov.w	ip, #0
 80033dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80033e0:	f8d0 e000 	ldr.w	lr, [r0]
 80033e4:	b293      	uxth	r3, r2
 80033e6:	ebac 0303 	sub.w	r3, ip, r3
 80033ea:	0c12      	lsrs	r2, r2, #16
 80033ec:	fa13 f38e 	uxtah	r3, r3, lr
 80033f0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80033f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80033f8:	b29b      	uxth	r3, r3
 80033fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80033fe:	45c1      	cmp	r9, r8
 8003400:	f840 3b04 	str.w	r3, [r0], #4
 8003404:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8003408:	d2e8      	bcs.n	80033dc <quorem+0xb0>
 800340a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800340e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003412:	b922      	cbnz	r2, 800341e <quorem+0xf2>
 8003414:	3b04      	subs	r3, #4
 8003416:	429d      	cmp	r5, r3
 8003418:	461a      	mov	r2, r3
 800341a:	d30a      	bcc.n	8003432 <quorem+0x106>
 800341c:	613c      	str	r4, [r7, #16]
 800341e:	4630      	mov	r0, r6
 8003420:	b003      	add	sp, #12
 8003422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003426:	6812      	ldr	r2, [r2, #0]
 8003428:	3b04      	subs	r3, #4
 800342a:	2a00      	cmp	r2, #0
 800342c:	d1cc      	bne.n	80033c8 <quorem+0x9c>
 800342e:	3c01      	subs	r4, #1
 8003430:	e7c7      	b.n	80033c2 <quorem+0x96>
 8003432:	6812      	ldr	r2, [r2, #0]
 8003434:	3b04      	subs	r3, #4
 8003436:	2a00      	cmp	r2, #0
 8003438:	d1f0      	bne.n	800341c <quorem+0xf0>
 800343a:	3c01      	subs	r4, #1
 800343c:	e7eb      	b.n	8003416 <quorem+0xea>
 800343e:	2000      	movs	r0, #0
 8003440:	e7ee      	b.n	8003420 <quorem+0xf4>
 8003442:	0000      	movs	r0, r0
 8003444:	0000      	movs	r0, r0
	...

08003448 <_dtoa_r>:
 8003448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800344c:	ed2d 8b02 	vpush	{d8}
 8003450:	ec57 6b10 	vmov	r6, r7, d0
 8003454:	b095      	sub	sp, #84	; 0x54
 8003456:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8003458:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800345c:	9105      	str	r1, [sp, #20]
 800345e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8003462:	4604      	mov	r4, r0
 8003464:	9209      	str	r2, [sp, #36]	; 0x24
 8003466:	930f      	str	r3, [sp, #60]	; 0x3c
 8003468:	b975      	cbnz	r5, 8003488 <_dtoa_r+0x40>
 800346a:	2010      	movs	r0, #16
 800346c:	f000 fddc 	bl	8004028 <malloc>
 8003470:	4602      	mov	r2, r0
 8003472:	6260      	str	r0, [r4, #36]	; 0x24
 8003474:	b920      	cbnz	r0, 8003480 <_dtoa_r+0x38>
 8003476:	4bb2      	ldr	r3, [pc, #712]	; (8003740 <_dtoa_r+0x2f8>)
 8003478:	21ea      	movs	r1, #234	; 0xea
 800347a:	48b2      	ldr	r0, [pc, #712]	; (8003744 <_dtoa_r+0x2fc>)
 800347c:	f001 fb8e 	bl	8004b9c <__assert_func>
 8003480:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8003484:	6005      	str	r5, [r0, #0]
 8003486:	60c5      	str	r5, [r0, #12]
 8003488:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800348a:	6819      	ldr	r1, [r3, #0]
 800348c:	b151      	cbz	r1, 80034a4 <_dtoa_r+0x5c>
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	604a      	str	r2, [r1, #4]
 8003492:	2301      	movs	r3, #1
 8003494:	4093      	lsls	r3, r2
 8003496:	608b      	str	r3, [r1, #8]
 8003498:	4620      	mov	r0, r4
 800349a:	f000 fe1b 	bl	80040d4 <_Bfree>
 800349e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	1e3b      	subs	r3, r7, #0
 80034a6:	bfb9      	ittee	lt
 80034a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80034ac:	9303      	strlt	r3, [sp, #12]
 80034ae:	2300      	movge	r3, #0
 80034b0:	f8c8 3000 	strge.w	r3, [r8]
 80034b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80034b8:	4ba3      	ldr	r3, [pc, #652]	; (8003748 <_dtoa_r+0x300>)
 80034ba:	bfbc      	itt	lt
 80034bc:	2201      	movlt	r2, #1
 80034be:	f8c8 2000 	strlt.w	r2, [r8]
 80034c2:	ea33 0309 	bics.w	r3, r3, r9
 80034c6:	d11b      	bne.n	8003500 <_dtoa_r+0xb8>
 80034c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80034ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80034ce:	6013      	str	r3, [r2, #0]
 80034d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80034d4:	4333      	orrs	r3, r6
 80034d6:	f000 857a 	beq.w	8003fce <_dtoa_r+0xb86>
 80034da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80034dc:	b963      	cbnz	r3, 80034f8 <_dtoa_r+0xb0>
 80034de:	4b9b      	ldr	r3, [pc, #620]	; (800374c <_dtoa_r+0x304>)
 80034e0:	e024      	b.n	800352c <_dtoa_r+0xe4>
 80034e2:	4b9b      	ldr	r3, [pc, #620]	; (8003750 <_dtoa_r+0x308>)
 80034e4:	9300      	str	r3, [sp, #0]
 80034e6:	3308      	adds	r3, #8
 80034e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80034ea:	6013      	str	r3, [r2, #0]
 80034ec:	9800      	ldr	r0, [sp, #0]
 80034ee:	b015      	add	sp, #84	; 0x54
 80034f0:	ecbd 8b02 	vpop	{d8}
 80034f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034f8:	4b94      	ldr	r3, [pc, #592]	; (800374c <_dtoa_r+0x304>)
 80034fa:	9300      	str	r3, [sp, #0]
 80034fc:	3303      	adds	r3, #3
 80034fe:	e7f3      	b.n	80034e8 <_dtoa_r+0xa0>
 8003500:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003504:	2200      	movs	r2, #0
 8003506:	ec51 0b17 	vmov	r0, r1, d7
 800350a:	2300      	movs	r3, #0
 800350c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003510:	f7fd fada 	bl	8000ac8 <__aeabi_dcmpeq>
 8003514:	4680      	mov	r8, r0
 8003516:	b158      	cbz	r0, 8003530 <_dtoa_r+0xe8>
 8003518:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800351a:	2301      	movs	r3, #1
 800351c:	6013      	str	r3, [r2, #0]
 800351e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003520:	2b00      	cmp	r3, #0
 8003522:	f000 8551 	beq.w	8003fc8 <_dtoa_r+0xb80>
 8003526:	488b      	ldr	r0, [pc, #556]	; (8003754 <_dtoa_r+0x30c>)
 8003528:	6018      	str	r0, [r3, #0]
 800352a:	1e43      	subs	r3, r0, #1
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	e7dd      	b.n	80034ec <_dtoa_r+0xa4>
 8003530:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8003534:	aa12      	add	r2, sp, #72	; 0x48
 8003536:	a913      	add	r1, sp, #76	; 0x4c
 8003538:	4620      	mov	r0, r4
 800353a:	f001 f8ad 	bl	8004698 <__d2b>
 800353e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8003542:	4683      	mov	fp, r0
 8003544:	2d00      	cmp	r5, #0
 8003546:	d07c      	beq.n	8003642 <_dtoa_r+0x1fa>
 8003548:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800354a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800354e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003552:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8003556:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800355a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800355e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8003562:	4b7d      	ldr	r3, [pc, #500]	; (8003758 <_dtoa_r+0x310>)
 8003564:	2200      	movs	r2, #0
 8003566:	4630      	mov	r0, r6
 8003568:	4639      	mov	r1, r7
 800356a:	f7fc fe8d 	bl	8000288 <__aeabi_dsub>
 800356e:	a36e      	add	r3, pc, #440	; (adr r3, 8003728 <_dtoa_r+0x2e0>)
 8003570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003574:	f7fd f840 	bl	80005f8 <__aeabi_dmul>
 8003578:	a36d      	add	r3, pc, #436	; (adr r3, 8003730 <_dtoa_r+0x2e8>)
 800357a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800357e:	f7fc fe85 	bl	800028c <__adddf3>
 8003582:	4606      	mov	r6, r0
 8003584:	4628      	mov	r0, r5
 8003586:	460f      	mov	r7, r1
 8003588:	f7fc ffcc 	bl	8000524 <__aeabi_i2d>
 800358c:	a36a      	add	r3, pc, #424	; (adr r3, 8003738 <_dtoa_r+0x2f0>)
 800358e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003592:	f7fd f831 	bl	80005f8 <__aeabi_dmul>
 8003596:	4602      	mov	r2, r0
 8003598:	460b      	mov	r3, r1
 800359a:	4630      	mov	r0, r6
 800359c:	4639      	mov	r1, r7
 800359e:	f7fc fe75 	bl	800028c <__adddf3>
 80035a2:	4606      	mov	r6, r0
 80035a4:	460f      	mov	r7, r1
 80035a6:	f7fd fad7 	bl	8000b58 <__aeabi_d2iz>
 80035aa:	2200      	movs	r2, #0
 80035ac:	4682      	mov	sl, r0
 80035ae:	2300      	movs	r3, #0
 80035b0:	4630      	mov	r0, r6
 80035b2:	4639      	mov	r1, r7
 80035b4:	f7fd fa92 	bl	8000adc <__aeabi_dcmplt>
 80035b8:	b148      	cbz	r0, 80035ce <_dtoa_r+0x186>
 80035ba:	4650      	mov	r0, sl
 80035bc:	f7fc ffb2 	bl	8000524 <__aeabi_i2d>
 80035c0:	4632      	mov	r2, r6
 80035c2:	463b      	mov	r3, r7
 80035c4:	f7fd fa80 	bl	8000ac8 <__aeabi_dcmpeq>
 80035c8:	b908      	cbnz	r0, 80035ce <_dtoa_r+0x186>
 80035ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80035ce:	f1ba 0f16 	cmp.w	sl, #22
 80035d2:	d854      	bhi.n	800367e <_dtoa_r+0x236>
 80035d4:	4b61      	ldr	r3, [pc, #388]	; (800375c <_dtoa_r+0x314>)
 80035d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80035da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80035e2:	f7fd fa7b 	bl	8000adc <__aeabi_dcmplt>
 80035e6:	2800      	cmp	r0, #0
 80035e8:	d04b      	beq.n	8003682 <_dtoa_r+0x23a>
 80035ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80035ee:	2300      	movs	r3, #0
 80035f0:	930e      	str	r3, [sp, #56]	; 0x38
 80035f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80035f4:	1b5d      	subs	r5, r3, r5
 80035f6:	1e6b      	subs	r3, r5, #1
 80035f8:	9304      	str	r3, [sp, #16]
 80035fa:	bf43      	ittte	mi
 80035fc:	2300      	movmi	r3, #0
 80035fe:	f1c5 0801 	rsbmi	r8, r5, #1
 8003602:	9304      	strmi	r3, [sp, #16]
 8003604:	f04f 0800 	movpl.w	r8, #0
 8003608:	f1ba 0f00 	cmp.w	sl, #0
 800360c:	db3b      	blt.n	8003686 <_dtoa_r+0x23e>
 800360e:	9b04      	ldr	r3, [sp, #16]
 8003610:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8003614:	4453      	add	r3, sl
 8003616:	9304      	str	r3, [sp, #16]
 8003618:	2300      	movs	r3, #0
 800361a:	9306      	str	r3, [sp, #24]
 800361c:	9b05      	ldr	r3, [sp, #20]
 800361e:	2b09      	cmp	r3, #9
 8003620:	d869      	bhi.n	80036f6 <_dtoa_r+0x2ae>
 8003622:	2b05      	cmp	r3, #5
 8003624:	bfc4      	itt	gt
 8003626:	3b04      	subgt	r3, #4
 8003628:	9305      	strgt	r3, [sp, #20]
 800362a:	9b05      	ldr	r3, [sp, #20]
 800362c:	f1a3 0302 	sub.w	r3, r3, #2
 8003630:	bfcc      	ite	gt
 8003632:	2500      	movgt	r5, #0
 8003634:	2501      	movle	r5, #1
 8003636:	2b03      	cmp	r3, #3
 8003638:	d869      	bhi.n	800370e <_dtoa_r+0x2c6>
 800363a:	e8df f003 	tbb	[pc, r3]
 800363e:	4e2c      	.short	0x4e2c
 8003640:	5a4c      	.short	0x5a4c
 8003642:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8003646:	441d      	add	r5, r3
 8003648:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800364c:	2b20      	cmp	r3, #32
 800364e:	bfc1      	itttt	gt
 8003650:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8003654:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8003658:	fa09 f303 	lslgt.w	r3, r9, r3
 800365c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8003660:	bfda      	itte	le
 8003662:	f1c3 0320 	rsble	r3, r3, #32
 8003666:	fa06 f003 	lslle.w	r0, r6, r3
 800366a:	4318      	orrgt	r0, r3
 800366c:	f7fc ff4a 	bl	8000504 <__aeabi_ui2d>
 8003670:	2301      	movs	r3, #1
 8003672:	4606      	mov	r6, r0
 8003674:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8003678:	3d01      	subs	r5, #1
 800367a:	9310      	str	r3, [sp, #64]	; 0x40
 800367c:	e771      	b.n	8003562 <_dtoa_r+0x11a>
 800367e:	2301      	movs	r3, #1
 8003680:	e7b6      	b.n	80035f0 <_dtoa_r+0x1a8>
 8003682:	900e      	str	r0, [sp, #56]	; 0x38
 8003684:	e7b5      	b.n	80035f2 <_dtoa_r+0x1aa>
 8003686:	f1ca 0300 	rsb	r3, sl, #0
 800368a:	9306      	str	r3, [sp, #24]
 800368c:	2300      	movs	r3, #0
 800368e:	eba8 080a 	sub.w	r8, r8, sl
 8003692:	930d      	str	r3, [sp, #52]	; 0x34
 8003694:	e7c2      	b.n	800361c <_dtoa_r+0x1d4>
 8003696:	2300      	movs	r3, #0
 8003698:	9308      	str	r3, [sp, #32]
 800369a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800369c:	2b00      	cmp	r3, #0
 800369e:	dc39      	bgt.n	8003714 <_dtoa_r+0x2cc>
 80036a0:	f04f 0901 	mov.w	r9, #1
 80036a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80036a8:	464b      	mov	r3, r9
 80036aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80036ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80036b0:	2200      	movs	r2, #0
 80036b2:	6042      	str	r2, [r0, #4]
 80036b4:	2204      	movs	r2, #4
 80036b6:	f102 0614 	add.w	r6, r2, #20
 80036ba:	429e      	cmp	r6, r3
 80036bc:	6841      	ldr	r1, [r0, #4]
 80036be:	d92f      	bls.n	8003720 <_dtoa_r+0x2d8>
 80036c0:	4620      	mov	r0, r4
 80036c2:	f000 fcc7 	bl	8004054 <_Balloc>
 80036c6:	9000      	str	r0, [sp, #0]
 80036c8:	2800      	cmp	r0, #0
 80036ca:	d14b      	bne.n	8003764 <_dtoa_r+0x31c>
 80036cc:	4b24      	ldr	r3, [pc, #144]	; (8003760 <_dtoa_r+0x318>)
 80036ce:	4602      	mov	r2, r0
 80036d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80036d4:	e6d1      	b.n	800347a <_dtoa_r+0x32>
 80036d6:	2301      	movs	r3, #1
 80036d8:	e7de      	b.n	8003698 <_dtoa_r+0x250>
 80036da:	2300      	movs	r3, #0
 80036dc:	9308      	str	r3, [sp, #32]
 80036de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80036e0:	eb0a 0903 	add.w	r9, sl, r3
 80036e4:	f109 0301 	add.w	r3, r9, #1
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	9301      	str	r3, [sp, #4]
 80036ec:	bfb8      	it	lt
 80036ee:	2301      	movlt	r3, #1
 80036f0:	e7dd      	b.n	80036ae <_dtoa_r+0x266>
 80036f2:	2301      	movs	r3, #1
 80036f4:	e7f2      	b.n	80036dc <_dtoa_r+0x294>
 80036f6:	2501      	movs	r5, #1
 80036f8:	2300      	movs	r3, #0
 80036fa:	9305      	str	r3, [sp, #20]
 80036fc:	9508      	str	r5, [sp, #32]
 80036fe:	f04f 39ff 	mov.w	r9, #4294967295
 8003702:	2200      	movs	r2, #0
 8003704:	f8cd 9004 	str.w	r9, [sp, #4]
 8003708:	2312      	movs	r3, #18
 800370a:	9209      	str	r2, [sp, #36]	; 0x24
 800370c:	e7cf      	b.n	80036ae <_dtoa_r+0x266>
 800370e:	2301      	movs	r3, #1
 8003710:	9308      	str	r3, [sp, #32]
 8003712:	e7f4      	b.n	80036fe <_dtoa_r+0x2b6>
 8003714:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8003718:	f8cd 9004 	str.w	r9, [sp, #4]
 800371c:	464b      	mov	r3, r9
 800371e:	e7c6      	b.n	80036ae <_dtoa_r+0x266>
 8003720:	3101      	adds	r1, #1
 8003722:	6041      	str	r1, [r0, #4]
 8003724:	0052      	lsls	r2, r2, #1
 8003726:	e7c6      	b.n	80036b6 <_dtoa_r+0x26e>
 8003728:	636f4361 	.word	0x636f4361
 800372c:	3fd287a7 	.word	0x3fd287a7
 8003730:	8b60c8b3 	.word	0x8b60c8b3
 8003734:	3fc68a28 	.word	0x3fc68a28
 8003738:	509f79fb 	.word	0x509f79fb
 800373c:	3fd34413 	.word	0x3fd34413
 8003740:	08005825 	.word	0x08005825
 8003744:	0800583c 	.word	0x0800583c
 8003748:	7ff00000 	.word	0x7ff00000
 800374c:	08005821 	.word	0x08005821
 8003750:	08005818 	.word	0x08005818
 8003754:	080057f5 	.word	0x080057f5
 8003758:	3ff80000 	.word	0x3ff80000
 800375c:	08005938 	.word	0x08005938
 8003760:	0800589b 	.word	0x0800589b
 8003764:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003766:	9a00      	ldr	r2, [sp, #0]
 8003768:	601a      	str	r2, [r3, #0]
 800376a:	9b01      	ldr	r3, [sp, #4]
 800376c:	2b0e      	cmp	r3, #14
 800376e:	f200 80ad 	bhi.w	80038cc <_dtoa_r+0x484>
 8003772:	2d00      	cmp	r5, #0
 8003774:	f000 80aa 	beq.w	80038cc <_dtoa_r+0x484>
 8003778:	f1ba 0f00 	cmp.w	sl, #0
 800377c:	dd36      	ble.n	80037ec <_dtoa_r+0x3a4>
 800377e:	4ac3      	ldr	r2, [pc, #780]	; (8003a8c <_dtoa_r+0x644>)
 8003780:	f00a 030f 	and.w	r3, sl, #15
 8003784:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8003788:	ed93 7b00 	vldr	d7, [r3]
 800378c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8003790:	ea4f 172a 	mov.w	r7, sl, asr #4
 8003794:	eeb0 8a47 	vmov.f32	s16, s14
 8003798:	eef0 8a67 	vmov.f32	s17, s15
 800379c:	d016      	beq.n	80037cc <_dtoa_r+0x384>
 800379e:	4bbc      	ldr	r3, [pc, #752]	; (8003a90 <_dtoa_r+0x648>)
 80037a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80037a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80037a8:	f7fd f850 	bl	800084c <__aeabi_ddiv>
 80037ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80037b0:	f007 070f 	and.w	r7, r7, #15
 80037b4:	2503      	movs	r5, #3
 80037b6:	4eb6      	ldr	r6, [pc, #728]	; (8003a90 <_dtoa_r+0x648>)
 80037b8:	b957      	cbnz	r7, 80037d0 <_dtoa_r+0x388>
 80037ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80037be:	ec53 2b18 	vmov	r2, r3, d8
 80037c2:	f7fd f843 	bl	800084c <__aeabi_ddiv>
 80037c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80037ca:	e029      	b.n	8003820 <_dtoa_r+0x3d8>
 80037cc:	2502      	movs	r5, #2
 80037ce:	e7f2      	b.n	80037b6 <_dtoa_r+0x36e>
 80037d0:	07f9      	lsls	r1, r7, #31
 80037d2:	d508      	bpl.n	80037e6 <_dtoa_r+0x39e>
 80037d4:	ec51 0b18 	vmov	r0, r1, d8
 80037d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80037dc:	f7fc ff0c 	bl	80005f8 <__aeabi_dmul>
 80037e0:	ec41 0b18 	vmov	d8, r0, r1
 80037e4:	3501      	adds	r5, #1
 80037e6:	107f      	asrs	r7, r7, #1
 80037e8:	3608      	adds	r6, #8
 80037ea:	e7e5      	b.n	80037b8 <_dtoa_r+0x370>
 80037ec:	f000 80a6 	beq.w	800393c <_dtoa_r+0x4f4>
 80037f0:	f1ca 0600 	rsb	r6, sl, #0
 80037f4:	4ba5      	ldr	r3, [pc, #660]	; (8003a8c <_dtoa_r+0x644>)
 80037f6:	4fa6      	ldr	r7, [pc, #664]	; (8003a90 <_dtoa_r+0x648>)
 80037f8:	f006 020f 	and.w	r2, r6, #15
 80037fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003804:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003808:	f7fc fef6 	bl	80005f8 <__aeabi_dmul>
 800380c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003810:	1136      	asrs	r6, r6, #4
 8003812:	2300      	movs	r3, #0
 8003814:	2502      	movs	r5, #2
 8003816:	2e00      	cmp	r6, #0
 8003818:	f040 8085 	bne.w	8003926 <_dtoa_r+0x4de>
 800381c:	2b00      	cmp	r3, #0
 800381e:	d1d2      	bne.n	80037c6 <_dtoa_r+0x37e>
 8003820:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003822:	2b00      	cmp	r3, #0
 8003824:	f000 808c 	beq.w	8003940 <_dtoa_r+0x4f8>
 8003828:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800382c:	4b99      	ldr	r3, [pc, #612]	; (8003a94 <_dtoa_r+0x64c>)
 800382e:	2200      	movs	r2, #0
 8003830:	4630      	mov	r0, r6
 8003832:	4639      	mov	r1, r7
 8003834:	f7fd f952 	bl	8000adc <__aeabi_dcmplt>
 8003838:	2800      	cmp	r0, #0
 800383a:	f000 8081 	beq.w	8003940 <_dtoa_r+0x4f8>
 800383e:	9b01      	ldr	r3, [sp, #4]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d07d      	beq.n	8003940 <_dtoa_r+0x4f8>
 8003844:	f1b9 0f00 	cmp.w	r9, #0
 8003848:	dd3c      	ble.n	80038c4 <_dtoa_r+0x47c>
 800384a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800384e:	9307      	str	r3, [sp, #28]
 8003850:	2200      	movs	r2, #0
 8003852:	4b91      	ldr	r3, [pc, #580]	; (8003a98 <_dtoa_r+0x650>)
 8003854:	4630      	mov	r0, r6
 8003856:	4639      	mov	r1, r7
 8003858:	f7fc fece 	bl	80005f8 <__aeabi_dmul>
 800385c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003860:	3501      	adds	r5, #1
 8003862:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8003866:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800386a:	4628      	mov	r0, r5
 800386c:	f7fc fe5a 	bl	8000524 <__aeabi_i2d>
 8003870:	4632      	mov	r2, r6
 8003872:	463b      	mov	r3, r7
 8003874:	f7fc fec0 	bl	80005f8 <__aeabi_dmul>
 8003878:	4b88      	ldr	r3, [pc, #544]	; (8003a9c <_dtoa_r+0x654>)
 800387a:	2200      	movs	r2, #0
 800387c:	f7fc fd06 	bl	800028c <__adddf3>
 8003880:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8003884:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003888:	9303      	str	r3, [sp, #12]
 800388a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800388c:	2b00      	cmp	r3, #0
 800388e:	d15c      	bne.n	800394a <_dtoa_r+0x502>
 8003890:	4b83      	ldr	r3, [pc, #524]	; (8003aa0 <_dtoa_r+0x658>)
 8003892:	2200      	movs	r2, #0
 8003894:	4630      	mov	r0, r6
 8003896:	4639      	mov	r1, r7
 8003898:	f7fc fcf6 	bl	8000288 <__aeabi_dsub>
 800389c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80038a0:	4606      	mov	r6, r0
 80038a2:	460f      	mov	r7, r1
 80038a4:	f7fd f938 	bl	8000b18 <__aeabi_dcmpgt>
 80038a8:	2800      	cmp	r0, #0
 80038aa:	f040 8296 	bne.w	8003dda <_dtoa_r+0x992>
 80038ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80038b2:	4630      	mov	r0, r6
 80038b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80038b8:	4639      	mov	r1, r7
 80038ba:	f7fd f90f 	bl	8000adc <__aeabi_dcmplt>
 80038be:	2800      	cmp	r0, #0
 80038c0:	f040 8288 	bne.w	8003dd4 <_dtoa_r+0x98c>
 80038c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80038c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80038cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	f2c0 8158 	blt.w	8003b84 <_dtoa_r+0x73c>
 80038d4:	f1ba 0f0e 	cmp.w	sl, #14
 80038d8:	f300 8154 	bgt.w	8003b84 <_dtoa_r+0x73c>
 80038dc:	4b6b      	ldr	r3, [pc, #428]	; (8003a8c <_dtoa_r+0x644>)
 80038de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80038e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80038e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	f280 80e3 	bge.w	8003ab4 <_dtoa_r+0x66c>
 80038ee:	9b01      	ldr	r3, [sp, #4]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	f300 80df 	bgt.w	8003ab4 <_dtoa_r+0x66c>
 80038f6:	f040 826d 	bne.w	8003dd4 <_dtoa_r+0x98c>
 80038fa:	4b69      	ldr	r3, [pc, #420]	; (8003aa0 <_dtoa_r+0x658>)
 80038fc:	2200      	movs	r2, #0
 80038fe:	4640      	mov	r0, r8
 8003900:	4649      	mov	r1, r9
 8003902:	f7fc fe79 	bl	80005f8 <__aeabi_dmul>
 8003906:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800390a:	f7fd f8fb 	bl	8000b04 <__aeabi_dcmpge>
 800390e:	9e01      	ldr	r6, [sp, #4]
 8003910:	4637      	mov	r7, r6
 8003912:	2800      	cmp	r0, #0
 8003914:	f040 8243 	bne.w	8003d9e <_dtoa_r+0x956>
 8003918:	9d00      	ldr	r5, [sp, #0]
 800391a:	2331      	movs	r3, #49	; 0x31
 800391c:	f805 3b01 	strb.w	r3, [r5], #1
 8003920:	f10a 0a01 	add.w	sl, sl, #1
 8003924:	e23f      	b.n	8003da6 <_dtoa_r+0x95e>
 8003926:	07f2      	lsls	r2, r6, #31
 8003928:	d505      	bpl.n	8003936 <_dtoa_r+0x4ee>
 800392a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800392e:	f7fc fe63 	bl	80005f8 <__aeabi_dmul>
 8003932:	3501      	adds	r5, #1
 8003934:	2301      	movs	r3, #1
 8003936:	1076      	asrs	r6, r6, #1
 8003938:	3708      	adds	r7, #8
 800393a:	e76c      	b.n	8003816 <_dtoa_r+0x3ce>
 800393c:	2502      	movs	r5, #2
 800393e:	e76f      	b.n	8003820 <_dtoa_r+0x3d8>
 8003940:	9b01      	ldr	r3, [sp, #4]
 8003942:	f8cd a01c 	str.w	sl, [sp, #28]
 8003946:	930c      	str	r3, [sp, #48]	; 0x30
 8003948:	e78d      	b.n	8003866 <_dtoa_r+0x41e>
 800394a:	9900      	ldr	r1, [sp, #0]
 800394c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800394e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003950:	4b4e      	ldr	r3, [pc, #312]	; (8003a8c <_dtoa_r+0x644>)
 8003952:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003956:	4401      	add	r1, r0
 8003958:	9102      	str	r1, [sp, #8]
 800395a:	9908      	ldr	r1, [sp, #32]
 800395c:	eeb0 8a47 	vmov.f32	s16, s14
 8003960:	eef0 8a67 	vmov.f32	s17, s15
 8003964:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8003968:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800396c:	2900      	cmp	r1, #0
 800396e:	d045      	beq.n	80039fc <_dtoa_r+0x5b4>
 8003970:	494c      	ldr	r1, [pc, #304]	; (8003aa4 <_dtoa_r+0x65c>)
 8003972:	2000      	movs	r0, #0
 8003974:	f7fc ff6a 	bl	800084c <__aeabi_ddiv>
 8003978:	ec53 2b18 	vmov	r2, r3, d8
 800397c:	f7fc fc84 	bl	8000288 <__aeabi_dsub>
 8003980:	9d00      	ldr	r5, [sp, #0]
 8003982:	ec41 0b18 	vmov	d8, r0, r1
 8003986:	4639      	mov	r1, r7
 8003988:	4630      	mov	r0, r6
 800398a:	f7fd f8e5 	bl	8000b58 <__aeabi_d2iz>
 800398e:	900c      	str	r0, [sp, #48]	; 0x30
 8003990:	f7fc fdc8 	bl	8000524 <__aeabi_i2d>
 8003994:	4602      	mov	r2, r0
 8003996:	460b      	mov	r3, r1
 8003998:	4630      	mov	r0, r6
 800399a:	4639      	mov	r1, r7
 800399c:	f7fc fc74 	bl	8000288 <__aeabi_dsub>
 80039a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80039a2:	3330      	adds	r3, #48	; 0x30
 80039a4:	f805 3b01 	strb.w	r3, [r5], #1
 80039a8:	ec53 2b18 	vmov	r2, r3, d8
 80039ac:	4606      	mov	r6, r0
 80039ae:	460f      	mov	r7, r1
 80039b0:	f7fd f894 	bl	8000adc <__aeabi_dcmplt>
 80039b4:	2800      	cmp	r0, #0
 80039b6:	d165      	bne.n	8003a84 <_dtoa_r+0x63c>
 80039b8:	4632      	mov	r2, r6
 80039ba:	463b      	mov	r3, r7
 80039bc:	4935      	ldr	r1, [pc, #212]	; (8003a94 <_dtoa_r+0x64c>)
 80039be:	2000      	movs	r0, #0
 80039c0:	f7fc fc62 	bl	8000288 <__aeabi_dsub>
 80039c4:	ec53 2b18 	vmov	r2, r3, d8
 80039c8:	f7fd f888 	bl	8000adc <__aeabi_dcmplt>
 80039cc:	2800      	cmp	r0, #0
 80039ce:	f040 80b9 	bne.w	8003b44 <_dtoa_r+0x6fc>
 80039d2:	9b02      	ldr	r3, [sp, #8]
 80039d4:	429d      	cmp	r5, r3
 80039d6:	f43f af75 	beq.w	80038c4 <_dtoa_r+0x47c>
 80039da:	4b2f      	ldr	r3, [pc, #188]	; (8003a98 <_dtoa_r+0x650>)
 80039dc:	ec51 0b18 	vmov	r0, r1, d8
 80039e0:	2200      	movs	r2, #0
 80039e2:	f7fc fe09 	bl	80005f8 <__aeabi_dmul>
 80039e6:	4b2c      	ldr	r3, [pc, #176]	; (8003a98 <_dtoa_r+0x650>)
 80039e8:	ec41 0b18 	vmov	d8, r0, r1
 80039ec:	2200      	movs	r2, #0
 80039ee:	4630      	mov	r0, r6
 80039f0:	4639      	mov	r1, r7
 80039f2:	f7fc fe01 	bl	80005f8 <__aeabi_dmul>
 80039f6:	4606      	mov	r6, r0
 80039f8:	460f      	mov	r7, r1
 80039fa:	e7c4      	b.n	8003986 <_dtoa_r+0x53e>
 80039fc:	ec51 0b17 	vmov	r0, r1, d7
 8003a00:	f7fc fdfa 	bl	80005f8 <__aeabi_dmul>
 8003a04:	9b02      	ldr	r3, [sp, #8]
 8003a06:	9d00      	ldr	r5, [sp, #0]
 8003a08:	930c      	str	r3, [sp, #48]	; 0x30
 8003a0a:	ec41 0b18 	vmov	d8, r0, r1
 8003a0e:	4639      	mov	r1, r7
 8003a10:	4630      	mov	r0, r6
 8003a12:	f7fd f8a1 	bl	8000b58 <__aeabi_d2iz>
 8003a16:	9011      	str	r0, [sp, #68]	; 0x44
 8003a18:	f7fc fd84 	bl	8000524 <__aeabi_i2d>
 8003a1c:	4602      	mov	r2, r0
 8003a1e:	460b      	mov	r3, r1
 8003a20:	4630      	mov	r0, r6
 8003a22:	4639      	mov	r1, r7
 8003a24:	f7fc fc30 	bl	8000288 <__aeabi_dsub>
 8003a28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003a2a:	3330      	adds	r3, #48	; 0x30
 8003a2c:	f805 3b01 	strb.w	r3, [r5], #1
 8003a30:	9b02      	ldr	r3, [sp, #8]
 8003a32:	429d      	cmp	r5, r3
 8003a34:	4606      	mov	r6, r0
 8003a36:	460f      	mov	r7, r1
 8003a38:	f04f 0200 	mov.w	r2, #0
 8003a3c:	d134      	bne.n	8003aa8 <_dtoa_r+0x660>
 8003a3e:	4b19      	ldr	r3, [pc, #100]	; (8003aa4 <_dtoa_r+0x65c>)
 8003a40:	ec51 0b18 	vmov	r0, r1, d8
 8003a44:	f7fc fc22 	bl	800028c <__adddf3>
 8003a48:	4602      	mov	r2, r0
 8003a4a:	460b      	mov	r3, r1
 8003a4c:	4630      	mov	r0, r6
 8003a4e:	4639      	mov	r1, r7
 8003a50:	f7fd f862 	bl	8000b18 <__aeabi_dcmpgt>
 8003a54:	2800      	cmp	r0, #0
 8003a56:	d175      	bne.n	8003b44 <_dtoa_r+0x6fc>
 8003a58:	ec53 2b18 	vmov	r2, r3, d8
 8003a5c:	4911      	ldr	r1, [pc, #68]	; (8003aa4 <_dtoa_r+0x65c>)
 8003a5e:	2000      	movs	r0, #0
 8003a60:	f7fc fc12 	bl	8000288 <__aeabi_dsub>
 8003a64:	4602      	mov	r2, r0
 8003a66:	460b      	mov	r3, r1
 8003a68:	4630      	mov	r0, r6
 8003a6a:	4639      	mov	r1, r7
 8003a6c:	f7fd f836 	bl	8000adc <__aeabi_dcmplt>
 8003a70:	2800      	cmp	r0, #0
 8003a72:	f43f af27 	beq.w	80038c4 <_dtoa_r+0x47c>
 8003a76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003a78:	1e6b      	subs	r3, r5, #1
 8003a7a:	930c      	str	r3, [sp, #48]	; 0x30
 8003a7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8003a80:	2b30      	cmp	r3, #48	; 0x30
 8003a82:	d0f8      	beq.n	8003a76 <_dtoa_r+0x62e>
 8003a84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8003a88:	e04a      	b.n	8003b20 <_dtoa_r+0x6d8>
 8003a8a:	bf00      	nop
 8003a8c:	08005938 	.word	0x08005938
 8003a90:	08005910 	.word	0x08005910
 8003a94:	3ff00000 	.word	0x3ff00000
 8003a98:	40240000 	.word	0x40240000
 8003a9c:	401c0000 	.word	0x401c0000
 8003aa0:	40140000 	.word	0x40140000
 8003aa4:	3fe00000 	.word	0x3fe00000
 8003aa8:	4baf      	ldr	r3, [pc, #700]	; (8003d68 <_dtoa_r+0x920>)
 8003aaa:	f7fc fda5 	bl	80005f8 <__aeabi_dmul>
 8003aae:	4606      	mov	r6, r0
 8003ab0:	460f      	mov	r7, r1
 8003ab2:	e7ac      	b.n	8003a0e <_dtoa_r+0x5c6>
 8003ab4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8003ab8:	9d00      	ldr	r5, [sp, #0]
 8003aba:	4642      	mov	r2, r8
 8003abc:	464b      	mov	r3, r9
 8003abe:	4630      	mov	r0, r6
 8003ac0:	4639      	mov	r1, r7
 8003ac2:	f7fc fec3 	bl	800084c <__aeabi_ddiv>
 8003ac6:	f7fd f847 	bl	8000b58 <__aeabi_d2iz>
 8003aca:	9002      	str	r0, [sp, #8]
 8003acc:	f7fc fd2a 	bl	8000524 <__aeabi_i2d>
 8003ad0:	4642      	mov	r2, r8
 8003ad2:	464b      	mov	r3, r9
 8003ad4:	f7fc fd90 	bl	80005f8 <__aeabi_dmul>
 8003ad8:	4602      	mov	r2, r0
 8003ada:	460b      	mov	r3, r1
 8003adc:	4630      	mov	r0, r6
 8003ade:	4639      	mov	r1, r7
 8003ae0:	f7fc fbd2 	bl	8000288 <__aeabi_dsub>
 8003ae4:	9e02      	ldr	r6, [sp, #8]
 8003ae6:	9f01      	ldr	r7, [sp, #4]
 8003ae8:	3630      	adds	r6, #48	; 0x30
 8003aea:	f805 6b01 	strb.w	r6, [r5], #1
 8003aee:	9e00      	ldr	r6, [sp, #0]
 8003af0:	1bae      	subs	r6, r5, r6
 8003af2:	42b7      	cmp	r7, r6
 8003af4:	4602      	mov	r2, r0
 8003af6:	460b      	mov	r3, r1
 8003af8:	d137      	bne.n	8003b6a <_dtoa_r+0x722>
 8003afa:	f7fc fbc7 	bl	800028c <__adddf3>
 8003afe:	4642      	mov	r2, r8
 8003b00:	464b      	mov	r3, r9
 8003b02:	4606      	mov	r6, r0
 8003b04:	460f      	mov	r7, r1
 8003b06:	f7fd f807 	bl	8000b18 <__aeabi_dcmpgt>
 8003b0a:	b9c8      	cbnz	r0, 8003b40 <_dtoa_r+0x6f8>
 8003b0c:	4642      	mov	r2, r8
 8003b0e:	464b      	mov	r3, r9
 8003b10:	4630      	mov	r0, r6
 8003b12:	4639      	mov	r1, r7
 8003b14:	f7fc ffd8 	bl	8000ac8 <__aeabi_dcmpeq>
 8003b18:	b110      	cbz	r0, 8003b20 <_dtoa_r+0x6d8>
 8003b1a:	9b02      	ldr	r3, [sp, #8]
 8003b1c:	07d9      	lsls	r1, r3, #31
 8003b1e:	d40f      	bmi.n	8003b40 <_dtoa_r+0x6f8>
 8003b20:	4620      	mov	r0, r4
 8003b22:	4659      	mov	r1, fp
 8003b24:	f000 fad6 	bl	80040d4 <_Bfree>
 8003b28:	2300      	movs	r3, #0
 8003b2a:	702b      	strb	r3, [r5, #0]
 8003b2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003b2e:	f10a 0001 	add.w	r0, sl, #1
 8003b32:	6018      	str	r0, [r3, #0]
 8003b34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	f43f acd8 	beq.w	80034ec <_dtoa_r+0xa4>
 8003b3c:	601d      	str	r5, [r3, #0]
 8003b3e:	e4d5      	b.n	80034ec <_dtoa_r+0xa4>
 8003b40:	f8cd a01c 	str.w	sl, [sp, #28]
 8003b44:	462b      	mov	r3, r5
 8003b46:	461d      	mov	r5, r3
 8003b48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003b4c:	2a39      	cmp	r2, #57	; 0x39
 8003b4e:	d108      	bne.n	8003b62 <_dtoa_r+0x71a>
 8003b50:	9a00      	ldr	r2, [sp, #0]
 8003b52:	429a      	cmp	r2, r3
 8003b54:	d1f7      	bne.n	8003b46 <_dtoa_r+0x6fe>
 8003b56:	9a07      	ldr	r2, [sp, #28]
 8003b58:	9900      	ldr	r1, [sp, #0]
 8003b5a:	3201      	adds	r2, #1
 8003b5c:	9207      	str	r2, [sp, #28]
 8003b5e:	2230      	movs	r2, #48	; 0x30
 8003b60:	700a      	strb	r2, [r1, #0]
 8003b62:	781a      	ldrb	r2, [r3, #0]
 8003b64:	3201      	adds	r2, #1
 8003b66:	701a      	strb	r2, [r3, #0]
 8003b68:	e78c      	b.n	8003a84 <_dtoa_r+0x63c>
 8003b6a:	4b7f      	ldr	r3, [pc, #508]	; (8003d68 <_dtoa_r+0x920>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	f7fc fd43 	bl	80005f8 <__aeabi_dmul>
 8003b72:	2200      	movs	r2, #0
 8003b74:	2300      	movs	r3, #0
 8003b76:	4606      	mov	r6, r0
 8003b78:	460f      	mov	r7, r1
 8003b7a:	f7fc ffa5 	bl	8000ac8 <__aeabi_dcmpeq>
 8003b7e:	2800      	cmp	r0, #0
 8003b80:	d09b      	beq.n	8003aba <_dtoa_r+0x672>
 8003b82:	e7cd      	b.n	8003b20 <_dtoa_r+0x6d8>
 8003b84:	9a08      	ldr	r2, [sp, #32]
 8003b86:	2a00      	cmp	r2, #0
 8003b88:	f000 80c4 	beq.w	8003d14 <_dtoa_r+0x8cc>
 8003b8c:	9a05      	ldr	r2, [sp, #20]
 8003b8e:	2a01      	cmp	r2, #1
 8003b90:	f300 80a8 	bgt.w	8003ce4 <_dtoa_r+0x89c>
 8003b94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003b96:	2a00      	cmp	r2, #0
 8003b98:	f000 80a0 	beq.w	8003cdc <_dtoa_r+0x894>
 8003b9c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8003ba0:	9e06      	ldr	r6, [sp, #24]
 8003ba2:	4645      	mov	r5, r8
 8003ba4:	9a04      	ldr	r2, [sp, #16]
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	441a      	add	r2, r3
 8003baa:	4620      	mov	r0, r4
 8003bac:	4498      	add	r8, r3
 8003bae:	9204      	str	r2, [sp, #16]
 8003bb0:	f000 fb4c 	bl	800424c <__i2b>
 8003bb4:	4607      	mov	r7, r0
 8003bb6:	2d00      	cmp	r5, #0
 8003bb8:	dd0b      	ble.n	8003bd2 <_dtoa_r+0x78a>
 8003bba:	9b04      	ldr	r3, [sp, #16]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	dd08      	ble.n	8003bd2 <_dtoa_r+0x78a>
 8003bc0:	42ab      	cmp	r3, r5
 8003bc2:	9a04      	ldr	r2, [sp, #16]
 8003bc4:	bfa8      	it	ge
 8003bc6:	462b      	movge	r3, r5
 8003bc8:	eba8 0803 	sub.w	r8, r8, r3
 8003bcc:	1aed      	subs	r5, r5, r3
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	9304      	str	r3, [sp, #16]
 8003bd2:	9b06      	ldr	r3, [sp, #24]
 8003bd4:	b1fb      	cbz	r3, 8003c16 <_dtoa_r+0x7ce>
 8003bd6:	9b08      	ldr	r3, [sp, #32]
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 809f 	beq.w	8003d1c <_dtoa_r+0x8d4>
 8003bde:	2e00      	cmp	r6, #0
 8003be0:	dd11      	ble.n	8003c06 <_dtoa_r+0x7be>
 8003be2:	4639      	mov	r1, r7
 8003be4:	4632      	mov	r2, r6
 8003be6:	4620      	mov	r0, r4
 8003be8:	f000 fbec 	bl	80043c4 <__pow5mult>
 8003bec:	465a      	mov	r2, fp
 8003bee:	4601      	mov	r1, r0
 8003bf0:	4607      	mov	r7, r0
 8003bf2:	4620      	mov	r0, r4
 8003bf4:	f000 fb40 	bl	8004278 <__multiply>
 8003bf8:	4659      	mov	r1, fp
 8003bfa:	9007      	str	r0, [sp, #28]
 8003bfc:	4620      	mov	r0, r4
 8003bfe:	f000 fa69 	bl	80040d4 <_Bfree>
 8003c02:	9b07      	ldr	r3, [sp, #28]
 8003c04:	469b      	mov	fp, r3
 8003c06:	9b06      	ldr	r3, [sp, #24]
 8003c08:	1b9a      	subs	r2, r3, r6
 8003c0a:	d004      	beq.n	8003c16 <_dtoa_r+0x7ce>
 8003c0c:	4659      	mov	r1, fp
 8003c0e:	4620      	mov	r0, r4
 8003c10:	f000 fbd8 	bl	80043c4 <__pow5mult>
 8003c14:	4683      	mov	fp, r0
 8003c16:	2101      	movs	r1, #1
 8003c18:	4620      	mov	r0, r4
 8003c1a:	f000 fb17 	bl	800424c <__i2b>
 8003c1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	4606      	mov	r6, r0
 8003c24:	dd7c      	ble.n	8003d20 <_dtoa_r+0x8d8>
 8003c26:	461a      	mov	r2, r3
 8003c28:	4601      	mov	r1, r0
 8003c2a:	4620      	mov	r0, r4
 8003c2c:	f000 fbca 	bl	80043c4 <__pow5mult>
 8003c30:	9b05      	ldr	r3, [sp, #20]
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	4606      	mov	r6, r0
 8003c36:	dd76      	ble.n	8003d26 <_dtoa_r+0x8de>
 8003c38:	2300      	movs	r3, #0
 8003c3a:	9306      	str	r3, [sp, #24]
 8003c3c:	6933      	ldr	r3, [r6, #16]
 8003c3e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8003c42:	6918      	ldr	r0, [r3, #16]
 8003c44:	f000 fab2 	bl	80041ac <__hi0bits>
 8003c48:	f1c0 0020 	rsb	r0, r0, #32
 8003c4c:	9b04      	ldr	r3, [sp, #16]
 8003c4e:	4418      	add	r0, r3
 8003c50:	f010 001f 	ands.w	r0, r0, #31
 8003c54:	f000 8086 	beq.w	8003d64 <_dtoa_r+0x91c>
 8003c58:	f1c0 0320 	rsb	r3, r0, #32
 8003c5c:	2b04      	cmp	r3, #4
 8003c5e:	dd7f      	ble.n	8003d60 <_dtoa_r+0x918>
 8003c60:	f1c0 001c 	rsb	r0, r0, #28
 8003c64:	9b04      	ldr	r3, [sp, #16]
 8003c66:	4403      	add	r3, r0
 8003c68:	4480      	add	r8, r0
 8003c6a:	4405      	add	r5, r0
 8003c6c:	9304      	str	r3, [sp, #16]
 8003c6e:	f1b8 0f00 	cmp.w	r8, #0
 8003c72:	dd05      	ble.n	8003c80 <_dtoa_r+0x838>
 8003c74:	4659      	mov	r1, fp
 8003c76:	4642      	mov	r2, r8
 8003c78:	4620      	mov	r0, r4
 8003c7a:	f000 fbfd 	bl	8004478 <__lshift>
 8003c7e:	4683      	mov	fp, r0
 8003c80:	9b04      	ldr	r3, [sp, #16]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	dd05      	ble.n	8003c92 <_dtoa_r+0x84a>
 8003c86:	4631      	mov	r1, r6
 8003c88:	461a      	mov	r2, r3
 8003c8a:	4620      	mov	r0, r4
 8003c8c:	f000 fbf4 	bl	8004478 <__lshift>
 8003c90:	4606      	mov	r6, r0
 8003c92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d069      	beq.n	8003d6c <_dtoa_r+0x924>
 8003c98:	4631      	mov	r1, r6
 8003c9a:	4658      	mov	r0, fp
 8003c9c:	f000 fc58 	bl	8004550 <__mcmp>
 8003ca0:	2800      	cmp	r0, #0
 8003ca2:	da63      	bge.n	8003d6c <_dtoa_r+0x924>
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	4659      	mov	r1, fp
 8003ca8:	220a      	movs	r2, #10
 8003caa:	4620      	mov	r0, r4
 8003cac:	f000 fa34 	bl	8004118 <__multadd>
 8003cb0:	9b08      	ldr	r3, [sp, #32]
 8003cb2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003cb6:	4683      	mov	fp, r0
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f000 818f 	beq.w	8003fdc <_dtoa_r+0xb94>
 8003cbe:	4639      	mov	r1, r7
 8003cc0:	2300      	movs	r3, #0
 8003cc2:	220a      	movs	r2, #10
 8003cc4:	4620      	mov	r0, r4
 8003cc6:	f000 fa27 	bl	8004118 <__multadd>
 8003cca:	f1b9 0f00 	cmp.w	r9, #0
 8003cce:	4607      	mov	r7, r0
 8003cd0:	f300 808e 	bgt.w	8003df0 <_dtoa_r+0x9a8>
 8003cd4:	9b05      	ldr	r3, [sp, #20]
 8003cd6:	2b02      	cmp	r3, #2
 8003cd8:	dc50      	bgt.n	8003d7c <_dtoa_r+0x934>
 8003cda:	e089      	b.n	8003df0 <_dtoa_r+0x9a8>
 8003cdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8003cde:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8003ce2:	e75d      	b.n	8003ba0 <_dtoa_r+0x758>
 8003ce4:	9b01      	ldr	r3, [sp, #4]
 8003ce6:	1e5e      	subs	r6, r3, #1
 8003ce8:	9b06      	ldr	r3, [sp, #24]
 8003cea:	42b3      	cmp	r3, r6
 8003cec:	bfbf      	itttt	lt
 8003cee:	9b06      	ldrlt	r3, [sp, #24]
 8003cf0:	9606      	strlt	r6, [sp, #24]
 8003cf2:	1af2      	sublt	r2, r6, r3
 8003cf4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8003cf6:	bfb6      	itet	lt
 8003cf8:	189b      	addlt	r3, r3, r2
 8003cfa:	1b9e      	subge	r6, r3, r6
 8003cfc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8003cfe:	9b01      	ldr	r3, [sp, #4]
 8003d00:	bfb8      	it	lt
 8003d02:	2600      	movlt	r6, #0
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	bfb5      	itete	lt
 8003d08:	eba8 0503 	sublt.w	r5, r8, r3
 8003d0c:	9b01      	ldrge	r3, [sp, #4]
 8003d0e:	2300      	movlt	r3, #0
 8003d10:	4645      	movge	r5, r8
 8003d12:	e747      	b.n	8003ba4 <_dtoa_r+0x75c>
 8003d14:	9e06      	ldr	r6, [sp, #24]
 8003d16:	9f08      	ldr	r7, [sp, #32]
 8003d18:	4645      	mov	r5, r8
 8003d1a:	e74c      	b.n	8003bb6 <_dtoa_r+0x76e>
 8003d1c:	9a06      	ldr	r2, [sp, #24]
 8003d1e:	e775      	b.n	8003c0c <_dtoa_r+0x7c4>
 8003d20:	9b05      	ldr	r3, [sp, #20]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	dc18      	bgt.n	8003d58 <_dtoa_r+0x910>
 8003d26:	9b02      	ldr	r3, [sp, #8]
 8003d28:	b9b3      	cbnz	r3, 8003d58 <_dtoa_r+0x910>
 8003d2a:	9b03      	ldr	r3, [sp, #12]
 8003d2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003d30:	b9a3      	cbnz	r3, 8003d5c <_dtoa_r+0x914>
 8003d32:	9b03      	ldr	r3, [sp, #12]
 8003d34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003d38:	0d1b      	lsrs	r3, r3, #20
 8003d3a:	051b      	lsls	r3, r3, #20
 8003d3c:	b12b      	cbz	r3, 8003d4a <_dtoa_r+0x902>
 8003d3e:	9b04      	ldr	r3, [sp, #16]
 8003d40:	3301      	adds	r3, #1
 8003d42:	9304      	str	r3, [sp, #16]
 8003d44:	f108 0801 	add.w	r8, r8, #1
 8003d48:	2301      	movs	r3, #1
 8003d4a:	9306      	str	r3, [sp, #24]
 8003d4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f47f af74 	bne.w	8003c3c <_dtoa_r+0x7f4>
 8003d54:	2001      	movs	r0, #1
 8003d56:	e779      	b.n	8003c4c <_dtoa_r+0x804>
 8003d58:	2300      	movs	r3, #0
 8003d5a:	e7f6      	b.n	8003d4a <_dtoa_r+0x902>
 8003d5c:	9b02      	ldr	r3, [sp, #8]
 8003d5e:	e7f4      	b.n	8003d4a <_dtoa_r+0x902>
 8003d60:	d085      	beq.n	8003c6e <_dtoa_r+0x826>
 8003d62:	4618      	mov	r0, r3
 8003d64:	301c      	adds	r0, #28
 8003d66:	e77d      	b.n	8003c64 <_dtoa_r+0x81c>
 8003d68:	40240000 	.word	0x40240000
 8003d6c:	9b01      	ldr	r3, [sp, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	dc38      	bgt.n	8003de4 <_dtoa_r+0x99c>
 8003d72:	9b05      	ldr	r3, [sp, #20]
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	dd35      	ble.n	8003de4 <_dtoa_r+0x99c>
 8003d78:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003d7c:	f1b9 0f00 	cmp.w	r9, #0
 8003d80:	d10d      	bne.n	8003d9e <_dtoa_r+0x956>
 8003d82:	4631      	mov	r1, r6
 8003d84:	464b      	mov	r3, r9
 8003d86:	2205      	movs	r2, #5
 8003d88:	4620      	mov	r0, r4
 8003d8a:	f000 f9c5 	bl	8004118 <__multadd>
 8003d8e:	4601      	mov	r1, r0
 8003d90:	4606      	mov	r6, r0
 8003d92:	4658      	mov	r0, fp
 8003d94:	f000 fbdc 	bl	8004550 <__mcmp>
 8003d98:	2800      	cmp	r0, #0
 8003d9a:	f73f adbd 	bgt.w	8003918 <_dtoa_r+0x4d0>
 8003d9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003da0:	9d00      	ldr	r5, [sp, #0]
 8003da2:	ea6f 0a03 	mvn.w	sl, r3
 8003da6:	f04f 0800 	mov.w	r8, #0
 8003daa:	4631      	mov	r1, r6
 8003dac:	4620      	mov	r0, r4
 8003dae:	f000 f991 	bl	80040d4 <_Bfree>
 8003db2:	2f00      	cmp	r7, #0
 8003db4:	f43f aeb4 	beq.w	8003b20 <_dtoa_r+0x6d8>
 8003db8:	f1b8 0f00 	cmp.w	r8, #0
 8003dbc:	d005      	beq.n	8003dca <_dtoa_r+0x982>
 8003dbe:	45b8      	cmp	r8, r7
 8003dc0:	d003      	beq.n	8003dca <_dtoa_r+0x982>
 8003dc2:	4641      	mov	r1, r8
 8003dc4:	4620      	mov	r0, r4
 8003dc6:	f000 f985 	bl	80040d4 <_Bfree>
 8003dca:	4639      	mov	r1, r7
 8003dcc:	4620      	mov	r0, r4
 8003dce:	f000 f981 	bl	80040d4 <_Bfree>
 8003dd2:	e6a5      	b.n	8003b20 <_dtoa_r+0x6d8>
 8003dd4:	2600      	movs	r6, #0
 8003dd6:	4637      	mov	r7, r6
 8003dd8:	e7e1      	b.n	8003d9e <_dtoa_r+0x956>
 8003dda:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8003ddc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8003de0:	4637      	mov	r7, r6
 8003de2:	e599      	b.n	8003918 <_dtoa_r+0x4d0>
 8003de4:	9b08      	ldr	r3, [sp, #32]
 8003de6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	f000 80fd 	beq.w	8003fea <_dtoa_r+0xba2>
 8003df0:	2d00      	cmp	r5, #0
 8003df2:	dd05      	ble.n	8003e00 <_dtoa_r+0x9b8>
 8003df4:	4639      	mov	r1, r7
 8003df6:	462a      	mov	r2, r5
 8003df8:	4620      	mov	r0, r4
 8003dfa:	f000 fb3d 	bl	8004478 <__lshift>
 8003dfe:	4607      	mov	r7, r0
 8003e00:	9b06      	ldr	r3, [sp, #24]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d05c      	beq.n	8003ec0 <_dtoa_r+0xa78>
 8003e06:	6879      	ldr	r1, [r7, #4]
 8003e08:	4620      	mov	r0, r4
 8003e0a:	f000 f923 	bl	8004054 <_Balloc>
 8003e0e:	4605      	mov	r5, r0
 8003e10:	b928      	cbnz	r0, 8003e1e <_dtoa_r+0x9d6>
 8003e12:	4b80      	ldr	r3, [pc, #512]	; (8004014 <_dtoa_r+0xbcc>)
 8003e14:	4602      	mov	r2, r0
 8003e16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8003e1a:	f7ff bb2e 	b.w	800347a <_dtoa_r+0x32>
 8003e1e:	693a      	ldr	r2, [r7, #16]
 8003e20:	3202      	adds	r2, #2
 8003e22:	0092      	lsls	r2, r2, #2
 8003e24:	f107 010c 	add.w	r1, r7, #12
 8003e28:	300c      	adds	r0, #12
 8003e2a:	f000 f905 	bl	8004038 <memcpy>
 8003e2e:	2201      	movs	r2, #1
 8003e30:	4629      	mov	r1, r5
 8003e32:	4620      	mov	r0, r4
 8003e34:	f000 fb20 	bl	8004478 <__lshift>
 8003e38:	9b00      	ldr	r3, [sp, #0]
 8003e3a:	3301      	adds	r3, #1
 8003e3c:	9301      	str	r3, [sp, #4]
 8003e3e:	9b00      	ldr	r3, [sp, #0]
 8003e40:	444b      	add	r3, r9
 8003e42:	9307      	str	r3, [sp, #28]
 8003e44:	9b02      	ldr	r3, [sp, #8]
 8003e46:	f003 0301 	and.w	r3, r3, #1
 8003e4a:	46b8      	mov	r8, r7
 8003e4c:	9306      	str	r3, [sp, #24]
 8003e4e:	4607      	mov	r7, r0
 8003e50:	9b01      	ldr	r3, [sp, #4]
 8003e52:	4631      	mov	r1, r6
 8003e54:	3b01      	subs	r3, #1
 8003e56:	4658      	mov	r0, fp
 8003e58:	9302      	str	r3, [sp, #8]
 8003e5a:	f7ff fa67 	bl	800332c <quorem>
 8003e5e:	4603      	mov	r3, r0
 8003e60:	3330      	adds	r3, #48	; 0x30
 8003e62:	9004      	str	r0, [sp, #16]
 8003e64:	4641      	mov	r1, r8
 8003e66:	4658      	mov	r0, fp
 8003e68:	9308      	str	r3, [sp, #32]
 8003e6a:	f000 fb71 	bl	8004550 <__mcmp>
 8003e6e:	463a      	mov	r2, r7
 8003e70:	4681      	mov	r9, r0
 8003e72:	4631      	mov	r1, r6
 8003e74:	4620      	mov	r0, r4
 8003e76:	f000 fb87 	bl	8004588 <__mdiff>
 8003e7a:	68c2      	ldr	r2, [r0, #12]
 8003e7c:	9b08      	ldr	r3, [sp, #32]
 8003e7e:	4605      	mov	r5, r0
 8003e80:	bb02      	cbnz	r2, 8003ec4 <_dtoa_r+0xa7c>
 8003e82:	4601      	mov	r1, r0
 8003e84:	4658      	mov	r0, fp
 8003e86:	f000 fb63 	bl	8004550 <__mcmp>
 8003e8a:	9b08      	ldr	r3, [sp, #32]
 8003e8c:	4602      	mov	r2, r0
 8003e8e:	4629      	mov	r1, r5
 8003e90:	4620      	mov	r0, r4
 8003e92:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8003e96:	f000 f91d 	bl	80040d4 <_Bfree>
 8003e9a:	9b05      	ldr	r3, [sp, #20]
 8003e9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e9e:	9d01      	ldr	r5, [sp, #4]
 8003ea0:	ea43 0102 	orr.w	r1, r3, r2
 8003ea4:	9b06      	ldr	r3, [sp, #24]
 8003ea6:	430b      	orrs	r3, r1
 8003ea8:	9b08      	ldr	r3, [sp, #32]
 8003eaa:	d10d      	bne.n	8003ec8 <_dtoa_r+0xa80>
 8003eac:	2b39      	cmp	r3, #57	; 0x39
 8003eae:	d029      	beq.n	8003f04 <_dtoa_r+0xabc>
 8003eb0:	f1b9 0f00 	cmp.w	r9, #0
 8003eb4:	dd01      	ble.n	8003eba <_dtoa_r+0xa72>
 8003eb6:	9b04      	ldr	r3, [sp, #16]
 8003eb8:	3331      	adds	r3, #49	; 0x31
 8003eba:	9a02      	ldr	r2, [sp, #8]
 8003ebc:	7013      	strb	r3, [r2, #0]
 8003ebe:	e774      	b.n	8003daa <_dtoa_r+0x962>
 8003ec0:	4638      	mov	r0, r7
 8003ec2:	e7b9      	b.n	8003e38 <_dtoa_r+0x9f0>
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	e7e2      	b.n	8003e8e <_dtoa_r+0xa46>
 8003ec8:	f1b9 0f00 	cmp.w	r9, #0
 8003ecc:	db06      	blt.n	8003edc <_dtoa_r+0xa94>
 8003ece:	9905      	ldr	r1, [sp, #20]
 8003ed0:	ea41 0909 	orr.w	r9, r1, r9
 8003ed4:	9906      	ldr	r1, [sp, #24]
 8003ed6:	ea59 0101 	orrs.w	r1, r9, r1
 8003eda:	d120      	bne.n	8003f1e <_dtoa_r+0xad6>
 8003edc:	2a00      	cmp	r2, #0
 8003ede:	ddec      	ble.n	8003eba <_dtoa_r+0xa72>
 8003ee0:	4659      	mov	r1, fp
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	4620      	mov	r0, r4
 8003ee6:	9301      	str	r3, [sp, #4]
 8003ee8:	f000 fac6 	bl	8004478 <__lshift>
 8003eec:	4631      	mov	r1, r6
 8003eee:	4683      	mov	fp, r0
 8003ef0:	f000 fb2e 	bl	8004550 <__mcmp>
 8003ef4:	2800      	cmp	r0, #0
 8003ef6:	9b01      	ldr	r3, [sp, #4]
 8003ef8:	dc02      	bgt.n	8003f00 <_dtoa_r+0xab8>
 8003efa:	d1de      	bne.n	8003eba <_dtoa_r+0xa72>
 8003efc:	07da      	lsls	r2, r3, #31
 8003efe:	d5dc      	bpl.n	8003eba <_dtoa_r+0xa72>
 8003f00:	2b39      	cmp	r3, #57	; 0x39
 8003f02:	d1d8      	bne.n	8003eb6 <_dtoa_r+0xa6e>
 8003f04:	9a02      	ldr	r2, [sp, #8]
 8003f06:	2339      	movs	r3, #57	; 0x39
 8003f08:	7013      	strb	r3, [r2, #0]
 8003f0a:	462b      	mov	r3, r5
 8003f0c:	461d      	mov	r5, r3
 8003f0e:	3b01      	subs	r3, #1
 8003f10:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8003f14:	2a39      	cmp	r2, #57	; 0x39
 8003f16:	d050      	beq.n	8003fba <_dtoa_r+0xb72>
 8003f18:	3201      	adds	r2, #1
 8003f1a:	701a      	strb	r2, [r3, #0]
 8003f1c:	e745      	b.n	8003daa <_dtoa_r+0x962>
 8003f1e:	2a00      	cmp	r2, #0
 8003f20:	dd03      	ble.n	8003f2a <_dtoa_r+0xae2>
 8003f22:	2b39      	cmp	r3, #57	; 0x39
 8003f24:	d0ee      	beq.n	8003f04 <_dtoa_r+0xabc>
 8003f26:	3301      	adds	r3, #1
 8003f28:	e7c7      	b.n	8003eba <_dtoa_r+0xa72>
 8003f2a:	9a01      	ldr	r2, [sp, #4]
 8003f2c:	9907      	ldr	r1, [sp, #28]
 8003f2e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003f32:	428a      	cmp	r2, r1
 8003f34:	d02a      	beq.n	8003f8c <_dtoa_r+0xb44>
 8003f36:	4659      	mov	r1, fp
 8003f38:	2300      	movs	r3, #0
 8003f3a:	220a      	movs	r2, #10
 8003f3c:	4620      	mov	r0, r4
 8003f3e:	f000 f8eb 	bl	8004118 <__multadd>
 8003f42:	45b8      	cmp	r8, r7
 8003f44:	4683      	mov	fp, r0
 8003f46:	f04f 0300 	mov.w	r3, #0
 8003f4a:	f04f 020a 	mov.w	r2, #10
 8003f4e:	4641      	mov	r1, r8
 8003f50:	4620      	mov	r0, r4
 8003f52:	d107      	bne.n	8003f64 <_dtoa_r+0xb1c>
 8003f54:	f000 f8e0 	bl	8004118 <__multadd>
 8003f58:	4680      	mov	r8, r0
 8003f5a:	4607      	mov	r7, r0
 8003f5c:	9b01      	ldr	r3, [sp, #4]
 8003f5e:	3301      	adds	r3, #1
 8003f60:	9301      	str	r3, [sp, #4]
 8003f62:	e775      	b.n	8003e50 <_dtoa_r+0xa08>
 8003f64:	f000 f8d8 	bl	8004118 <__multadd>
 8003f68:	4639      	mov	r1, r7
 8003f6a:	4680      	mov	r8, r0
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	220a      	movs	r2, #10
 8003f70:	4620      	mov	r0, r4
 8003f72:	f000 f8d1 	bl	8004118 <__multadd>
 8003f76:	4607      	mov	r7, r0
 8003f78:	e7f0      	b.n	8003f5c <_dtoa_r+0xb14>
 8003f7a:	f1b9 0f00 	cmp.w	r9, #0
 8003f7e:	9a00      	ldr	r2, [sp, #0]
 8003f80:	bfcc      	ite	gt
 8003f82:	464d      	movgt	r5, r9
 8003f84:	2501      	movle	r5, #1
 8003f86:	4415      	add	r5, r2
 8003f88:	f04f 0800 	mov.w	r8, #0
 8003f8c:	4659      	mov	r1, fp
 8003f8e:	2201      	movs	r2, #1
 8003f90:	4620      	mov	r0, r4
 8003f92:	9301      	str	r3, [sp, #4]
 8003f94:	f000 fa70 	bl	8004478 <__lshift>
 8003f98:	4631      	mov	r1, r6
 8003f9a:	4683      	mov	fp, r0
 8003f9c:	f000 fad8 	bl	8004550 <__mcmp>
 8003fa0:	2800      	cmp	r0, #0
 8003fa2:	dcb2      	bgt.n	8003f0a <_dtoa_r+0xac2>
 8003fa4:	d102      	bne.n	8003fac <_dtoa_r+0xb64>
 8003fa6:	9b01      	ldr	r3, [sp, #4]
 8003fa8:	07db      	lsls	r3, r3, #31
 8003faa:	d4ae      	bmi.n	8003f0a <_dtoa_r+0xac2>
 8003fac:	462b      	mov	r3, r5
 8003fae:	461d      	mov	r5, r3
 8003fb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8003fb4:	2a30      	cmp	r2, #48	; 0x30
 8003fb6:	d0fa      	beq.n	8003fae <_dtoa_r+0xb66>
 8003fb8:	e6f7      	b.n	8003daa <_dtoa_r+0x962>
 8003fba:	9a00      	ldr	r2, [sp, #0]
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d1a5      	bne.n	8003f0c <_dtoa_r+0xac4>
 8003fc0:	f10a 0a01 	add.w	sl, sl, #1
 8003fc4:	2331      	movs	r3, #49	; 0x31
 8003fc6:	e779      	b.n	8003ebc <_dtoa_r+0xa74>
 8003fc8:	4b13      	ldr	r3, [pc, #76]	; (8004018 <_dtoa_r+0xbd0>)
 8003fca:	f7ff baaf 	b.w	800352c <_dtoa_r+0xe4>
 8003fce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	f47f aa86 	bne.w	80034e2 <_dtoa_r+0x9a>
 8003fd6:	4b11      	ldr	r3, [pc, #68]	; (800401c <_dtoa_r+0xbd4>)
 8003fd8:	f7ff baa8 	b.w	800352c <_dtoa_r+0xe4>
 8003fdc:	f1b9 0f00 	cmp.w	r9, #0
 8003fe0:	dc03      	bgt.n	8003fea <_dtoa_r+0xba2>
 8003fe2:	9b05      	ldr	r3, [sp, #20]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	f73f aec9 	bgt.w	8003d7c <_dtoa_r+0x934>
 8003fea:	9d00      	ldr	r5, [sp, #0]
 8003fec:	4631      	mov	r1, r6
 8003fee:	4658      	mov	r0, fp
 8003ff0:	f7ff f99c 	bl	800332c <quorem>
 8003ff4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8003ff8:	f805 3b01 	strb.w	r3, [r5], #1
 8003ffc:	9a00      	ldr	r2, [sp, #0]
 8003ffe:	1aaa      	subs	r2, r5, r2
 8004000:	4591      	cmp	r9, r2
 8004002:	ddba      	ble.n	8003f7a <_dtoa_r+0xb32>
 8004004:	4659      	mov	r1, fp
 8004006:	2300      	movs	r3, #0
 8004008:	220a      	movs	r2, #10
 800400a:	4620      	mov	r0, r4
 800400c:	f000 f884 	bl	8004118 <__multadd>
 8004010:	4683      	mov	fp, r0
 8004012:	e7eb      	b.n	8003fec <_dtoa_r+0xba4>
 8004014:	0800589b 	.word	0x0800589b
 8004018:	080057f4 	.word	0x080057f4
 800401c:	08005818 	.word	0x08005818

08004020 <_localeconv_r>:
 8004020:	4800      	ldr	r0, [pc, #0]	; (8004024 <_localeconv_r+0x4>)
 8004022:	4770      	bx	lr
 8004024:	20000158 	.word	0x20000158

08004028 <malloc>:
 8004028:	4b02      	ldr	r3, [pc, #8]	; (8004034 <malloc+0xc>)
 800402a:	4601      	mov	r1, r0
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	f000 bbef 	b.w	8004810 <_malloc_r>
 8004032:	bf00      	nop
 8004034:	20000004 	.word	0x20000004

08004038 <memcpy>:
 8004038:	440a      	add	r2, r1
 800403a:	4291      	cmp	r1, r2
 800403c:	f100 33ff 	add.w	r3, r0, #4294967295
 8004040:	d100      	bne.n	8004044 <memcpy+0xc>
 8004042:	4770      	bx	lr
 8004044:	b510      	push	{r4, lr}
 8004046:	f811 4b01 	ldrb.w	r4, [r1], #1
 800404a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800404e:	4291      	cmp	r1, r2
 8004050:	d1f9      	bne.n	8004046 <memcpy+0xe>
 8004052:	bd10      	pop	{r4, pc}

08004054 <_Balloc>:
 8004054:	b570      	push	{r4, r5, r6, lr}
 8004056:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8004058:	4604      	mov	r4, r0
 800405a:	460d      	mov	r5, r1
 800405c:	b976      	cbnz	r6, 800407c <_Balloc+0x28>
 800405e:	2010      	movs	r0, #16
 8004060:	f7ff ffe2 	bl	8004028 <malloc>
 8004064:	4602      	mov	r2, r0
 8004066:	6260      	str	r0, [r4, #36]	; 0x24
 8004068:	b920      	cbnz	r0, 8004074 <_Balloc+0x20>
 800406a:	4b18      	ldr	r3, [pc, #96]	; (80040cc <_Balloc+0x78>)
 800406c:	4818      	ldr	r0, [pc, #96]	; (80040d0 <_Balloc+0x7c>)
 800406e:	2166      	movs	r1, #102	; 0x66
 8004070:	f000 fd94 	bl	8004b9c <__assert_func>
 8004074:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004078:	6006      	str	r6, [r0, #0]
 800407a:	60c6      	str	r6, [r0, #12]
 800407c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800407e:	68f3      	ldr	r3, [r6, #12]
 8004080:	b183      	cbz	r3, 80040a4 <_Balloc+0x50>
 8004082:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800408a:	b9b8      	cbnz	r0, 80040bc <_Balloc+0x68>
 800408c:	2101      	movs	r1, #1
 800408e:	fa01 f605 	lsl.w	r6, r1, r5
 8004092:	1d72      	adds	r2, r6, #5
 8004094:	0092      	lsls	r2, r2, #2
 8004096:	4620      	mov	r0, r4
 8004098:	f000 fb5a 	bl	8004750 <_calloc_r>
 800409c:	b160      	cbz	r0, 80040b8 <_Balloc+0x64>
 800409e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80040a2:	e00e      	b.n	80040c2 <_Balloc+0x6e>
 80040a4:	2221      	movs	r2, #33	; 0x21
 80040a6:	2104      	movs	r1, #4
 80040a8:	4620      	mov	r0, r4
 80040aa:	f000 fb51 	bl	8004750 <_calloc_r>
 80040ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80040b0:	60f0      	str	r0, [r6, #12]
 80040b2:	68db      	ldr	r3, [r3, #12]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1e4      	bne.n	8004082 <_Balloc+0x2e>
 80040b8:	2000      	movs	r0, #0
 80040ba:	bd70      	pop	{r4, r5, r6, pc}
 80040bc:	6802      	ldr	r2, [r0, #0]
 80040be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80040c2:	2300      	movs	r3, #0
 80040c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80040c8:	e7f7      	b.n	80040ba <_Balloc+0x66>
 80040ca:	bf00      	nop
 80040cc:	08005825 	.word	0x08005825
 80040d0:	080058ac 	.word	0x080058ac

080040d4 <_Bfree>:
 80040d4:	b570      	push	{r4, r5, r6, lr}
 80040d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80040d8:	4605      	mov	r5, r0
 80040da:	460c      	mov	r4, r1
 80040dc:	b976      	cbnz	r6, 80040fc <_Bfree+0x28>
 80040de:	2010      	movs	r0, #16
 80040e0:	f7ff ffa2 	bl	8004028 <malloc>
 80040e4:	4602      	mov	r2, r0
 80040e6:	6268      	str	r0, [r5, #36]	; 0x24
 80040e8:	b920      	cbnz	r0, 80040f4 <_Bfree+0x20>
 80040ea:	4b09      	ldr	r3, [pc, #36]	; (8004110 <_Bfree+0x3c>)
 80040ec:	4809      	ldr	r0, [pc, #36]	; (8004114 <_Bfree+0x40>)
 80040ee:	218a      	movs	r1, #138	; 0x8a
 80040f0:	f000 fd54 	bl	8004b9c <__assert_func>
 80040f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80040f8:	6006      	str	r6, [r0, #0]
 80040fa:	60c6      	str	r6, [r0, #12]
 80040fc:	b13c      	cbz	r4, 800410e <_Bfree+0x3a>
 80040fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8004100:	6862      	ldr	r2, [r4, #4]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004108:	6021      	str	r1, [r4, #0]
 800410a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800410e:	bd70      	pop	{r4, r5, r6, pc}
 8004110:	08005825 	.word	0x08005825
 8004114:	080058ac 	.word	0x080058ac

08004118 <__multadd>:
 8004118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800411c:	690e      	ldr	r6, [r1, #16]
 800411e:	4607      	mov	r7, r0
 8004120:	4698      	mov	r8, r3
 8004122:	460c      	mov	r4, r1
 8004124:	f101 0014 	add.w	r0, r1, #20
 8004128:	2300      	movs	r3, #0
 800412a:	6805      	ldr	r5, [r0, #0]
 800412c:	b2a9      	uxth	r1, r5
 800412e:	fb02 8101 	mla	r1, r2, r1, r8
 8004132:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8004136:	0c2d      	lsrs	r5, r5, #16
 8004138:	fb02 c505 	mla	r5, r2, r5, ip
 800413c:	b289      	uxth	r1, r1
 800413e:	3301      	adds	r3, #1
 8004140:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8004144:	429e      	cmp	r6, r3
 8004146:	f840 1b04 	str.w	r1, [r0], #4
 800414a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800414e:	dcec      	bgt.n	800412a <__multadd+0x12>
 8004150:	f1b8 0f00 	cmp.w	r8, #0
 8004154:	d022      	beq.n	800419c <__multadd+0x84>
 8004156:	68a3      	ldr	r3, [r4, #8]
 8004158:	42b3      	cmp	r3, r6
 800415a:	dc19      	bgt.n	8004190 <__multadd+0x78>
 800415c:	6861      	ldr	r1, [r4, #4]
 800415e:	4638      	mov	r0, r7
 8004160:	3101      	adds	r1, #1
 8004162:	f7ff ff77 	bl	8004054 <_Balloc>
 8004166:	4605      	mov	r5, r0
 8004168:	b928      	cbnz	r0, 8004176 <__multadd+0x5e>
 800416a:	4602      	mov	r2, r0
 800416c:	4b0d      	ldr	r3, [pc, #52]	; (80041a4 <__multadd+0x8c>)
 800416e:	480e      	ldr	r0, [pc, #56]	; (80041a8 <__multadd+0x90>)
 8004170:	21b5      	movs	r1, #181	; 0xb5
 8004172:	f000 fd13 	bl	8004b9c <__assert_func>
 8004176:	6922      	ldr	r2, [r4, #16]
 8004178:	3202      	adds	r2, #2
 800417a:	f104 010c 	add.w	r1, r4, #12
 800417e:	0092      	lsls	r2, r2, #2
 8004180:	300c      	adds	r0, #12
 8004182:	f7ff ff59 	bl	8004038 <memcpy>
 8004186:	4621      	mov	r1, r4
 8004188:	4638      	mov	r0, r7
 800418a:	f7ff ffa3 	bl	80040d4 <_Bfree>
 800418e:	462c      	mov	r4, r5
 8004190:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8004194:	3601      	adds	r6, #1
 8004196:	f8c3 8014 	str.w	r8, [r3, #20]
 800419a:	6126      	str	r6, [r4, #16]
 800419c:	4620      	mov	r0, r4
 800419e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041a2:	bf00      	nop
 80041a4:	0800589b 	.word	0x0800589b
 80041a8:	080058ac 	.word	0x080058ac

080041ac <__hi0bits>:
 80041ac:	0c03      	lsrs	r3, r0, #16
 80041ae:	041b      	lsls	r3, r3, #16
 80041b0:	b9d3      	cbnz	r3, 80041e8 <__hi0bits+0x3c>
 80041b2:	0400      	lsls	r0, r0, #16
 80041b4:	2310      	movs	r3, #16
 80041b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80041ba:	bf04      	itt	eq
 80041bc:	0200      	lsleq	r0, r0, #8
 80041be:	3308      	addeq	r3, #8
 80041c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80041c4:	bf04      	itt	eq
 80041c6:	0100      	lsleq	r0, r0, #4
 80041c8:	3304      	addeq	r3, #4
 80041ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80041ce:	bf04      	itt	eq
 80041d0:	0080      	lsleq	r0, r0, #2
 80041d2:	3302      	addeq	r3, #2
 80041d4:	2800      	cmp	r0, #0
 80041d6:	db05      	blt.n	80041e4 <__hi0bits+0x38>
 80041d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80041dc:	f103 0301 	add.w	r3, r3, #1
 80041e0:	bf08      	it	eq
 80041e2:	2320      	moveq	r3, #32
 80041e4:	4618      	mov	r0, r3
 80041e6:	4770      	bx	lr
 80041e8:	2300      	movs	r3, #0
 80041ea:	e7e4      	b.n	80041b6 <__hi0bits+0xa>

080041ec <__lo0bits>:
 80041ec:	6803      	ldr	r3, [r0, #0]
 80041ee:	f013 0207 	ands.w	r2, r3, #7
 80041f2:	4601      	mov	r1, r0
 80041f4:	d00b      	beq.n	800420e <__lo0bits+0x22>
 80041f6:	07da      	lsls	r2, r3, #31
 80041f8:	d424      	bmi.n	8004244 <__lo0bits+0x58>
 80041fa:	0798      	lsls	r0, r3, #30
 80041fc:	bf49      	itett	mi
 80041fe:	085b      	lsrmi	r3, r3, #1
 8004200:	089b      	lsrpl	r3, r3, #2
 8004202:	2001      	movmi	r0, #1
 8004204:	600b      	strmi	r3, [r1, #0]
 8004206:	bf5c      	itt	pl
 8004208:	600b      	strpl	r3, [r1, #0]
 800420a:	2002      	movpl	r0, #2
 800420c:	4770      	bx	lr
 800420e:	b298      	uxth	r0, r3
 8004210:	b9b0      	cbnz	r0, 8004240 <__lo0bits+0x54>
 8004212:	0c1b      	lsrs	r3, r3, #16
 8004214:	2010      	movs	r0, #16
 8004216:	f013 0fff 	tst.w	r3, #255	; 0xff
 800421a:	bf04      	itt	eq
 800421c:	0a1b      	lsreq	r3, r3, #8
 800421e:	3008      	addeq	r0, #8
 8004220:	071a      	lsls	r2, r3, #28
 8004222:	bf04      	itt	eq
 8004224:	091b      	lsreq	r3, r3, #4
 8004226:	3004      	addeq	r0, #4
 8004228:	079a      	lsls	r2, r3, #30
 800422a:	bf04      	itt	eq
 800422c:	089b      	lsreq	r3, r3, #2
 800422e:	3002      	addeq	r0, #2
 8004230:	07da      	lsls	r2, r3, #31
 8004232:	d403      	bmi.n	800423c <__lo0bits+0x50>
 8004234:	085b      	lsrs	r3, r3, #1
 8004236:	f100 0001 	add.w	r0, r0, #1
 800423a:	d005      	beq.n	8004248 <__lo0bits+0x5c>
 800423c:	600b      	str	r3, [r1, #0]
 800423e:	4770      	bx	lr
 8004240:	4610      	mov	r0, r2
 8004242:	e7e8      	b.n	8004216 <__lo0bits+0x2a>
 8004244:	2000      	movs	r0, #0
 8004246:	4770      	bx	lr
 8004248:	2020      	movs	r0, #32
 800424a:	4770      	bx	lr

0800424c <__i2b>:
 800424c:	b510      	push	{r4, lr}
 800424e:	460c      	mov	r4, r1
 8004250:	2101      	movs	r1, #1
 8004252:	f7ff feff 	bl	8004054 <_Balloc>
 8004256:	4602      	mov	r2, r0
 8004258:	b928      	cbnz	r0, 8004266 <__i2b+0x1a>
 800425a:	4b05      	ldr	r3, [pc, #20]	; (8004270 <__i2b+0x24>)
 800425c:	4805      	ldr	r0, [pc, #20]	; (8004274 <__i2b+0x28>)
 800425e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8004262:	f000 fc9b 	bl	8004b9c <__assert_func>
 8004266:	2301      	movs	r3, #1
 8004268:	6144      	str	r4, [r0, #20]
 800426a:	6103      	str	r3, [r0, #16]
 800426c:	bd10      	pop	{r4, pc}
 800426e:	bf00      	nop
 8004270:	0800589b 	.word	0x0800589b
 8004274:	080058ac 	.word	0x080058ac

08004278 <__multiply>:
 8004278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800427c:	4614      	mov	r4, r2
 800427e:	690a      	ldr	r2, [r1, #16]
 8004280:	6923      	ldr	r3, [r4, #16]
 8004282:	429a      	cmp	r2, r3
 8004284:	bfb8      	it	lt
 8004286:	460b      	movlt	r3, r1
 8004288:	460d      	mov	r5, r1
 800428a:	bfbc      	itt	lt
 800428c:	4625      	movlt	r5, r4
 800428e:	461c      	movlt	r4, r3
 8004290:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8004294:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004298:	68ab      	ldr	r3, [r5, #8]
 800429a:	6869      	ldr	r1, [r5, #4]
 800429c:	eb0a 0709 	add.w	r7, sl, r9
 80042a0:	42bb      	cmp	r3, r7
 80042a2:	b085      	sub	sp, #20
 80042a4:	bfb8      	it	lt
 80042a6:	3101      	addlt	r1, #1
 80042a8:	f7ff fed4 	bl	8004054 <_Balloc>
 80042ac:	b930      	cbnz	r0, 80042bc <__multiply+0x44>
 80042ae:	4602      	mov	r2, r0
 80042b0:	4b42      	ldr	r3, [pc, #264]	; (80043bc <__multiply+0x144>)
 80042b2:	4843      	ldr	r0, [pc, #268]	; (80043c0 <__multiply+0x148>)
 80042b4:	f240 115d 	movw	r1, #349	; 0x15d
 80042b8:	f000 fc70 	bl	8004b9c <__assert_func>
 80042bc:	f100 0614 	add.w	r6, r0, #20
 80042c0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80042c4:	4633      	mov	r3, r6
 80042c6:	2200      	movs	r2, #0
 80042c8:	4543      	cmp	r3, r8
 80042ca:	d31e      	bcc.n	800430a <__multiply+0x92>
 80042cc:	f105 0c14 	add.w	ip, r5, #20
 80042d0:	f104 0314 	add.w	r3, r4, #20
 80042d4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80042d8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80042dc:	9202      	str	r2, [sp, #8]
 80042de:	ebac 0205 	sub.w	r2, ip, r5
 80042e2:	3a15      	subs	r2, #21
 80042e4:	f022 0203 	bic.w	r2, r2, #3
 80042e8:	3204      	adds	r2, #4
 80042ea:	f105 0115 	add.w	r1, r5, #21
 80042ee:	458c      	cmp	ip, r1
 80042f0:	bf38      	it	cc
 80042f2:	2204      	movcc	r2, #4
 80042f4:	9201      	str	r2, [sp, #4]
 80042f6:	9a02      	ldr	r2, [sp, #8]
 80042f8:	9303      	str	r3, [sp, #12]
 80042fa:	429a      	cmp	r2, r3
 80042fc:	d808      	bhi.n	8004310 <__multiply+0x98>
 80042fe:	2f00      	cmp	r7, #0
 8004300:	dc55      	bgt.n	80043ae <__multiply+0x136>
 8004302:	6107      	str	r7, [r0, #16]
 8004304:	b005      	add	sp, #20
 8004306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800430a:	f843 2b04 	str.w	r2, [r3], #4
 800430e:	e7db      	b.n	80042c8 <__multiply+0x50>
 8004310:	f8b3 a000 	ldrh.w	sl, [r3]
 8004314:	f1ba 0f00 	cmp.w	sl, #0
 8004318:	d020      	beq.n	800435c <__multiply+0xe4>
 800431a:	f105 0e14 	add.w	lr, r5, #20
 800431e:	46b1      	mov	r9, r6
 8004320:	2200      	movs	r2, #0
 8004322:	f85e 4b04 	ldr.w	r4, [lr], #4
 8004326:	f8d9 b000 	ldr.w	fp, [r9]
 800432a:	b2a1      	uxth	r1, r4
 800432c:	fa1f fb8b 	uxth.w	fp, fp
 8004330:	fb0a b101 	mla	r1, sl, r1, fp
 8004334:	4411      	add	r1, r2
 8004336:	f8d9 2000 	ldr.w	r2, [r9]
 800433a:	0c24      	lsrs	r4, r4, #16
 800433c:	0c12      	lsrs	r2, r2, #16
 800433e:	fb0a 2404 	mla	r4, sl, r4, r2
 8004342:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8004346:	b289      	uxth	r1, r1
 8004348:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800434c:	45f4      	cmp	ip, lr
 800434e:	f849 1b04 	str.w	r1, [r9], #4
 8004352:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8004356:	d8e4      	bhi.n	8004322 <__multiply+0xaa>
 8004358:	9901      	ldr	r1, [sp, #4]
 800435a:	5072      	str	r2, [r6, r1]
 800435c:	9a03      	ldr	r2, [sp, #12]
 800435e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8004362:	3304      	adds	r3, #4
 8004364:	f1b9 0f00 	cmp.w	r9, #0
 8004368:	d01f      	beq.n	80043aa <__multiply+0x132>
 800436a:	6834      	ldr	r4, [r6, #0]
 800436c:	f105 0114 	add.w	r1, r5, #20
 8004370:	46b6      	mov	lr, r6
 8004372:	f04f 0a00 	mov.w	sl, #0
 8004376:	880a      	ldrh	r2, [r1, #0]
 8004378:	f8be b002 	ldrh.w	fp, [lr, #2]
 800437c:	fb09 b202 	mla	r2, r9, r2, fp
 8004380:	4492      	add	sl, r2
 8004382:	b2a4      	uxth	r4, r4
 8004384:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8004388:	f84e 4b04 	str.w	r4, [lr], #4
 800438c:	f851 4b04 	ldr.w	r4, [r1], #4
 8004390:	f8be 2000 	ldrh.w	r2, [lr]
 8004394:	0c24      	lsrs	r4, r4, #16
 8004396:	fb09 2404 	mla	r4, r9, r4, r2
 800439a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800439e:	458c      	cmp	ip, r1
 80043a0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80043a4:	d8e7      	bhi.n	8004376 <__multiply+0xfe>
 80043a6:	9a01      	ldr	r2, [sp, #4]
 80043a8:	50b4      	str	r4, [r6, r2]
 80043aa:	3604      	adds	r6, #4
 80043ac:	e7a3      	b.n	80042f6 <__multiply+0x7e>
 80043ae:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1a5      	bne.n	8004302 <__multiply+0x8a>
 80043b6:	3f01      	subs	r7, #1
 80043b8:	e7a1      	b.n	80042fe <__multiply+0x86>
 80043ba:	bf00      	nop
 80043bc:	0800589b 	.word	0x0800589b
 80043c0:	080058ac 	.word	0x080058ac

080043c4 <__pow5mult>:
 80043c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043c8:	4615      	mov	r5, r2
 80043ca:	f012 0203 	ands.w	r2, r2, #3
 80043ce:	4606      	mov	r6, r0
 80043d0:	460f      	mov	r7, r1
 80043d2:	d007      	beq.n	80043e4 <__pow5mult+0x20>
 80043d4:	4c25      	ldr	r4, [pc, #148]	; (800446c <__pow5mult+0xa8>)
 80043d6:	3a01      	subs	r2, #1
 80043d8:	2300      	movs	r3, #0
 80043da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80043de:	f7ff fe9b 	bl	8004118 <__multadd>
 80043e2:	4607      	mov	r7, r0
 80043e4:	10ad      	asrs	r5, r5, #2
 80043e6:	d03d      	beq.n	8004464 <__pow5mult+0xa0>
 80043e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80043ea:	b97c      	cbnz	r4, 800440c <__pow5mult+0x48>
 80043ec:	2010      	movs	r0, #16
 80043ee:	f7ff fe1b 	bl	8004028 <malloc>
 80043f2:	4602      	mov	r2, r0
 80043f4:	6270      	str	r0, [r6, #36]	; 0x24
 80043f6:	b928      	cbnz	r0, 8004404 <__pow5mult+0x40>
 80043f8:	4b1d      	ldr	r3, [pc, #116]	; (8004470 <__pow5mult+0xac>)
 80043fa:	481e      	ldr	r0, [pc, #120]	; (8004474 <__pow5mult+0xb0>)
 80043fc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8004400:	f000 fbcc 	bl	8004b9c <__assert_func>
 8004404:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004408:	6004      	str	r4, [r0, #0]
 800440a:	60c4      	str	r4, [r0, #12]
 800440c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8004410:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004414:	b94c      	cbnz	r4, 800442a <__pow5mult+0x66>
 8004416:	f240 2171 	movw	r1, #625	; 0x271
 800441a:	4630      	mov	r0, r6
 800441c:	f7ff ff16 	bl	800424c <__i2b>
 8004420:	2300      	movs	r3, #0
 8004422:	f8c8 0008 	str.w	r0, [r8, #8]
 8004426:	4604      	mov	r4, r0
 8004428:	6003      	str	r3, [r0, #0]
 800442a:	f04f 0900 	mov.w	r9, #0
 800442e:	07eb      	lsls	r3, r5, #31
 8004430:	d50a      	bpl.n	8004448 <__pow5mult+0x84>
 8004432:	4639      	mov	r1, r7
 8004434:	4622      	mov	r2, r4
 8004436:	4630      	mov	r0, r6
 8004438:	f7ff ff1e 	bl	8004278 <__multiply>
 800443c:	4639      	mov	r1, r7
 800443e:	4680      	mov	r8, r0
 8004440:	4630      	mov	r0, r6
 8004442:	f7ff fe47 	bl	80040d4 <_Bfree>
 8004446:	4647      	mov	r7, r8
 8004448:	106d      	asrs	r5, r5, #1
 800444a:	d00b      	beq.n	8004464 <__pow5mult+0xa0>
 800444c:	6820      	ldr	r0, [r4, #0]
 800444e:	b938      	cbnz	r0, 8004460 <__pow5mult+0x9c>
 8004450:	4622      	mov	r2, r4
 8004452:	4621      	mov	r1, r4
 8004454:	4630      	mov	r0, r6
 8004456:	f7ff ff0f 	bl	8004278 <__multiply>
 800445a:	6020      	str	r0, [r4, #0]
 800445c:	f8c0 9000 	str.w	r9, [r0]
 8004460:	4604      	mov	r4, r0
 8004462:	e7e4      	b.n	800442e <__pow5mult+0x6a>
 8004464:	4638      	mov	r0, r7
 8004466:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800446a:	bf00      	nop
 800446c:	08005a00 	.word	0x08005a00
 8004470:	08005825 	.word	0x08005825
 8004474:	080058ac 	.word	0x080058ac

08004478 <__lshift>:
 8004478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800447c:	460c      	mov	r4, r1
 800447e:	6849      	ldr	r1, [r1, #4]
 8004480:	6923      	ldr	r3, [r4, #16]
 8004482:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004486:	68a3      	ldr	r3, [r4, #8]
 8004488:	4607      	mov	r7, r0
 800448a:	4691      	mov	r9, r2
 800448c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004490:	f108 0601 	add.w	r6, r8, #1
 8004494:	42b3      	cmp	r3, r6
 8004496:	db0b      	blt.n	80044b0 <__lshift+0x38>
 8004498:	4638      	mov	r0, r7
 800449a:	f7ff fddb 	bl	8004054 <_Balloc>
 800449e:	4605      	mov	r5, r0
 80044a0:	b948      	cbnz	r0, 80044b6 <__lshift+0x3e>
 80044a2:	4602      	mov	r2, r0
 80044a4:	4b28      	ldr	r3, [pc, #160]	; (8004548 <__lshift+0xd0>)
 80044a6:	4829      	ldr	r0, [pc, #164]	; (800454c <__lshift+0xd4>)
 80044a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 80044ac:	f000 fb76 	bl	8004b9c <__assert_func>
 80044b0:	3101      	adds	r1, #1
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	e7ee      	b.n	8004494 <__lshift+0x1c>
 80044b6:	2300      	movs	r3, #0
 80044b8:	f100 0114 	add.w	r1, r0, #20
 80044bc:	f100 0210 	add.w	r2, r0, #16
 80044c0:	4618      	mov	r0, r3
 80044c2:	4553      	cmp	r3, sl
 80044c4:	db33      	blt.n	800452e <__lshift+0xb6>
 80044c6:	6920      	ldr	r0, [r4, #16]
 80044c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80044cc:	f104 0314 	add.w	r3, r4, #20
 80044d0:	f019 091f 	ands.w	r9, r9, #31
 80044d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80044d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80044dc:	d02b      	beq.n	8004536 <__lshift+0xbe>
 80044de:	f1c9 0e20 	rsb	lr, r9, #32
 80044e2:	468a      	mov	sl, r1
 80044e4:	2200      	movs	r2, #0
 80044e6:	6818      	ldr	r0, [r3, #0]
 80044e8:	fa00 f009 	lsl.w	r0, r0, r9
 80044ec:	4302      	orrs	r2, r0
 80044ee:	f84a 2b04 	str.w	r2, [sl], #4
 80044f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80044f6:	459c      	cmp	ip, r3
 80044f8:	fa22 f20e 	lsr.w	r2, r2, lr
 80044fc:	d8f3      	bhi.n	80044e6 <__lshift+0x6e>
 80044fe:	ebac 0304 	sub.w	r3, ip, r4
 8004502:	3b15      	subs	r3, #21
 8004504:	f023 0303 	bic.w	r3, r3, #3
 8004508:	3304      	adds	r3, #4
 800450a:	f104 0015 	add.w	r0, r4, #21
 800450e:	4584      	cmp	ip, r0
 8004510:	bf38      	it	cc
 8004512:	2304      	movcc	r3, #4
 8004514:	50ca      	str	r2, [r1, r3]
 8004516:	b10a      	cbz	r2, 800451c <__lshift+0xa4>
 8004518:	f108 0602 	add.w	r6, r8, #2
 800451c:	3e01      	subs	r6, #1
 800451e:	4638      	mov	r0, r7
 8004520:	612e      	str	r6, [r5, #16]
 8004522:	4621      	mov	r1, r4
 8004524:	f7ff fdd6 	bl	80040d4 <_Bfree>
 8004528:	4628      	mov	r0, r5
 800452a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800452e:	f842 0f04 	str.w	r0, [r2, #4]!
 8004532:	3301      	adds	r3, #1
 8004534:	e7c5      	b.n	80044c2 <__lshift+0x4a>
 8004536:	3904      	subs	r1, #4
 8004538:	f853 2b04 	ldr.w	r2, [r3], #4
 800453c:	f841 2f04 	str.w	r2, [r1, #4]!
 8004540:	459c      	cmp	ip, r3
 8004542:	d8f9      	bhi.n	8004538 <__lshift+0xc0>
 8004544:	e7ea      	b.n	800451c <__lshift+0xa4>
 8004546:	bf00      	nop
 8004548:	0800589b 	.word	0x0800589b
 800454c:	080058ac 	.word	0x080058ac

08004550 <__mcmp>:
 8004550:	b530      	push	{r4, r5, lr}
 8004552:	6902      	ldr	r2, [r0, #16]
 8004554:	690c      	ldr	r4, [r1, #16]
 8004556:	1b12      	subs	r2, r2, r4
 8004558:	d10e      	bne.n	8004578 <__mcmp+0x28>
 800455a:	f100 0314 	add.w	r3, r0, #20
 800455e:	3114      	adds	r1, #20
 8004560:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8004564:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8004568:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800456c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8004570:	42a5      	cmp	r5, r4
 8004572:	d003      	beq.n	800457c <__mcmp+0x2c>
 8004574:	d305      	bcc.n	8004582 <__mcmp+0x32>
 8004576:	2201      	movs	r2, #1
 8004578:	4610      	mov	r0, r2
 800457a:	bd30      	pop	{r4, r5, pc}
 800457c:	4283      	cmp	r3, r0
 800457e:	d3f3      	bcc.n	8004568 <__mcmp+0x18>
 8004580:	e7fa      	b.n	8004578 <__mcmp+0x28>
 8004582:	f04f 32ff 	mov.w	r2, #4294967295
 8004586:	e7f7      	b.n	8004578 <__mcmp+0x28>

08004588 <__mdiff>:
 8004588:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800458c:	460c      	mov	r4, r1
 800458e:	4606      	mov	r6, r0
 8004590:	4611      	mov	r1, r2
 8004592:	4620      	mov	r0, r4
 8004594:	4617      	mov	r7, r2
 8004596:	f7ff ffdb 	bl	8004550 <__mcmp>
 800459a:	1e05      	subs	r5, r0, #0
 800459c:	d110      	bne.n	80045c0 <__mdiff+0x38>
 800459e:	4629      	mov	r1, r5
 80045a0:	4630      	mov	r0, r6
 80045a2:	f7ff fd57 	bl	8004054 <_Balloc>
 80045a6:	b930      	cbnz	r0, 80045b6 <__mdiff+0x2e>
 80045a8:	4b39      	ldr	r3, [pc, #228]	; (8004690 <__mdiff+0x108>)
 80045aa:	4602      	mov	r2, r0
 80045ac:	f240 2132 	movw	r1, #562	; 0x232
 80045b0:	4838      	ldr	r0, [pc, #224]	; (8004694 <__mdiff+0x10c>)
 80045b2:	f000 faf3 	bl	8004b9c <__assert_func>
 80045b6:	2301      	movs	r3, #1
 80045b8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80045bc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80045c0:	bfa4      	itt	ge
 80045c2:	463b      	movge	r3, r7
 80045c4:	4627      	movge	r7, r4
 80045c6:	4630      	mov	r0, r6
 80045c8:	6879      	ldr	r1, [r7, #4]
 80045ca:	bfa6      	itte	ge
 80045cc:	461c      	movge	r4, r3
 80045ce:	2500      	movge	r5, #0
 80045d0:	2501      	movlt	r5, #1
 80045d2:	f7ff fd3f 	bl	8004054 <_Balloc>
 80045d6:	b920      	cbnz	r0, 80045e2 <__mdiff+0x5a>
 80045d8:	4b2d      	ldr	r3, [pc, #180]	; (8004690 <__mdiff+0x108>)
 80045da:	4602      	mov	r2, r0
 80045dc:	f44f 7110 	mov.w	r1, #576	; 0x240
 80045e0:	e7e6      	b.n	80045b0 <__mdiff+0x28>
 80045e2:	693e      	ldr	r6, [r7, #16]
 80045e4:	60c5      	str	r5, [r0, #12]
 80045e6:	6925      	ldr	r5, [r4, #16]
 80045e8:	f107 0114 	add.w	r1, r7, #20
 80045ec:	f104 0914 	add.w	r9, r4, #20
 80045f0:	f100 0e14 	add.w	lr, r0, #20
 80045f4:	f107 0210 	add.w	r2, r7, #16
 80045f8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80045fc:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8004600:	46f2      	mov	sl, lr
 8004602:	2700      	movs	r7, #0
 8004604:	f859 3b04 	ldr.w	r3, [r9], #4
 8004608:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800460c:	fa1f f883 	uxth.w	r8, r3
 8004610:	fa17 f78b 	uxtah	r7, r7, fp
 8004614:	0c1b      	lsrs	r3, r3, #16
 8004616:	eba7 0808 	sub.w	r8, r7, r8
 800461a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800461e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8004622:	fa1f f888 	uxth.w	r8, r8
 8004626:	141f      	asrs	r7, r3, #16
 8004628:	454d      	cmp	r5, r9
 800462a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800462e:	f84a 3b04 	str.w	r3, [sl], #4
 8004632:	d8e7      	bhi.n	8004604 <__mdiff+0x7c>
 8004634:	1b2b      	subs	r3, r5, r4
 8004636:	3b15      	subs	r3, #21
 8004638:	f023 0303 	bic.w	r3, r3, #3
 800463c:	3304      	adds	r3, #4
 800463e:	3415      	adds	r4, #21
 8004640:	42a5      	cmp	r5, r4
 8004642:	bf38      	it	cc
 8004644:	2304      	movcc	r3, #4
 8004646:	4419      	add	r1, r3
 8004648:	4473      	add	r3, lr
 800464a:	469e      	mov	lr, r3
 800464c:	460d      	mov	r5, r1
 800464e:	4565      	cmp	r5, ip
 8004650:	d30e      	bcc.n	8004670 <__mdiff+0xe8>
 8004652:	f10c 0203 	add.w	r2, ip, #3
 8004656:	1a52      	subs	r2, r2, r1
 8004658:	f022 0203 	bic.w	r2, r2, #3
 800465c:	3903      	subs	r1, #3
 800465e:	458c      	cmp	ip, r1
 8004660:	bf38      	it	cc
 8004662:	2200      	movcc	r2, #0
 8004664:	441a      	add	r2, r3
 8004666:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800466a:	b17b      	cbz	r3, 800468c <__mdiff+0x104>
 800466c:	6106      	str	r6, [r0, #16]
 800466e:	e7a5      	b.n	80045bc <__mdiff+0x34>
 8004670:	f855 8b04 	ldr.w	r8, [r5], #4
 8004674:	fa17 f488 	uxtah	r4, r7, r8
 8004678:	1422      	asrs	r2, r4, #16
 800467a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800467e:	b2a4      	uxth	r4, r4
 8004680:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8004684:	f84e 4b04 	str.w	r4, [lr], #4
 8004688:	1417      	asrs	r7, r2, #16
 800468a:	e7e0      	b.n	800464e <__mdiff+0xc6>
 800468c:	3e01      	subs	r6, #1
 800468e:	e7ea      	b.n	8004666 <__mdiff+0xde>
 8004690:	0800589b 	.word	0x0800589b
 8004694:	080058ac 	.word	0x080058ac

08004698 <__d2b>:
 8004698:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800469c:	4689      	mov	r9, r1
 800469e:	2101      	movs	r1, #1
 80046a0:	ec57 6b10 	vmov	r6, r7, d0
 80046a4:	4690      	mov	r8, r2
 80046a6:	f7ff fcd5 	bl	8004054 <_Balloc>
 80046aa:	4604      	mov	r4, r0
 80046ac:	b930      	cbnz	r0, 80046bc <__d2b+0x24>
 80046ae:	4602      	mov	r2, r0
 80046b0:	4b25      	ldr	r3, [pc, #148]	; (8004748 <__d2b+0xb0>)
 80046b2:	4826      	ldr	r0, [pc, #152]	; (800474c <__d2b+0xb4>)
 80046b4:	f240 310a 	movw	r1, #778	; 0x30a
 80046b8:	f000 fa70 	bl	8004b9c <__assert_func>
 80046bc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80046c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80046c4:	bb35      	cbnz	r5, 8004714 <__d2b+0x7c>
 80046c6:	2e00      	cmp	r6, #0
 80046c8:	9301      	str	r3, [sp, #4]
 80046ca:	d028      	beq.n	800471e <__d2b+0x86>
 80046cc:	4668      	mov	r0, sp
 80046ce:	9600      	str	r6, [sp, #0]
 80046d0:	f7ff fd8c 	bl	80041ec <__lo0bits>
 80046d4:	9900      	ldr	r1, [sp, #0]
 80046d6:	b300      	cbz	r0, 800471a <__d2b+0x82>
 80046d8:	9a01      	ldr	r2, [sp, #4]
 80046da:	f1c0 0320 	rsb	r3, r0, #32
 80046de:	fa02 f303 	lsl.w	r3, r2, r3
 80046e2:	430b      	orrs	r3, r1
 80046e4:	40c2      	lsrs	r2, r0
 80046e6:	6163      	str	r3, [r4, #20]
 80046e8:	9201      	str	r2, [sp, #4]
 80046ea:	9b01      	ldr	r3, [sp, #4]
 80046ec:	61a3      	str	r3, [r4, #24]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	bf14      	ite	ne
 80046f2:	2202      	movne	r2, #2
 80046f4:	2201      	moveq	r2, #1
 80046f6:	6122      	str	r2, [r4, #16]
 80046f8:	b1d5      	cbz	r5, 8004730 <__d2b+0x98>
 80046fa:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80046fe:	4405      	add	r5, r0
 8004700:	f8c9 5000 	str.w	r5, [r9]
 8004704:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004708:	f8c8 0000 	str.w	r0, [r8]
 800470c:	4620      	mov	r0, r4
 800470e:	b003      	add	sp, #12
 8004710:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004714:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004718:	e7d5      	b.n	80046c6 <__d2b+0x2e>
 800471a:	6161      	str	r1, [r4, #20]
 800471c:	e7e5      	b.n	80046ea <__d2b+0x52>
 800471e:	a801      	add	r0, sp, #4
 8004720:	f7ff fd64 	bl	80041ec <__lo0bits>
 8004724:	9b01      	ldr	r3, [sp, #4]
 8004726:	6163      	str	r3, [r4, #20]
 8004728:	2201      	movs	r2, #1
 800472a:	6122      	str	r2, [r4, #16]
 800472c:	3020      	adds	r0, #32
 800472e:	e7e3      	b.n	80046f8 <__d2b+0x60>
 8004730:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004734:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004738:	f8c9 0000 	str.w	r0, [r9]
 800473c:	6918      	ldr	r0, [r3, #16]
 800473e:	f7ff fd35 	bl	80041ac <__hi0bits>
 8004742:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004746:	e7df      	b.n	8004708 <__d2b+0x70>
 8004748:	0800589b 	.word	0x0800589b
 800474c:	080058ac 	.word	0x080058ac

08004750 <_calloc_r>:
 8004750:	b513      	push	{r0, r1, r4, lr}
 8004752:	434a      	muls	r2, r1
 8004754:	4611      	mov	r1, r2
 8004756:	9201      	str	r2, [sp, #4]
 8004758:	f000 f85a 	bl	8004810 <_malloc_r>
 800475c:	4604      	mov	r4, r0
 800475e:	b118      	cbz	r0, 8004768 <_calloc_r+0x18>
 8004760:	9a01      	ldr	r2, [sp, #4]
 8004762:	2100      	movs	r1, #0
 8004764:	f7fe f950 	bl	8002a08 <memset>
 8004768:	4620      	mov	r0, r4
 800476a:	b002      	add	sp, #8
 800476c:	bd10      	pop	{r4, pc}
	...

08004770 <_free_r>:
 8004770:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004772:	2900      	cmp	r1, #0
 8004774:	d048      	beq.n	8004808 <_free_r+0x98>
 8004776:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800477a:	9001      	str	r0, [sp, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	f1a1 0404 	sub.w	r4, r1, #4
 8004782:	bfb8      	it	lt
 8004784:	18e4      	addlt	r4, r4, r3
 8004786:	f000 fa65 	bl	8004c54 <__malloc_lock>
 800478a:	4a20      	ldr	r2, [pc, #128]	; (800480c <_free_r+0x9c>)
 800478c:	9801      	ldr	r0, [sp, #4]
 800478e:	6813      	ldr	r3, [r2, #0]
 8004790:	4615      	mov	r5, r2
 8004792:	b933      	cbnz	r3, 80047a2 <_free_r+0x32>
 8004794:	6063      	str	r3, [r4, #4]
 8004796:	6014      	str	r4, [r2, #0]
 8004798:	b003      	add	sp, #12
 800479a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800479e:	f000 ba5f 	b.w	8004c60 <__malloc_unlock>
 80047a2:	42a3      	cmp	r3, r4
 80047a4:	d90b      	bls.n	80047be <_free_r+0x4e>
 80047a6:	6821      	ldr	r1, [r4, #0]
 80047a8:	1862      	adds	r2, r4, r1
 80047aa:	4293      	cmp	r3, r2
 80047ac:	bf04      	itt	eq
 80047ae:	681a      	ldreq	r2, [r3, #0]
 80047b0:	685b      	ldreq	r3, [r3, #4]
 80047b2:	6063      	str	r3, [r4, #4]
 80047b4:	bf04      	itt	eq
 80047b6:	1852      	addeq	r2, r2, r1
 80047b8:	6022      	streq	r2, [r4, #0]
 80047ba:	602c      	str	r4, [r5, #0]
 80047bc:	e7ec      	b.n	8004798 <_free_r+0x28>
 80047be:	461a      	mov	r2, r3
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	b10b      	cbz	r3, 80047c8 <_free_r+0x58>
 80047c4:	42a3      	cmp	r3, r4
 80047c6:	d9fa      	bls.n	80047be <_free_r+0x4e>
 80047c8:	6811      	ldr	r1, [r2, #0]
 80047ca:	1855      	adds	r5, r2, r1
 80047cc:	42a5      	cmp	r5, r4
 80047ce:	d10b      	bne.n	80047e8 <_free_r+0x78>
 80047d0:	6824      	ldr	r4, [r4, #0]
 80047d2:	4421      	add	r1, r4
 80047d4:	1854      	adds	r4, r2, r1
 80047d6:	42a3      	cmp	r3, r4
 80047d8:	6011      	str	r1, [r2, #0]
 80047da:	d1dd      	bne.n	8004798 <_free_r+0x28>
 80047dc:	681c      	ldr	r4, [r3, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	6053      	str	r3, [r2, #4]
 80047e2:	4421      	add	r1, r4
 80047e4:	6011      	str	r1, [r2, #0]
 80047e6:	e7d7      	b.n	8004798 <_free_r+0x28>
 80047e8:	d902      	bls.n	80047f0 <_free_r+0x80>
 80047ea:	230c      	movs	r3, #12
 80047ec:	6003      	str	r3, [r0, #0]
 80047ee:	e7d3      	b.n	8004798 <_free_r+0x28>
 80047f0:	6825      	ldr	r5, [r4, #0]
 80047f2:	1961      	adds	r1, r4, r5
 80047f4:	428b      	cmp	r3, r1
 80047f6:	bf04      	itt	eq
 80047f8:	6819      	ldreq	r1, [r3, #0]
 80047fa:	685b      	ldreq	r3, [r3, #4]
 80047fc:	6063      	str	r3, [r4, #4]
 80047fe:	bf04      	itt	eq
 8004800:	1949      	addeq	r1, r1, r5
 8004802:	6021      	streq	r1, [r4, #0]
 8004804:	6054      	str	r4, [r2, #4]
 8004806:	e7c7      	b.n	8004798 <_free_r+0x28>
 8004808:	b003      	add	sp, #12
 800480a:	bd30      	pop	{r4, r5, pc}
 800480c:	20000204 	.word	0x20000204

08004810 <_malloc_r>:
 8004810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004812:	1ccd      	adds	r5, r1, #3
 8004814:	f025 0503 	bic.w	r5, r5, #3
 8004818:	3508      	adds	r5, #8
 800481a:	2d0c      	cmp	r5, #12
 800481c:	bf38      	it	cc
 800481e:	250c      	movcc	r5, #12
 8004820:	2d00      	cmp	r5, #0
 8004822:	4606      	mov	r6, r0
 8004824:	db01      	blt.n	800482a <_malloc_r+0x1a>
 8004826:	42a9      	cmp	r1, r5
 8004828:	d903      	bls.n	8004832 <_malloc_r+0x22>
 800482a:	230c      	movs	r3, #12
 800482c:	6033      	str	r3, [r6, #0]
 800482e:	2000      	movs	r0, #0
 8004830:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004832:	f000 fa0f 	bl	8004c54 <__malloc_lock>
 8004836:	4921      	ldr	r1, [pc, #132]	; (80048bc <_malloc_r+0xac>)
 8004838:	680a      	ldr	r2, [r1, #0]
 800483a:	4614      	mov	r4, r2
 800483c:	b99c      	cbnz	r4, 8004866 <_malloc_r+0x56>
 800483e:	4f20      	ldr	r7, [pc, #128]	; (80048c0 <_malloc_r+0xb0>)
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	b923      	cbnz	r3, 800484e <_malloc_r+0x3e>
 8004844:	4621      	mov	r1, r4
 8004846:	4630      	mov	r0, r6
 8004848:	f000 f998 	bl	8004b7c <_sbrk_r>
 800484c:	6038      	str	r0, [r7, #0]
 800484e:	4629      	mov	r1, r5
 8004850:	4630      	mov	r0, r6
 8004852:	f000 f993 	bl	8004b7c <_sbrk_r>
 8004856:	1c43      	adds	r3, r0, #1
 8004858:	d123      	bne.n	80048a2 <_malloc_r+0x92>
 800485a:	230c      	movs	r3, #12
 800485c:	6033      	str	r3, [r6, #0]
 800485e:	4630      	mov	r0, r6
 8004860:	f000 f9fe 	bl	8004c60 <__malloc_unlock>
 8004864:	e7e3      	b.n	800482e <_malloc_r+0x1e>
 8004866:	6823      	ldr	r3, [r4, #0]
 8004868:	1b5b      	subs	r3, r3, r5
 800486a:	d417      	bmi.n	800489c <_malloc_r+0x8c>
 800486c:	2b0b      	cmp	r3, #11
 800486e:	d903      	bls.n	8004878 <_malloc_r+0x68>
 8004870:	6023      	str	r3, [r4, #0]
 8004872:	441c      	add	r4, r3
 8004874:	6025      	str	r5, [r4, #0]
 8004876:	e004      	b.n	8004882 <_malloc_r+0x72>
 8004878:	6863      	ldr	r3, [r4, #4]
 800487a:	42a2      	cmp	r2, r4
 800487c:	bf0c      	ite	eq
 800487e:	600b      	streq	r3, [r1, #0]
 8004880:	6053      	strne	r3, [r2, #4]
 8004882:	4630      	mov	r0, r6
 8004884:	f000 f9ec 	bl	8004c60 <__malloc_unlock>
 8004888:	f104 000b 	add.w	r0, r4, #11
 800488c:	1d23      	adds	r3, r4, #4
 800488e:	f020 0007 	bic.w	r0, r0, #7
 8004892:	1ac2      	subs	r2, r0, r3
 8004894:	d0cc      	beq.n	8004830 <_malloc_r+0x20>
 8004896:	1a1b      	subs	r3, r3, r0
 8004898:	50a3      	str	r3, [r4, r2]
 800489a:	e7c9      	b.n	8004830 <_malloc_r+0x20>
 800489c:	4622      	mov	r2, r4
 800489e:	6864      	ldr	r4, [r4, #4]
 80048a0:	e7cc      	b.n	800483c <_malloc_r+0x2c>
 80048a2:	1cc4      	adds	r4, r0, #3
 80048a4:	f024 0403 	bic.w	r4, r4, #3
 80048a8:	42a0      	cmp	r0, r4
 80048aa:	d0e3      	beq.n	8004874 <_malloc_r+0x64>
 80048ac:	1a21      	subs	r1, r4, r0
 80048ae:	4630      	mov	r0, r6
 80048b0:	f000 f964 	bl	8004b7c <_sbrk_r>
 80048b4:	3001      	adds	r0, #1
 80048b6:	d1dd      	bne.n	8004874 <_malloc_r+0x64>
 80048b8:	e7cf      	b.n	800485a <_malloc_r+0x4a>
 80048ba:	bf00      	nop
 80048bc:	20000204 	.word	0x20000204
 80048c0:	20000208 	.word	0x20000208

080048c4 <__ssputs_r>:
 80048c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048c8:	688e      	ldr	r6, [r1, #8]
 80048ca:	429e      	cmp	r6, r3
 80048cc:	4682      	mov	sl, r0
 80048ce:	460c      	mov	r4, r1
 80048d0:	4690      	mov	r8, r2
 80048d2:	461f      	mov	r7, r3
 80048d4:	d838      	bhi.n	8004948 <__ssputs_r+0x84>
 80048d6:	898a      	ldrh	r2, [r1, #12]
 80048d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80048dc:	d032      	beq.n	8004944 <__ssputs_r+0x80>
 80048de:	6825      	ldr	r5, [r4, #0]
 80048e0:	6909      	ldr	r1, [r1, #16]
 80048e2:	eba5 0901 	sub.w	r9, r5, r1
 80048e6:	6965      	ldr	r5, [r4, #20]
 80048e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80048ec:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80048f0:	3301      	adds	r3, #1
 80048f2:	444b      	add	r3, r9
 80048f4:	106d      	asrs	r5, r5, #1
 80048f6:	429d      	cmp	r5, r3
 80048f8:	bf38      	it	cc
 80048fa:	461d      	movcc	r5, r3
 80048fc:	0553      	lsls	r3, r2, #21
 80048fe:	d531      	bpl.n	8004964 <__ssputs_r+0xa0>
 8004900:	4629      	mov	r1, r5
 8004902:	f7ff ff85 	bl	8004810 <_malloc_r>
 8004906:	4606      	mov	r6, r0
 8004908:	b950      	cbnz	r0, 8004920 <__ssputs_r+0x5c>
 800490a:	230c      	movs	r3, #12
 800490c:	f8ca 3000 	str.w	r3, [sl]
 8004910:	89a3      	ldrh	r3, [r4, #12]
 8004912:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004916:	81a3      	strh	r3, [r4, #12]
 8004918:	f04f 30ff 	mov.w	r0, #4294967295
 800491c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004920:	6921      	ldr	r1, [r4, #16]
 8004922:	464a      	mov	r2, r9
 8004924:	f7ff fb88 	bl	8004038 <memcpy>
 8004928:	89a3      	ldrh	r3, [r4, #12]
 800492a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800492e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004932:	81a3      	strh	r3, [r4, #12]
 8004934:	6126      	str	r6, [r4, #16]
 8004936:	6165      	str	r5, [r4, #20]
 8004938:	444e      	add	r6, r9
 800493a:	eba5 0509 	sub.w	r5, r5, r9
 800493e:	6026      	str	r6, [r4, #0]
 8004940:	60a5      	str	r5, [r4, #8]
 8004942:	463e      	mov	r6, r7
 8004944:	42be      	cmp	r6, r7
 8004946:	d900      	bls.n	800494a <__ssputs_r+0x86>
 8004948:	463e      	mov	r6, r7
 800494a:	4632      	mov	r2, r6
 800494c:	6820      	ldr	r0, [r4, #0]
 800494e:	4641      	mov	r1, r8
 8004950:	f000 f966 	bl	8004c20 <memmove>
 8004954:	68a3      	ldr	r3, [r4, #8]
 8004956:	6822      	ldr	r2, [r4, #0]
 8004958:	1b9b      	subs	r3, r3, r6
 800495a:	4432      	add	r2, r6
 800495c:	60a3      	str	r3, [r4, #8]
 800495e:	6022      	str	r2, [r4, #0]
 8004960:	2000      	movs	r0, #0
 8004962:	e7db      	b.n	800491c <__ssputs_r+0x58>
 8004964:	462a      	mov	r2, r5
 8004966:	f000 f981 	bl	8004c6c <_realloc_r>
 800496a:	4606      	mov	r6, r0
 800496c:	2800      	cmp	r0, #0
 800496e:	d1e1      	bne.n	8004934 <__ssputs_r+0x70>
 8004970:	6921      	ldr	r1, [r4, #16]
 8004972:	4650      	mov	r0, sl
 8004974:	f7ff fefc 	bl	8004770 <_free_r>
 8004978:	e7c7      	b.n	800490a <__ssputs_r+0x46>
	...

0800497c <_svfiprintf_r>:
 800497c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004980:	4698      	mov	r8, r3
 8004982:	898b      	ldrh	r3, [r1, #12]
 8004984:	061b      	lsls	r3, r3, #24
 8004986:	b09d      	sub	sp, #116	; 0x74
 8004988:	4607      	mov	r7, r0
 800498a:	460d      	mov	r5, r1
 800498c:	4614      	mov	r4, r2
 800498e:	d50e      	bpl.n	80049ae <_svfiprintf_r+0x32>
 8004990:	690b      	ldr	r3, [r1, #16]
 8004992:	b963      	cbnz	r3, 80049ae <_svfiprintf_r+0x32>
 8004994:	2140      	movs	r1, #64	; 0x40
 8004996:	f7ff ff3b 	bl	8004810 <_malloc_r>
 800499a:	6028      	str	r0, [r5, #0]
 800499c:	6128      	str	r0, [r5, #16]
 800499e:	b920      	cbnz	r0, 80049aa <_svfiprintf_r+0x2e>
 80049a0:	230c      	movs	r3, #12
 80049a2:	603b      	str	r3, [r7, #0]
 80049a4:	f04f 30ff 	mov.w	r0, #4294967295
 80049a8:	e0d1      	b.n	8004b4e <_svfiprintf_r+0x1d2>
 80049aa:	2340      	movs	r3, #64	; 0x40
 80049ac:	616b      	str	r3, [r5, #20]
 80049ae:	2300      	movs	r3, #0
 80049b0:	9309      	str	r3, [sp, #36]	; 0x24
 80049b2:	2320      	movs	r3, #32
 80049b4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80049b8:	f8cd 800c 	str.w	r8, [sp, #12]
 80049bc:	2330      	movs	r3, #48	; 0x30
 80049be:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8004b68 <_svfiprintf_r+0x1ec>
 80049c2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80049c6:	f04f 0901 	mov.w	r9, #1
 80049ca:	4623      	mov	r3, r4
 80049cc:	469a      	mov	sl, r3
 80049ce:	f813 2b01 	ldrb.w	r2, [r3], #1
 80049d2:	b10a      	cbz	r2, 80049d8 <_svfiprintf_r+0x5c>
 80049d4:	2a25      	cmp	r2, #37	; 0x25
 80049d6:	d1f9      	bne.n	80049cc <_svfiprintf_r+0x50>
 80049d8:	ebba 0b04 	subs.w	fp, sl, r4
 80049dc:	d00b      	beq.n	80049f6 <_svfiprintf_r+0x7a>
 80049de:	465b      	mov	r3, fp
 80049e0:	4622      	mov	r2, r4
 80049e2:	4629      	mov	r1, r5
 80049e4:	4638      	mov	r0, r7
 80049e6:	f7ff ff6d 	bl	80048c4 <__ssputs_r>
 80049ea:	3001      	adds	r0, #1
 80049ec:	f000 80aa 	beq.w	8004b44 <_svfiprintf_r+0x1c8>
 80049f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80049f2:	445a      	add	r2, fp
 80049f4:	9209      	str	r2, [sp, #36]	; 0x24
 80049f6:	f89a 3000 	ldrb.w	r3, [sl]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	f000 80a2 	beq.w	8004b44 <_svfiprintf_r+0x1c8>
 8004a00:	2300      	movs	r3, #0
 8004a02:	f04f 32ff 	mov.w	r2, #4294967295
 8004a06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004a0a:	f10a 0a01 	add.w	sl, sl, #1
 8004a0e:	9304      	str	r3, [sp, #16]
 8004a10:	9307      	str	r3, [sp, #28]
 8004a12:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004a16:	931a      	str	r3, [sp, #104]	; 0x68
 8004a18:	4654      	mov	r4, sl
 8004a1a:	2205      	movs	r2, #5
 8004a1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004a20:	4851      	ldr	r0, [pc, #324]	; (8004b68 <_svfiprintf_r+0x1ec>)
 8004a22:	f7fb fbdd 	bl	80001e0 <memchr>
 8004a26:	9a04      	ldr	r2, [sp, #16]
 8004a28:	b9d8      	cbnz	r0, 8004a62 <_svfiprintf_r+0xe6>
 8004a2a:	06d0      	lsls	r0, r2, #27
 8004a2c:	bf44      	itt	mi
 8004a2e:	2320      	movmi	r3, #32
 8004a30:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a34:	0711      	lsls	r1, r2, #28
 8004a36:	bf44      	itt	mi
 8004a38:	232b      	movmi	r3, #43	; 0x2b
 8004a3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004a3e:	f89a 3000 	ldrb.w	r3, [sl]
 8004a42:	2b2a      	cmp	r3, #42	; 0x2a
 8004a44:	d015      	beq.n	8004a72 <_svfiprintf_r+0xf6>
 8004a46:	9a07      	ldr	r2, [sp, #28]
 8004a48:	4654      	mov	r4, sl
 8004a4a:	2000      	movs	r0, #0
 8004a4c:	f04f 0c0a 	mov.w	ip, #10
 8004a50:	4621      	mov	r1, r4
 8004a52:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004a56:	3b30      	subs	r3, #48	; 0x30
 8004a58:	2b09      	cmp	r3, #9
 8004a5a:	d94e      	bls.n	8004afa <_svfiprintf_r+0x17e>
 8004a5c:	b1b0      	cbz	r0, 8004a8c <_svfiprintf_r+0x110>
 8004a5e:	9207      	str	r2, [sp, #28]
 8004a60:	e014      	b.n	8004a8c <_svfiprintf_r+0x110>
 8004a62:	eba0 0308 	sub.w	r3, r0, r8
 8004a66:	fa09 f303 	lsl.w	r3, r9, r3
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	9304      	str	r3, [sp, #16]
 8004a6e:	46a2      	mov	sl, r4
 8004a70:	e7d2      	b.n	8004a18 <_svfiprintf_r+0x9c>
 8004a72:	9b03      	ldr	r3, [sp, #12]
 8004a74:	1d19      	adds	r1, r3, #4
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	9103      	str	r1, [sp, #12]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	bfbb      	ittet	lt
 8004a7e:	425b      	neglt	r3, r3
 8004a80:	f042 0202 	orrlt.w	r2, r2, #2
 8004a84:	9307      	strge	r3, [sp, #28]
 8004a86:	9307      	strlt	r3, [sp, #28]
 8004a88:	bfb8      	it	lt
 8004a8a:	9204      	strlt	r2, [sp, #16]
 8004a8c:	7823      	ldrb	r3, [r4, #0]
 8004a8e:	2b2e      	cmp	r3, #46	; 0x2e
 8004a90:	d10c      	bne.n	8004aac <_svfiprintf_r+0x130>
 8004a92:	7863      	ldrb	r3, [r4, #1]
 8004a94:	2b2a      	cmp	r3, #42	; 0x2a
 8004a96:	d135      	bne.n	8004b04 <_svfiprintf_r+0x188>
 8004a98:	9b03      	ldr	r3, [sp, #12]
 8004a9a:	1d1a      	adds	r2, r3, #4
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	9203      	str	r2, [sp, #12]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	bfb8      	it	lt
 8004aa4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004aa8:	3402      	adds	r4, #2
 8004aaa:	9305      	str	r3, [sp, #20]
 8004aac:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8004b78 <_svfiprintf_r+0x1fc>
 8004ab0:	7821      	ldrb	r1, [r4, #0]
 8004ab2:	2203      	movs	r2, #3
 8004ab4:	4650      	mov	r0, sl
 8004ab6:	f7fb fb93 	bl	80001e0 <memchr>
 8004aba:	b140      	cbz	r0, 8004ace <_svfiprintf_r+0x152>
 8004abc:	2340      	movs	r3, #64	; 0x40
 8004abe:	eba0 000a 	sub.w	r0, r0, sl
 8004ac2:	fa03 f000 	lsl.w	r0, r3, r0
 8004ac6:	9b04      	ldr	r3, [sp, #16]
 8004ac8:	4303      	orrs	r3, r0
 8004aca:	3401      	adds	r4, #1
 8004acc:	9304      	str	r3, [sp, #16]
 8004ace:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ad2:	4826      	ldr	r0, [pc, #152]	; (8004b6c <_svfiprintf_r+0x1f0>)
 8004ad4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004ad8:	2206      	movs	r2, #6
 8004ada:	f7fb fb81 	bl	80001e0 <memchr>
 8004ade:	2800      	cmp	r0, #0
 8004ae0:	d038      	beq.n	8004b54 <_svfiprintf_r+0x1d8>
 8004ae2:	4b23      	ldr	r3, [pc, #140]	; (8004b70 <_svfiprintf_r+0x1f4>)
 8004ae4:	bb1b      	cbnz	r3, 8004b2e <_svfiprintf_r+0x1b2>
 8004ae6:	9b03      	ldr	r3, [sp, #12]
 8004ae8:	3307      	adds	r3, #7
 8004aea:	f023 0307 	bic.w	r3, r3, #7
 8004aee:	3308      	adds	r3, #8
 8004af0:	9303      	str	r3, [sp, #12]
 8004af2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004af4:	4433      	add	r3, r6
 8004af6:	9309      	str	r3, [sp, #36]	; 0x24
 8004af8:	e767      	b.n	80049ca <_svfiprintf_r+0x4e>
 8004afa:	fb0c 3202 	mla	r2, ip, r2, r3
 8004afe:	460c      	mov	r4, r1
 8004b00:	2001      	movs	r0, #1
 8004b02:	e7a5      	b.n	8004a50 <_svfiprintf_r+0xd4>
 8004b04:	2300      	movs	r3, #0
 8004b06:	3401      	adds	r4, #1
 8004b08:	9305      	str	r3, [sp, #20]
 8004b0a:	4619      	mov	r1, r3
 8004b0c:	f04f 0c0a 	mov.w	ip, #10
 8004b10:	4620      	mov	r0, r4
 8004b12:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004b16:	3a30      	subs	r2, #48	; 0x30
 8004b18:	2a09      	cmp	r2, #9
 8004b1a:	d903      	bls.n	8004b24 <_svfiprintf_r+0x1a8>
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d0c5      	beq.n	8004aac <_svfiprintf_r+0x130>
 8004b20:	9105      	str	r1, [sp, #20]
 8004b22:	e7c3      	b.n	8004aac <_svfiprintf_r+0x130>
 8004b24:	fb0c 2101 	mla	r1, ip, r1, r2
 8004b28:	4604      	mov	r4, r0
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	e7f0      	b.n	8004b10 <_svfiprintf_r+0x194>
 8004b2e:	ab03      	add	r3, sp, #12
 8004b30:	9300      	str	r3, [sp, #0]
 8004b32:	462a      	mov	r2, r5
 8004b34:	4b0f      	ldr	r3, [pc, #60]	; (8004b74 <_svfiprintf_r+0x1f8>)
 8004b36:	a904      	add	r1, sp, #16
 8004b38:	4638      	mov	r0, r7
 8004b3a:	f7fe f80d 	bl	8002b58 <_printf_float>
 8004b3e:	1c42      	adds	r2, r0, #1
 8004b40:	4606      	mov	r6, r0
 8004b42:	d1d6      	bne.n	8004af2 <_svfiprintf_r+0x176>
 8004b44:	89ab      	ldrh	r3, [r5, #12]
 8004b46:	065b      	lsls	r3, r3, #25
 8004b48:	f53f af2c 	bmi.w	80049a4 <_svfiprintf_r+0x28>
 8004b4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004b4e:	b01d      	add	sp, #116	; 0x74
 8004b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b54:	ab03      	add	r3, sp, #12
 8004b56:	9300      	str	r3, [sp, #0]
 8004b58:	462a      	mov	r2, r5
 8004b5a:	4b06      	ldr	r3, [pc, #24]	; (8004b74 <_svfiprintf_r+0x1f8>)
 8004b5c:	a904      	add	r1, sp, #16
 8004b5e:	4638      	mov	r0, r7
 8004b60:	f7fe fa9e 	bl	80030a0 <_printf_i>
 8004b64:	e7eb      	b.n	8004b3e <_svfiprintf_r+0x1c2>
 8004b66:	bf00      	nop
 8004b68:	08005a0c 	.word	0x08005a0c
 8004b6c:	08005a16 	.word	0x08005a16
 8004b70:	08002b59 	.word	0x08002b59
 8004b74:	080048c5 	.word	0x080048c5
 8004b78:	08005a12 	.word	0x08005a12

08004b7c <_sbrk_r>:
 8004b7c:	b538      	push	{r3, r4, r5, lr}
 8004b7e:	4d06      	ldr	r5, [pc, #24]	; (8004b98 <_sbrk_r+0x1c>)
 8004b80:	2300      	movs	r3, #0
 8004b82:	4604      	mov	r4, r0
 8004b84:	4608      	mov	r0, r1
 8004b86:	602b      	str	r3, [r5, #0]
 8004b88:	f7fd f972 	bl	8001e70 <_sbrk>
 8004b8c:	1c43      	adds	r3, r0, #1
 8004b8e:	d102      	bne.n	8004b96 <_sbrk_r+0x1a>
 8004b90:	682b      	ldr	r3, [r5, #0]
 8004b92:	b103      	cbz	r3, 8004b96 <_sbrk_r+0x1a>
 8004b94:	6023      	str	r3, [r4, #0]
 8004b96:	bd38      	pop	{r3, r4, r5, pc}
 8004b98:	2000030c 	.word	0x2000030c

08004b9c <__assert_func>:
 8004b9c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004b9e:	4614      	mov	r4, r2
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	4b09      	ldr	r3, [pc, #36]	; (8004bc8 <__assert_func+0x2c>)
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4605      	mov	r5, r0
 8004ba8:	68d8      	ldr	r0, [r3, #12]
 8004baa:	b14c      	cbz	r4, 8004bc0 <__assert_func+0x24>
 8004bac:	4b07      	ldr	r3, [pc, #28]	; (8004bcc <__assert_func+0x30>)
 8004bae:	9100      	str	r1, [sp, #0]
 8004bb0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004bb4:	4906      	ldr	r1, [pc, #24]	; (8004bd0 <__assert_func+0x34>)
 8004bb6:	462b      	mov	r3, r5
 8004bb8:	f000 f80e 	bl	8004bd8 <fiprintf>
 8004bbc:	f000 faa4 	bl	8005108 <abort>
 8004bc0:	4b04      	ldr	r3, [pc, #16]	; (8004bd4 <__assert_func+0x38>)
 8004bc2:	461c      	mov	r4, r3
 8004bc4:	e7f3      	b.n	8004bae <__assert_func+0x12>
 8004bc6:	bf00      	nop
 8004bc8:	20000004 	.word	0x20000004
 8004bcc:	08005a1d 	.word	0x08005a1d
 8004bd0:	08005a2a 	.word	0x08005a2a
 8004bd4:	08005a58 	.word	0x08005a58

08004bd8 <fiprintf>:
 8004bd8:	b40e      	push	{r1, r2, r3}
 8004bda:	b503      	push	{r0, r1, lr}
 8004bdc:	4601      	mov	r1, r0
 8004bde:	ab03      	add	r3, sp, #12
 8004be0:	4805      	ldr	r0, [pc, #20]	; (8004bf8 <fiprintf+0x20>)
 8004be2:	f853 2b04 	ldr.w	r2, [r3], #4
 8004be6:	6800      	ldr	r0, [r0, #0]
 8004be8:	9301      	str	r3, [sp, #4]
 8004bea:	f000 f88f 	bl	8004d0c <_vfiprintf_r>
 8004bee:	b002      	add	sp, #8
 8004bf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bf4:	b003      	add	sp, #12
 8004bf6:	4770      	bx	lr
 8004bf8:	20000004 	.word	0x20000004

08004bfc <__ascii_mbtowc>:
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	b901      	cbnz	r1, 8004c02 <__ascii_mbtowc+0x6>
 8004c00:	a901      	add	r1, sp, #4
 8004c02:	b142      	cbz	r2, 8004c16 <__ascii_mbtowc+0x1a>
 8004c04:	b14b      	cbz	r3, 8004c1a <__ascii_mbtowc+0x1e>
 8004c06:	7813      	ldrb	r3, [r2, #0]
 8004c08:	600b      	str	r3, [r1, #0]
 8004c0a:	7812      	ldrb	r2, [r2, #0]
 8004c0c:	1e10      	subs	r0, r2, #0
 8004c0e:	bf18      	it	ne
 8004c10:	2001      	movne	r0, #1
 8004c12:	b002      	add	sp, #8
 8004c14:	4770      	bx	lr
 8004c16:	4610      	mov	r0, r2
 8004c18:	e7fb      	b.n	8004c12 <__ascii_mbtowc+0x16>
 8004c1a:	f06f 0001 	mvn.w	r0, #1
 8004c1e:	e7f8      	b.n	8004c12 <__ascii_mbtowc+0x16>

08004c20 <memmove>:
 8004c20:	4288      	cmp	r0, r1
 8004c22:	b510      	push	{r4, lr}
 8004c24:	eb01 0402 	add.w	r4, r1, r2
 8004c28:	d902      	bls.n	8004c30 <memmove+0x10>
 8004c2a:	4284      	cmp	r4, r0
 8004c2c:	4623      	mov	r3, r4
 8004c2e:	d807      	bhi.n	8004c40 <memmove+0x20>
 8004c30:	1e43      	subs	r3, r0, #1
 8004c32:	42a1      	cmp	r1, r4
 8004c34:	d008      	beq.n	8004c48 <memmove+0x28>
 8004c36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c3e:	e7f8      	b.n	8004c32 <memmove+0x12>
 8004c40:	4402      	add	r2, r0
 8004c42:	4601      	mov	r1, r0
 8004c44:	428a      	cmp	r2, r1
 8004c46:	d100      	bne.n	8004c4a <memmove+0x2a>
 8004c48:	bd10      	pop	{r4, pc}
 8004c4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c52:	e7f7      	b.n	8004c44 <memmove+0x24>

08004c54 <__malloc_lock>:
 8004c54:	4801      	ldr	r0, [pc, #4]	; (8004c5c <__malloc_lock+0x8>)
 8004c56:	f000 bc17 	b.w	8005488 <__retarget_lock_acquire_recursive>
 8004c5a:	bf00      	nop
 8004c5c:	20000314 	.word	0x20000314

08004c60 <__malloc_unlock>:
 8004c60:	4801      	ldr	r0, [pc, #4]	; (8004c68 <__malloc_unlock+0x8>)
 8004c62:	f000 bc12 	b.w	800548a <__retarget_lock_release_recursive>
 8004c66:	bf00      	nop
 8004c68:	20000314 	.word	0x20000314

08004c6c <_realloc_r>:
 8004c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c6e:	4607      	mov	r7, r0
 8004c70:	4614      	mov	r4, r2
 8004c72:	460e      	mov	r6, r1
 8004c74:	b921      	cbnz	r1, 8004c80 <_realloc_r+0x14>
 8004c76:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004c7a:	4611      	mov	r1, r2
 8004c7c:	f7ff bdc8 	b.w	8004810 <_malloc_r>
 8004c80:	b922      	cbnz	r2, 8004c8c <_realloc_r+0x20>
 8004c82:	f7ff fd75 	bl	8004770 <_free_r>
 8004c86:	4625      	mov	r5, r4
 8004c88:	4628      	mov	r0, r5
 8004c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c8c:	f000 fc62 	bl	8005554 <_malloc_usable_size_r>
 8004c90:	42a0      	cmp	r0, r4
 8004c92:	d20f      	bcs.n	8004cb4 <_realloc_r+0x48>
 8004c94:	4621      	mov	r1, r4
 8004c96:	4638      	mov	r0, r7
 8004c98:	f7ff fdba 	bl	8004810 <_malloc_r>
 8004c9c:	4605      	mov	r5, r0
 8004c9e:	2800      	cmp	r0, #0
 8004ca0:	d0f2      	beq.n	8004c88 <_realloc_r+0x1c>
 8004ca2:	4631      	mov	r1, r6
 8004ca4:	4622      	mov	r2, r4
 8004ca6:	f7ff f9c7 	bl	8004038 <memcpy>
 8004caa:	4631      	mov	r1, r6
 8004cac:	4638      	mov	r0, r7
 8004cae:	f7ff fd5f 	bl	8004770 <_free_r>
 8004cb2:	e7e9      	b.n	8004c88 <_realloc_r+0x1c>
 8004cb4:	4635      	mov	r5, r6
 8004cb6:	e7e7      	b.n	8004c88 <_realloc_r+0x1c>

08004cb8 <__sfputc_r>:
 8004cb8:	6893      	ldr	r3, [r2, #8]
 8004cba:	3b01      	subs	r3, #1
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	b410      	push	{r4}
 8004cc0:	6093      	str	r3, [r2, #8]
 8004cc2:	da08      	bge.n	8004cd6 <__sfputc_r+0x1e>
 8004cc4:	6994      	ldr	r4, [r2, #24]
 8004cc6:	42a3      	cmp	r3, r4
 8004cc8:	db01      	blt.n	8004cce <__sfputc_r+0x16>
 8004cca:	290a      	cmp	r1, #10
 8004ccc:	d103      	bne.n	8004cd6 <__sfputc_r+0x1e>
 8004cce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004cd2:	f000 b94b 	b.w	8004f6c <__swbuf_r>
 8004cd6:	6813      	ldr	r3, [r2, #0]
 8004cd8:	1c58      	adds	r0, r3, #1
 8004cda:	6010      	str	r0, [r2, #0]
 8004cdc:	7019      	strb	r1, [r3, #0]
 8004cde:	4608      	mov	r0, r1
 8004ce0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004ce4:	4770      	bx	lr

08004ce6 <__sfputs_r>:
 8004ce6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce8:	4606      	mov	r6, r0
 8004cea:	460f      	mov	r7, r1
 8004cec:	4614      	mov	r4, r2
 8004cee:	18d5      	adds	r5, r2, r3
 8004cf0:	42ac      	cmp	r4, r5
 8004cf2:	d101      	bne.n	8004cf8 <__sfputs_r+0x12>
 8004cf4:	2000      	movs	r0, #0
 8004cf6:	e007      	b.n	8004d08 <__sfputs_r+0x22>
 8004cf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cfc:	463a      	mov	r2, r7
 8004cfe:	4630      	mov	r0, r6
 8004d00:	f7ff ffda 	bl	8004cb8 <__sfputc_r>
 8004d04:	1c43      	adds	r3, r0, #1
 8004d06:	d1f3      	bne.n	8004cf0 <__sfputs_r+0xa>
 8004d08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004d0c <_vfiprintf_r>:
 8004d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d10:	460d      	mov	r5, r1
 8004d12:	b09d      	sub	sp, #116	; 0x74
 8004d14:	4614      	mov	r4, r2
 8004d16:	4698      	mov	r8, r3
 8004d18:	4606      	mov	r6, r0
 8004d1a:	b118      	cbz	r0, 8004d24 <_vfiprintf_r+0x18>
 8004d1c:	6983      	ldr	r3, [r0, #24]
 8004d1e:	b90b      	cbnz	r3, 8004d24 <_vfiprintf_r+0x18>
 8004d20:	f000 fb14 	bl	800534c <__sinit>
 8004d24:	4b89      	ldr	r3, [pc, #548]	; (8004f4c <_vfiprintf_r+0x240>)
 8004d26:	429d      	cmp	r5, r3
 8004d28:	d11b      	bne.n	8004d62 <_vfiprintf_r+0x56>
 8004d2a:	6875      	ldr	r5, [r6, #4]
 8004d2c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d2e:	07d9      	lsls	r1, r3, #31
 8004d30:	d405      	bmi.n	8004d3e <_vfiprintf_r+0x32>
 8004d32:	89ab      	ldrh	r3, [r5, #12]
 8004d34:	059a      	lsls	r2, r3, #22
 8004d36:	d402      	bmi.n	8004d3e <_vfiprintf_r+0x32>
 8004d38:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d3a:	f000 fba5 	bl	8005488 <__retarget_lock_acquire_recursive>
 8004d3e:	89ab      	ldrh	r3, [r5, #12]
 8004d40:	071b      	lsls	r3, r3, #28
 8004d42:	d501      	bpl.n	8004d48 <_vfiprintf_r+0x3c>
 8004d44:	692b      	ldr	r3, [r5, #16]
 8004d46:	b9eb      	cbnz	r3, 8004d84 <_vfiprintf_r+0x78>
 8004d48:	4629      	mov	r1, r5
 8004d4a:	4630      	mov	r0, r6
 8004d4c:	f000 f96e 	bl	800502c <__swsetup_r>
 8004d50:	b1c0      	cbz	r0, 8004d84 <_vfiprintf_r+0x78>
 8004d52:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004d54:	07dc      	lsls	r4, r3, #31
 8004d56:	d50e      	bpl.n	8004d76 <_vfiprintf_r+0x6a>
 8004d58:	f04f 30ff 	mov.w	r0, #4294967295
 8004d5c:	b01d      	add	sp, #116	; 0x74
 8004d5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d62:	4b7b      	ldr	r3, [pc, #492]	; (8004f50 <_vfiprintf_r+0x244>)
 8004d64:	429d      	cmp	r5, r3
 8004d66:	d101      	bne.n	8004d6c <_vfiprintf_r+0x60>
 8004d68:	68b5      	ldr	r5, [r6, #8]
 8004d6a:	e7df      	b.n	8004d2c <_vfiprintf_r+0x20>
 8004d6c:	4b79      	ldr	r3, [pc, #484]	; (8004f54 <_vfiprintf_r+0x248>)
 8004d6e:	429d      	cmp	r5, r3
 8004d70:	bf08      	it	eq
 8004d72:	68f5      	ldreq	r5, [r6, #12]
 8004d74:	e7da      	b.n	8004d2c <_vfiprintf_r+0x20>
 8004d76:	89ab      	ldrh	r3, [r5, #12]
 8004d78:	0598      	lsls	r0, r3, #22
 8004d7a:	d4ed      	bmi.n	8004d58 <_vfiprintf_r+0x4c>
 8004d7c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004d7e:	f000 fb84 	bl	800548a <__retarget_lock_release_recursive>
 8004d82:	e7e9      	b.n	8004d58 <_vfiprintf_r+0x4c>
 8004d84:	2300      	movs	r3, #0
 8004d86:	9309      	str	r3, [sp, #36]	; 0x24
 8004d88:	2320      	movs	r3, #32
 8004d8a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004d8e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004d92:	2330      	movs	r3, #48	; 0x30
 8004d94:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004f58 <_vfiprintf_r+0x24c>
 8004d98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004d9c:	f04f 0901 	mov.w	r9, #1
 8004da0:	4623      	mov	r3, r4
 8004da2:	469a      	mov	sl, r3
 8004da4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004da8:	b10a      	cbz	r2, 8004dae <_vfiprintf_r+0xa2>
 8004daa:	2a25      	cmp	r2, #37	; 0x25
 8004dac:	d1f9      	bne.n	8004da2 <_vfiprintf_r+0x96>
 8004dae:	ebba 0b04 	subs.w	fp, sl, r4
 8004db2:	d00b      	beq.n	8004dcc <_vfiprintf_r+0xc0>
 8004db4:	465b      	mov	r3, fp
 8004db6:	4622      	mov	r2, r4
 8004db8:	4629      	mov	r1, r5
 8004dba:	4630      	mov	r0, r6
 8004dbc:	f7ff ff93 	bl	8004ce6 <__sfputs_r>
 8004dc0:	3001      	adds	r0, #1
 8004dc2:	f000 80aa 	beq.w	8004f1a <_vfiprintf_r+0x20e>
 8004dc6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004dc8:	445a      	add	r2, fp
 8004dca:	9209      	str	r2, [sp, #36]	; 0x24
 8004dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	f000 80a2 	beq.w	8004f1a <_vfiprintf_r+0x20e>
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	f04f 32ff 	mov.w	r2, #4294967295
 8004ddc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004de0:	f10a 0a01 	add.w	sl, sl, #1
 8004de4:	9304      	str	r3, [sp, #16]
 8004de6:	9307      	str	r3, [sp, #28]
 8004de8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004dec:	931a      	str	r3, [sp, #104]	; 0x68
 8004dee:	4654      	mov	r4, sl
 8004df0:	2205      	movs	r2, #5
 8004df2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004df6:	4858      	ldr	r0, [pc, #352]	; (8004f58 <_vfiprintf_r+0x24c>)
 8004df8:	f7fb f9f2 	bl	80001e0 <memchr>
 8004dfc:	9a04      	ldr	r2, [sp, #16]
 8004dfe:	b9d8      	cbnz	r0, 8004e38 <_vfiprintf_r+0x12c>
 8004e00:	06d1      	lsls	r1, r2, #27
 8004e02:	bf44      	itt	mi
 8004e04:	2320      	movmi	r3, #32
 8004e06:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e0a:	0713      	lsls	r3, r2, #28
 8004e0c:	bf44      	itt	mi
 8004e0e:	232b      	movmi	r3, #43	; 0x2b
 8004e10:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004e14:	f89a 3000 	ldrb.w	r3, [sl]
 8004e18:	2b2a      	cmp	r3, #42	; 0x2a
 8004e1a:	d015      	beq.n	8004e48 <_vfiprintf_r+0x13c>
 8004e1c:	9a07      	ldr	r2, [sp, #28]
 8004e1e:	4654      	mov	r4, sl
 8004e20:	2000      	movs	r0, #0
 8004e22:	f04f 0c0a 	mov.w	ip, #10
 8004e26:	4621      	mov	r1, r4
 8004e28:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004e2c:	3b30      	subs	r3, #48	; 0x30
 8004e2e:	2b09      	cmp	r3, #9
 8004e30:	d94e      	bls.n	8004ed0 <_vfiprintf_r+0x1c4>
 8004e32:	b1b0      	cbz	r0, 8004e62 <_vfiprintf_r+0x156>
 8004e34:	9207      	str	r2, [sp, #28]
 8004e36:	e014      	b.n	8004e62 <_vfiprintf_r+0x156>
 8004e38:	eba0 0308 	sub.w	r3, r0, r8
 8004e3c:	fa09 f303 	lsl.w	r3, r9, r3
 8004e40:	4313      	orrs	r3, r2
 8004e42:	9304      	str	r3, [sp, #16]
 8004e44:	46a2      	mov	sl, r4
 8004e46:	e7d2      	b.n	8004dee <_vfiprintf_r+0xe2>
 8004e48:	9b03      	ldr	r3, [sp, #12]
 8004e4a:	1d19      	adds	r1, r3, #4
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	9103      	str	r1, [sp, #12]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	bfbb      	ittet	lt
 8004e54:	425b      	neglt	r3, r3
 8004e56:	f042 0202 	orrlt.w	r2, r2, #2
 8004e5a:	9307      	strge	r3, [sp, #28]
 8004e5c:	9307      	strlt	r3, [sp, #28]
 8004e5e:	bfb8      	it	lt
 8004e60:	9204      	strlt	r2, [sp, #16]
 8004e62:	7823      	ldrb	r3, [r4, #0]
 8004e64:	2b2e      	cmp	r3, #46	; 0x2e
 8004e66:	d10c      	bne.n	8004e82 <_vfiprintf_r+0x176>
 8004e68:	7863      	ldrb	r3, [r4, #1]
 8004e6a:	2b2a      	cmp	r3, #42	; 0x2a
 8004e6c:	d135      	bne.n	8004eda <_vfiprintf_r+0x1ce>
 8004e6e:	9b03      	ldr	r3, [sp, #12]
 8004e70:	1d1a      	adds	r2, r3, #4
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	9203      	str	r2, [sp, #12]
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	bfb8      	it	lt
 8004e7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8004e7e:	3402      	adds	r4, #2
 8004e80:	9305      	str	r3, [sp, #20]
 8004e82:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004f68 <_vfiprintf_r+0x25c>
 8004e86:	7821      	ldrb	r1, [r4, #0]
 8004e88:	2203      	movs	r2, #3
 8004e8a:	4650      	mov	r0, sl
 8004e8c:	f7fb f9a8 	bl	80001e0 <memchr>
 8004e90:	b140      	cbz	r0, 8004ea4 <_vfiprintf_r+0x198>
 8004e92:	2340      	movs	r3, #64	; 0x40
 8004e94:	eba0 000a 	sub.w	r0, r0, sl
 8004e98:	fa03 f000 	lsl.w	r0, r3, r0
 8004e9c:	9b04      	ldr	r3, [sp, #16]
 8004e9e:	4303      	orrs	r3, r0
 8004ea0:	3401      	adds	r4, #1
 8004ea2:	9304      	str	r3, [sp, #16]
 8004ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ea8:	482c      	ldr	r0, [pc, #176]	; (8004f5c <_vfiprintf_r+0x250>)
 8004eaa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004eae:	2206      	movs	r2, #6
 8004eb0:	f7fb f996 	bl	80001e0 <memchr>
 8004eb4:	2800      	cmp	r0, #0
 8004eb6:	d03f      	beq.n	8004f38 <_vfiprintf_r+0x22c>
 8004eb8:	4b29      	ldr	r3, [pc, #164]	; (8004f60 <_vfiprintf_r+0x254>)
 8004eba:	bb1b      	cbnz	r3, 8004f04 <_vfiprintf_r+0x1f8>
 8004ebc:	9b03      	ldr	r3, [sp, #12]
 8004ebe:	3307      	adds	r3, #7
 8004ec0:	f023 0307 	bic.w	r3, r3, #7
 8004ec4:	3308      	adds	r3, #8
 8004ec6:	9303      	str	r3, [sp, #12]
 8004ec8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eca:	443b      	add	r3, r7
 8004ecc:	9309      	str	r3, [sp, #36]	; 0x24
 8004ece:	e767      	b.n	8004da0 <_vfiprintf_r+0x94>
 8004ed0:	fb0c 3202 	mla	r2, ip, r2, r3
 8004ed4:	460c      	mov	r4, r1
 8004ed6:	2001      	movs	r0, #1
 8004ed8:	e7a5      	b.n	8004e26 <_vfiprintf_r+0x11a>
 8004eda:	2300      	movs	r3, #0
 8004edc:	3401      	adds	r4, #1
 8004ede:	9305      	str	r3, [sp, #20]
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	f04f 0c0a 	mov.w	ip, #10
 8004ee6:	4620      	mov	r0, r4
 8004ee8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004eec:	3a30      	subs	r2, #48	; 0x30
 8004eee:	2a09      	cmp	r2, #9
 8004ef0:	d903      	bls.n	8004efa <_vfiprintf_r+0x1ee>
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d0c5      	beq.n	8004e82 <_vfiprintf_r+0x176>
 8004ef6:	9105      	str	r1, [sp, #20]
 8004ef8:	e7c3      	b.n	8004e82 <_vfiprintf_r+0x176>
 8004efa:	fb0c 2101 	mla	r1, ip, r1, r2
 8004efe:	4604      	mov	r4, r0
 8004f00:	2301      	movs	r3, #1
 8004f02:	e7f0      	b.n	8004ee6 <_vfiprintf_r+0x1da>
 8004f04:	ab03      	add	r3, sp, #12
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	462a      	mov	r2, r5
 8004f0a:	4b16      	ldr	r3, [pc, #88]	; (8004f64 <_vfiprintf_r+0x258>)
 8004f0c:	a904      	add	r1, sp, #16
 8004f0e:	4630      	mov	r0, r6
 8004f10:	f7fd fe22 	bl	8002b58 <_printf_float>
 8004f14:	4607      	mov	r7, r0
 8004f16:	1c78      	adds	r0, r7, #1
 8004f18:	d1d6      	bne.n	8004ec8 <_vfiprintf_r+0x1bc>
 8004f1a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004f1c:	07d9      	lsls	r1, r3, #31
 8004f1e:	d405      	bmi.n	8004f2c <_vfiprintf_r+0x220>
 8004f20:	89ab      	ldrh	r3, [r5, #12]
 8004f22:	059a      	lsls	r2, r3, #22
 8004f24:	d402      	bmi.n	8004f2c <_vfiprintf_r+0x220>
 8004f26:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004f28:	f000 faaf 	bl	800548a <__retarget_lock_release_recursive>
 8004f2c:	89ab      	ldrh	r3, [r5, #12]
 8004f2e:	065b      	lsls	r3, r3, #25
 8004f30:	f53f af12 	bmi.w	8004d58 <_vfiprintf_r+0x4c>
 8004f34:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004f36:	e711      	b.n	8004d5c <_vfiprintf_r+0x50>
 8004f38:	ab03      	add	r3, sp, #12
 8004f3a:	9300      	str	r3, [sp, #0]
 8004f3c:	462a      	mov	r2, r5
 8004f3e:	4b09      	ldr	r3, [pc, #36]	; (8004f64 <_vfiprintf_r+0x258>)
 8004f40:	a904      	add	r1, sp, #16
 8004f42:	4630      	mov	r0, r6
 8004f44:	f7fe f8ac 	bl	80030a0 <_printf_i>
 8004f48:	e7e4      	b.n	8004f14 <_vfiprintf_r+0x208>
 8004f4a:	bf00      	nop
 8004f4c:	08005b84 	.word	0x08005b84
 8004f50:	08005ba4 	.word	0x08005ba4
 8004f54:	08005b64 	.word	0x08005b64
 8004f58:	08005a0c 	.word	0x08005a0c
 8004f5c:	08005a16 	.word	0x08005a16
 8004f60:	08002b59 	.word	0x08002b59
 8004f64:	08004ce7 	.word	0x08004ce7
 8004f68:	08005a12 	.word	0x08005a12

08004f6c <__swbuf_r>:
 8004f6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f6e:	460e      	mov	r6, r1
 8004f70:	4614      	mov	r4, r2
 8004f72:	4605      	mov	r5, r0
 8004f74:	b118      	cbz	r0, 8004f7e <__swbuf_r+0x12>
 8004f76:	6983      	ldr	r3, [r0, #24]
 8004f78:	b90b      	cbnz	r3, 8004f7e <__swbuf_r+0x12>
 8004f7a:	f000 f9e7 	bl	800534c <__sinit>
 8004f7e:	4b21      	ldr	r3, [pc, #132]	; (8005004 <__swbuf_r+0x98>)
 8004f80:	429c      	cmp	r4, r3
 8004f82:	d12b      	bne.n	8004fdc <__swbuf_r+0x70>
 8004f84:	686c      	ldr	r4, [r5, #4]
 8004f86:	69a3      	ldr	r3, [r4, #24]
 8004f88:	60a3      	str	r3, [r4, #8]
 8004f8a:	89a3      	ldrh	r3, [r4, #12]
 8004f8c:	071a      	lsls	r2, r3, #28
 8004f8e:	d52f      	bpl.n	8004ff0 <__swbuf_r+0x84>
 8004f90:	6923      	ldr	r3, [r4, #16]
 8004f92:	b36b      	cbz	r3, 8004ff0 <__swbuf_r+0x84>
 8004f94:	6923      	ldr	r3, [r4, #16]
 8004f96:	6820      	ldr	r0, [r4, #0]
 8004f98:	1ac0      	subs	r0, r0, r3
 8004f9a:	6963      	ldr	r3, [r4, #20]
 8004f9c:	b2f6      	uxtb	r6, r6
 8004f9e:	4283      	cmp	r3, r0
 8004fa0:	4637      	mov	r7, r6
 8004fa2:	dc04      	bgt.n	8004fae <__swbuf_r+0x42>
 8004fa4:	4621      	mov	r1, r4
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	f000 f93c 	bl	8005224 <_fflush_r>
 8004fac:	bb30      	cbnz	r0, 8004ffc <__swbuf_r+0x90>
 8004fae:	68a3      	ldr	r3, [r4, #8]
 8004fb0:	3b01      	subs	r3, #1
 8004fb2:	60a3      	str	r3, [r4, #8]
 8004fb4:	6823      	ldr	r3, [r4, #0]
 8004fb6:	1c5a      	adds	r2, r3, #1
 8004fb8:	6022      	str	r2, [r4, #0]
 8004fba:	701e      	strb	r6, [r3, #0]
 8004fbc:	6963      	ldr	r3, [r4, #20]
 8004fbe:	3001      	adds	r0, #1
 8004fc0:	4283      	cmp	r3, r0
 8004fc2:	d004      	beq.n	8004fce <__swbuf_r+0x62>
 8004fc4:	89a3      	ldrh	r3, [r4, #12]
 8004fc6:	07db      	lsls	r3, r3, #31
 8004fc8:	d506      	bpl.n	8004fd8 <__swbuf_r+0x6c>
 8004fca:	2e0a      	cmp	r6, #10
 8004fcc:	d104      	bne.n	8004fd8 <__swbuf_r+0x6c>
 8004fce:	4621      	mov	r1, r4
 8004fd0:	4628      	mov	r0, r5
 8004fd2:	f000 f927 	bl	8005224 <_fflush_r>
 8004fd6:	b988      	cbnz	r0, 8004ffc <__swbuf_r+0x90>
 8004fd8:	4638      	mov	r0, r7
 8004fda:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004fdc:	4b0a      	ldr	r3, [pc, #40]	; (8005008 <__swbuf_r+0x9c>)
 8004fde:	429c      	cmp	r4, r3
 8004fe0:	d101      	bne.n	8004fe6 <__swbuf_r+0x7a>
 8004fe2:	68ac      	ldr	r4, [r5, #8]
 8004fe4:	e7cf      	b.n	8004f86 <__swbuf_r+0x1a>
 8004fe6:	4b09      	ldr	r3, [pc, #36]	; (800500c <__swbuf_r+0xa0>)
 8004fe8:	429c      	cmp	r4, r3
 8004fea:	bf08      	it	eq
 8004fec:	68ec      	ldreq	r4, [r5, #12]
 8004fee:	e7ca      	b.n	8004f86 <__swbuf_r+0x1a>
 8004ff0:	4621      	mov	r1, r4
 8004ff2:	4628      	mov	r0, r5
 8004ff4:	f000 f81a 	bl	800502c <__swsetup_r>
 8004ff8:	2800      	cmp	r0, #0
 8004ffa:	d0cb      	beq.n	8004f94 <__swbuf_r+0x28>
 8004ffc:	f04f 37ff 	mov.w	r7, #4294967295
 8005000:	e7ea      	b.n	8004fd8 <__swbuf_r+0x6c>
 8005002:	bf00      	nop
 8005004:	08005b84 	.word	0x08005b84
 8005008:	08005ba4 	.word	0x08005ba4
 800500c:	08005b64 	.word	0x08005b64

08005010 <__ascii_wctomb>:
 8005010:	b149      	cbz	r1, 8005026 <__ascii_wctomb+0x16>
 8005012:	2aff      	cmp	r2, #255	; 0xff
 8005014:	bf85      	ittet	hi
 8005016:	238a      	movhi	r3, #138	; 0x8a
 8005018:	6003      	strhi	r3, [r0, #0]
 800501a:	700a      	strbls	r2, [r1, #0]
 800501c:	f04f 30ff 	movhi.w	r0, #4294967295
 8005020:	bf98      	it	ls
 8005022:	2001      	movls	r0, #1
 8005024:	4770      	bx	lr
 8005026:	4608      	mov	r0, r1
 8005028:	4770      	bx	lr
	...

0800502c <__swsetup_r>:
 800502c:	4b32      	ldr	r3, [pc, #200]	; (80050f8 <__swsetup_r+0xcc>)
 800502e:	b570      	push	{r4, r5, r6, lr}
 8005030:	681d      	ldr	r5, [r3, #0]
 8005032:	4606      	mov	r6, r0
 8005034:	460c      	mov	r4, r1
 8005036:	b125      	cbz	r5, 8005042 <__swsetup_r+0x16>
 8005038:	69ab      	ldr	r3, [r5, #24]
 800503a:	b913      	cbnz	r3, 8005042 <__swsetup_r+0x16>
 800503c:	4628      	mov	r0, r5
 800503e:	f000 f985 	bl	800534c <__sinit>
 8005042:	4b2e      	ldr	r3, [pc, #184]	; (80050fc <__swsetup_r+0xd0>)
 8005044:	429c      	cmp	r4, r3
 8005046:	d10f      	bne.n	8005068 <__swsetup_r+0x3c>
 8005048:	686c      	ldr	r4, [r5, #4]
 800504a:	89a3      	ldrh	r3, [r4, #12]
 800504c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005050:	0719      	lsls	r1, r3, #28
 8005052:	d42c      	bmi.n	80050ae <__swsetup_r+0x82>
 8005054:	06dd      	lsls	r5, r3, #27
 8005056:	d411      	bmi.n	800507c <__swsetup_r+0x50>
 8005058:	2309      	movs	r3, #9
 800505a:	6033      	str	r3, [r6, #0]
 800505c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005060:	81a3      	strh	r3, [r4, #12]
 8005062:	f04f 30ff 	mov.w	r0, #4294967295
 8005066:	e03e      	b.n	80050e6 <__swsetup_r+0xba>
 8005068:	4b25      	ldr	r3, [pc, #148]	; (8005100 <__swsetup_r+0xd4>)
 800506a:	429c      	cmp	r4, r3
 800506c:	d101      	bne.n	8005072 <__swsetup_r+0x46>
 800506e:	68ac      	ldr	r4, [r5, #8]
 8005070:	e7eb      	b.n	800504a <__swsetup_r+0x1e>
 8005072:	4b24      	ldr	r3, [pc, #144]	; (8005104 <__swsetup_r+0xd8>)
 8005074:	429c      	cmp	r4, r3
 8005076:	bf08      	it	eq
 8005078:	68ec      	ldreq	r4, [r5, #12]
 800507a:	e7e6      	b.n	800504a <__swsetup_r+0x1e>
 800507c:	0758      	lsls	r0, r3, #29
 800507e:	d512      	bpl.n	80050a6 <__swsetup_r+0x7a>
 8005080:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005082:	b141      	cbz	r1, 8005096 <__swsetup_r+0x6a>
 8005084:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005088:	4299      	cmp	r1, r3
 800508a:	d002      	beq.n	8005092 <__swsetup_r+0x66>
 800508c:	4630      	mov	r0, r6
 800508e:	f7ff fb6f 	bl	8004770 <_free_r>
 8005092:	2300      	movs	r3, #0
 8005094:	6363      	str	r3, [r4, #52]	; 0x34
 8005096:	89a3      	ldrh	r3, [r4, #12]
 8005098:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800509c:	81a3      	strh	r3, [r4, #12]
 800509e:	2300      	movs	r3, #0
 80050a0:	6063      	str	r3, [r4, #4]
 80050a2:	6923      	ldr	r3, [r4, #16]
 80050a4:	6023      	str	r3, [r4, #0]
 80050a6:	89a3      	ldrh	r3, [r4, #12]
 80050a8:	f043 0308 	orr.w	r3, r3, #8
 80050ac:	81a3      	strh	r3, [r4, #12]
 80050ae:	6923      	ldr	r3, [r4, #16]
 80050b0:	b94b      	cbnz	r3, 80050c6 <__swsetup_r+0x9a>
 80050b2:	89a3      	ldrh	r3, [r4, #12]
 80050b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80050b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80050bc:	d003      	beq.n	80050c6 <__swsetup_r+0x9a>
 80050be:	4621      	mov	r1, r4
 80050c0:	4630      	mov	r0, r6
 80050c2:	f000 fa07 	bl	80054d4 <__smakebuf_r>
 80050c6:	89a0      	ldrh	r0, [r4, #12]
 80050c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80050cc:	f010 0301 	ands.w	r3, r0, #1
 80050d0:	d00a      	beq.n	80050e8 <__swsetup_r+0xbc>
 80050d2:	2300      	movs	r3, #0
 80050d4:	60a3      	str	r3, [r4, #8]
 80050d6:	6963      	ldr	r3, [r4, #20]
 80050d8:	425b      	negs	r3, r3
 80050da:	61a3      	str	r3, [r4, #24]
 80050dc:	6923      	ldr	r3, [r4, #16]
 80050de:	b943      	cbnz	r3, 80050f2 <__swsetup_r+0xc6>
 80050e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80050e4:	d1ba      	bne.n	800505c <__swsetup_r+0x30>
 80050e6:	bd70      	pop	{r4, r5, r6, pc}
 80050e8:	0781      	lsls	r1, r0, #30
 80050ea:	bf58      	it	pl
 80050ec:	6963      	ldrpl	r3, [r4, #20]
 80050ee:	60a3      	str	r3, [r4, #8]
 80050f0:	e7f4      	b.n	80050dc <__swsetup_r+0xb0>
 80050f2:	2000      	movs	r0, #0
 80050f4:	e7f7      	b.n	80050e6 <__swsetup_r+0xba>
 80050f6:	bf00      	nop
 80050f8:	20000004 	.word	0x20000004
 80050fc:	08005b84 	.word	0x08005b84
 8005100:	08005ba4 	.word	0x08005ba4
 8005104:	08005b64 	.word	0x08005b64

08005108 <abort>:
 8005108:	b508      	push	{r3, lr}
 800510a:	2006      	movs	r0, #6
 800510c:	f000 fa52 	bl	80055b4 <raise>
 8005110:	2001      	movs	r0, #1
 8005112:	f7fc fe35 	bl	8001d80 <_exit>
	...

08005118 <__sflush_r>:
 8005118:	898a      	ldrh	r2, [r1, #12]
 800511a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800511e:	4605      	mov	r5, r0
 8005120:	0710      	lsls	r0, r2, #28
 8005122:	460c      	mov	r4, r1
 8005124:	d458      	bmi.n	80051d8 <__sflush_r+0xc0>
 8005126:	684b      	ldr	r3, [r1, #4]
 8005128:	2b00      	cmp	r3, #0
 800512a:	dc05      	bgt.n	8005138 <__sflush_r+0x20>
 800512c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800512e:	2b00      	cmp	r3, #0
 8005130:	dc02      	bgt.n	8005138 <__sflush_r+0x20>
 8005132:	2000      	movs	r0, #0
 8005134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005138:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800513a:	2e00      	cmp	r6, #0
 800513c:	d0f9      	beq.n	8005132 <__sflush_r+0x1a>
 800513e:	2300      	movs	r3, #0
 8005140:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005144:	682f      	ldr	r7, [r5, #0]
 8005146:	602b      	str	r3, [r5, #0]
 8005148:	d032      	beq.n	80051b0 <__sflush_r+0x98>
 800514a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800514c:	89a3      	ldrh	r3, [r4, #12]
 800514e:	075a      	lsls	r2, r3, #29
 8005150:	d505      	bpl.n	800515e <__sflush_r+0x46>
 8005152:	6863      	ldr	r3, [r4, #4]
 8005154:	1ac0      	subs	r0, r0, r3
 8005156:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8005158:	b10b      	cbz	r3, 800515e <__sflush_r+0x46>
 800515a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800515c:	1ac0      	subs	r0, r0, r3
 800515e:	2300      	movs	r3, #0
 8005160:	4602      	mov	r2, r0
 8005162:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8005164:	6a21      	ldr	r1, [r4, #32]
 8005166:	4628      	mov	r0, r5
 8005168:	47b0      	blx	r6
 800516a:	1c43      	adds	r3, r0, #1
 800516c:	89a3      	ldrh	r3, [r4, #12]
 800516e:	d106      	bne.n	800517e <__sflush_r+0x66>
 8005170:	6829      	ldr	r1, [r5, #0]
 8005172:	291d      	cmp	r1, #29
 8005174:	d82c      	bhi.n	80051d0 <__sflush_r+0xb8>
 8005176:	4a2a      	ldr	r2, [pc, #168]	; (8005220 <__sflush_r+0x108>)
 8005178:	40ca      	lsrs	r2, r1
 800517a:	07d6      	lsls	r6, r2, #31
 800517c:	d528      	bpl.n	80051d0 <__sflush_r+0xb8>
 800517e:	2200      	movs	r2, #0
 8005180:	6062      	str	r2, [r4, #4]
 8005182:	04d9      	lsls	r1, r3, #19
 8005184:	6922      	ldr	r2, [r4, #16]
 8005186:	6022      	str	r2, [r4, #0]
 8005188:	d504      	bpl.n	8005194 <__sflush_r+0x7c>
 800518a:	1c42      	adds	r2, r0, #1
 800518c:	d101      	bne.n	8005192 <__sflush_r+0x7a>
 800518e:	682b      	ldr	r3, [r5, #0]
 8005190:	b903      	cbnz	r3, 8005194 <__sflush_r+0x7c>
 8005192:	6560      	str	r0, [r4, #84]	; 0x54
 8005194:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005196:	602f      	str	r7, [r5, #0]
 8005198:	2900      	cmp	r1, #0
 800519a:	d0ca      	beq.n	8005132 <__sflush_r+0x1a>
 800519c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80051a0:	4299      	cmp	r1, r3
 80051a2:	d002      	beq.n	80051aa <__sflush_r+0x92>
 80051a4:	4628      	mov	r0, r5
 80051a6:	f7ff fae3 	bl	8004770 <_free_r>
 80051aa:	2000      	movs	r0, #0
 80051ac:	6360      	str	r0, [r4, #52]	; 0x34
 80051ae:	e7c1      	b.n	8005134 <__sflush_r+0x1c>
 80051b0:	6a21      	ldr	r1, [r4, #32]
 80051b2:	2301      	movs	r3, #1
 80051b4:	4628      	mov	r0, r5
 80051b6:	47b0      	blx	r6
 80051b8:	1c41      	adds	r1, r0, #1
 80051ba:	d1c7      	bne.n	800514c <__sflush_r+0x34>
 80051bc:	682b      	ldr	r3, [r5, #0]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d0c4      	beq.n	800514c <__sflush_r+0x34>
 80051c2:	2b1d      	cmp	r3, #29
 80051c4:	d001      	beq.n	80051ca <__sflush_r+0xb2>
 80051c6:	2b16      	cmp	r3, #22
 80051c8:	d101      	bne.n	80051ce <__sflush_r+0xb6>
 80051ca:	602f      	str	r7, [r5, #0]
 80051cc:	e7b1      	b.n	8005132 <__sflush_r+0x1a>
 80051ce:	89a3      	ldrh	r3, [r4, #12]
 80051d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80051d4:	81a3      	strh	r3, [r4, #12]
 80051d6:	e7ad      	b.n	8005134 <__sflush_r+0x1c>
 80051d8:	690f      	ldr	r7, [r1, #16]
 80051da:	2f00      	cmp	r7, #0
 80051dc:	d0a9      	beq.n	8005132 <__sflush_r+0x1a>
 80051de:	0793      	lsls	r3, r2, #30
 80051e0:	680e      	ldr	r6, [r1, #0]
 80051e2:	bf08      	it	eq
 80051e4:	694b      	ldreq	r3, [r1, #20]
 80051e6:	600f      	str	r7, [r1, #0]
 80051e8:	bf18      	it	ne
 80051ea:	2300      	movne	r3, #0
 80051ec:	eba6 0807 	sub.w	r8, r6, r7
 80051f0:	608b      	str	r3, [r1, #8]
 80051f2:	f1b8 0f00 	cmp.w	r8, #0
 80051f6:	dd9c      	ble.n	8005132 <__sflush_r+0x1a>
 80051f8:	6a21      	ldr	r1, [r4, #32]
 80051fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80051fc:	4643      	mov	r3, r8
 80051fe:	463a      	mov	r2, r7
 8005200:	4628      	mov	r0, r5
 8005202:	47b0      	blx	r6
 8005204:	2800      	cmp	r0, #0
 8005206:	dc06      	bgt.n	8005216 <__sflush_r+0xfe>
 8005208:	89a3      	ldrh	r3, [r4, #12]
 800520a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800520e:	81a3      	strh	r3, [r4, #12]
 8005210:	f04f 30ff 	mov.w	r0, #4294967295
 8005214:	e78e      	b.n	8005134 <__sflush_r+0x1c>
 8005216:	4407      	add	r7, r0
 8005218:	eba8 0800 	sub.w	r8, r8, r0
 800521c:	e7e9      	b.n	80051f2 <__sflush_r+0xda>
 800521e:	bf00      	nop
 8005220:	20400001 	.word	0x20400001

08005224 <_fflush_r>:
 8005224:	b538      	push	{r3, r4, r5, lr}
 8005226:	690b      	ldr	r3, [r1, #16]
 8005228:	4605      	mov	r5, r0
 800522a:	460c      	mov	r4, r1
 800522c:	b913      	cbnz	r3, 8005234 <_fflush_r+0x10>
 800522e:	2500      	movs	r5, #0
 8005230:	4628      	mov	r0, r5
 8005232:	bd38      	pop	{r3, r4, r5, pc}
 8005234:	b118      	cbz	r0, 800523e <_fflush_r+0x1a>
 8005236:	6983      	ldr	r3, [r0, #24]
 8005238:	b90b      	cbnz	r3, 800523e <_fflush_r+0x1a>
 800523a:	f000 f887 	bl	800534c <__sinit>
 800523e:	4b14      	ldr	r3, [pc, #80]	; (8005290 <_fflush_r+0x6c>)
 8005240:	429c      	cmp	r4, r3
 8005242:	d11b      	bne.n	800527c <_fflush_r+0x58>
 8005244:	686c      	ldr	r4, [r5, #4]
 8005246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800524a:	2b00      	cmp	r3, #0
 800524c:	d0ef      	beq.n	800522e <_fflush_r+0xa>
 800524e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005250:	07d0      	lsls	r0, r2, #31
 8005252:	d404      	bmi.n	800525e <_fflush_r+0x3a>
 8005254:	0599      	lsls	r1, r3, #22
 8005256:	d402      	bmi.n	800525e <_fflush_r+0x3a>
 8005258:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800525a:	f000 f915 	bl	8005488 <__retarget_lock_acquire_recursive>
 800525e:	4628      	mov	r0, r5
 8005260:	4621      	mov	r1, r4
 8005262:	f7ff ff59 	bl	8005118 <__sflush_r>
 8005266:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005268:	07da      	lsls	r2, r3, #31
 800526a:	4605      	mov	r5, r0
 800526c:	d4e0      	bmi.n	8005230 <_fflush_r+0xc>
 800526e:	89a3      	ldrh	r3, [r4, #12]
 8005270:	059b      	lsls	r3, r3, #22
 8005272:	d4dd      	bmi.n	8005230 <_fflush_r+0xc>
 8005274:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005276:	f000 f908 	bl	800548a <__retarget_lock_release_recursive>
 800527a:	e7d9      	b.n	8005230 <_fflush_r+0xc>
 800527c:	4b05      	ldr	r3, [pc, #20]	; (8005294 <_fflush_r+0x70>)
 800527e:	429c      	cmp	r4, r3
 8005280:	d101      	bne.n	8005286 <_fflush_r+0x62>
 8005282:	68ac      	ldr	r4, [r5, #8]
 8005284:	e7df      	b.n	8005246 <_fflush_r+0x22>
 8005286:	4b04      	ldr	r3, [pc, #16]	; (8005298 <_fflush_r+0x74>)
 8005288:	429c      	cmp	r4, r3
 800528a:	bf08      	it	eq
 800528c:	68ec      	ldreq	r4, [r5, #12]
 800528e:	e7da      	b.n	8005246 <_fflush_r+0x22>
 8005290:	08005b84 	.word	0x08005b84
 8005294:	08005ba4 	.word	0x08005ba4
 8005298:	08005b64 	.word	0x08005b64

0800529c <std>:
 800529c:	2300      	movs	r3, #0
 800529e:	b510      	push	{r4, lr}
 80052a0:	4604      	mov	r4, r0
 80052a2:	e9c0 3300 	strd	r3, r3, [r0]
 80052a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80052aa:	6083      	str	r3, [r0, #8]
 80052ac:	8181      	strh	r1, [r0, #12]
 80052ae:	6643      	str	r3, [r0, #100]	; 0x64
 80052b0:	81c2      	strh	r2, [r0, #14]
 80052b2:	6183      	str	r3, [r0, #24]
 80052b4:	4619      	mov	r1, r3
 80052b6:	2208      	movs	r2, #8
 80052b8:	305c      	adds	r0, #92	; 0x5c
 80052ba:	f7fd fba5 	bl	8002a08 <memset>
 80052be:	4b05      	ldr	r3, [pc, #20]	; (80052d4 <std+0x38>)
 80052c0:	6263      	str	r3, [r4, #36]	; 0x24
 80052c2:	4b05      	ldr	r3, [pc, #20]	; (80052d8 <std+0x3c>)
 80052c4:	62a3      	str	r3, [r4, #40]	; 0x28
 80052c6:	4b05      	ldr	r3, [pc, #20]	; (80052dc <std+0x40>)
 80052c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80052ca:	4b05      	ldr	r3, [pc, #20]	; (80052e0 <std+0x44>)
 80052cc:	6224      	str	r4, [r4, #32]
 80052ce:	6323      	str	r3, [r4, #48]	; 0x30
 80052d0:	bd10      	pop	{r4, pc}
 80052d2:	bf00      	nop
 80052d4:	080055ed 	.word	0x080055ed
 80052d8:	0800560f 	.word	0x0800560f
 80052dc:	08005647 	.word	0x08005647
 80052e0:	0800566b 	.word	0x0800566b

080052e4 <_cleanup_r>:
 80052e4:	4901      	ldr	r1, [pc, #4]	; (80052ec <_cleanup_r+0x8>)
 80052e6:	f000 b8af 	b.w	8005448 <_fwalk_reent>
 80052ea:	bf00      	nop
 80052ec:	08005225 	.word	0x08005225

080052f0 <__sfmoreglue>:
 80052f0:	b570      	push	{r4, r5, r6, lr}
 80052f2:	1e4a      	subs	r2, r1, #1
 80052f4:	2568      	movs	r5, #104	; 0x68
 80052f6:	4355      	muls	r5, r2
 80052f8:	460e      	mov	r6, r1
 80052fa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80052fe:	f7ff fa87 	bl	8004810 <_malloc_r>
 8005302:	4604      	mov	r4, r0
 8005304:	b140      	cbz	r0, 8005318 <__sfmoreglue+0x28>
 8005306:	2100      	movs	r1, #0
 8005308:	e9c0 1600 	strd	r1, r6, [r0]
 800530c:	300c      	adds	r0, #12
 800530e:	60a0      	str	r0, [r4, #8]
 8005310:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005314:	f7fd fb78 	bl	8002a08 <memset>
 8005318:	4620      	mov	r0, r4
 800531a:	bd70      	pop	{r4, r5, r6, pc}

0800531c <__sfp_lock_acquire>:
 800531c:	4801      	ldr	r0, [pc, #4]	; (8005324 <__sfp_lock_acquire+0x8>)
 800531e:	f000 b8b3 	b.w	8005488 <__retarget_lock_acquire_recursive>
 8005322:	bf00      	nop
 8005324:	20000318 	.word	0x20000318

08005328 <__sfp_lock_release>:
 8005328:	4801      	ldr	r0, [pc, #4]	; (8005330 <__sfp_lock_release+0x8>)
 800532a:	f000 b8ae 	b.w	800548a <__retarget_lock_release_recursive>
 800532e:	bf00      	nop
 8005330:	20000318 	.word	0x20000318

08005334 <__sinit_lock_acquire>:
 8005334:	4801      	ldr	r0, [pc, #4]	; (800533c <__sinit_lock_acquire+0x8>)
 8005336:	f000 b8a7 	b.w	8005488 <__retarget_lock_acquire_recursive>
 800533a:	bf00      	nop
 800533c:	20000313 	.word	0x20000313

08005340 <__sinit_lock_release>:
 8005340:	4801      	ldr	r0, [pc, #4]	; (8005348 <__sinit_lock_release+0x8>)
 8005342:	f000 b8a2 	b.w	800548a <__retarget_lock_release_recursive>
 8005346:	bf00      	nop
 8005348:	20000313 	.word	0x20000313

0800534c <__sinit>:
 800534c:	b510      	push	{r4, lr}
 800534e:	4604      	mov	r4, r0
 8005350:	f7ff fff0 	bl	8005334 <__sinit_lock_acquire>
 8005354:	69a3      	ldr	r3, [r4, #24]
 8005356:	b11b      	cbz	r3, 8005360 <__sinit+0x14>
 8005358:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800535c:	f7ff bff0 	b.w	8005340 <__sinit_lock_release>
 8005360:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005364:	6523      	str	r3, [r4, #80]	; 0x50
 8005366:	4b13      	ldr	r3, [pc, #76]	; (80053b4 <__sinit+0x68>)
 8005368:	4a13      	ldr	r2, [pc, #76]	; (80053b8 <__sinit+0x6c>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	62a2      	str	r2, [r4, #40]	; 0x28
 800536e:	42a3      	cmp	r3, r4
 8005370:	bf04      	itt	eq
 8005372:	2301      	moveq	r3, #1
 8005374:	61a3      	streq	r3, [r4, #24]
 8005376:	4620      	mov	r0, r4
 8005378:	f000 f820 	bl	80053bc <__sfp>
 800537c:	6060      	str	r0, [r4, #4]
 800537e:	4620      	mov	r0, r4
 8005380:	f000 f81c 	bl	80053bc <__sfp>
 8005384:	60a0      	str	r0, [r4, #8]
 8005386:	4620      	mov	r0, r4
 8005388:	f000 f818 	bl	80053bc <__sfp>
 800538c:	2200      	movs	r2, #0
 800538e:	60e0      	str	r0, [r4, #12]
 8005390:	2104      	movs	r1, #4
 8005392:	6860      	ldr	r0, [r4, #4]
 8005394:	f7ff ff82 	bl	800529c <std>
 8005398:	68a0      	ldr	r0, [r4, #8]
 800539a:	2201      	movs	r2, #1
 800539c:	2109      	movs	r1, #9
 800539e:	f7ff ff7d 	bl	800529c <std>
 80053a2:	68e0      	ldr	r0, [r4, #12]
 80053a4:	2202      	movs	r2, #2
 80053a6:	2112      	movs	r1, #18
 80053a8:	f7ff ff78 	bl	800529c <std>
 80053ac:	2301      	movs	r3, #1
 80053ae:	61a3      	str	r3, [r4, #24]
 80053b0:	e7d2      	b.n	8005358 <__sinit+0xc>
 80053b2:	bf00      	nop
 80053b4:	080057e0 	.word	0x080057e0
 80053b8:	080052e5 	.word	0x080052e5

080053bc <__sfp>:
 80053bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80053be:	4607      	mov	r7, r0
 80053c0:	f7ff ffac 	bl	800531c <__sfp_lock_acquire>
 80053c4:	4b1e      	ldr	r3, [pc, #120]	; (8005440 <__sfp+0x84>)
 80053c6:	681e      	ldr	r6, [r3, #0]
 80053c8:	69b3      	ldr	r3, [r6, #24]
 80053ca:	b913      	cbnz	r3, 80053d2 <__sfp+0x16>
 80053cc:	4630      	mov	r0, r6
 80053ce:	f7ff ffbd 	bl	800534c <__sinit>
 80053d2:	3648      	adds	r6, #72	; 0x48
 80053d4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80053d8:	3b01      	subs	r3, #1
 80053da:	d503      	bpl.n	80053e4 <__sfp+0x28>
 80053dc:	6833      	ldr	r3, [r6, #0]
 80053de:	b30b      	cbz	r3, 8005424 <__sfp+0x68>
 80053e0:	6836      	ldr	r6, [r6, #0]
 80053e2:	e7f7      	b.n	80053d4 <__sfp+0x18>
 80053e4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80053e8:	b9d5      	cbnz	r5, 8005420 <__sfp+0x64>
 80053ea:	4b16      	ldr	r3, [pc, #88]	; (8005444 <__sfp+0x88>)
 80053ec:	60e3      	str	r3, [r4, #12]
 80053ee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80053f2:	6665      	str	r5, [r4, #100]	; 0x64
 80053f4:	f000 f847 	bl	8005486 <__retarget_lock_init_recursive>
 80053f8:	f7ff ff96 	bl	8005328 <__sfp_lock_release>
 80053fc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005400:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005404:	6025      	str	r5, [r4, #0]
 8005406:	61a5      	str	r5, [r4, #24]
 8005408:	2208      	movs	r2, #8
 800540a:	4629      	mov	r1, r5
 800540c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005410:	f7fd fafa 	bl	8002a08 <memset>
 8005414:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005418:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800541c:	4620      	mov	r0, r4
 800541e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005420:	3468      	adds	r4, #104	; 0x68
 8005422:	e7d9      	b.n	80053d8 <__sfp+0x1c>
 8005424:	2104      	movs	r1, #4
 8005426:	4638      	mov	r0, r7
 8005428:	f7ff ff62 	bl	80052f0 <__sfmoreglue>
 800542c:	4604      	mov	r4, r0
 800542e:	6030      	str	r0, [r6, #0]
 8005430:	2800      	cmp	r0, #0
 8005432:	d1d5      	bne.n	80053e0 <__sfp+0x24>
 8005434:	f7ff ff78 	bl	8005328 <__sfp_lock_release>
 8005438:	230c      	movs	r3, #12
 800543a:	603b      	str	r3, [r7, #0]
 800543c:	e7ee      	b.n	800541c <__sfp+0x60>
 800543e:	bf00      	nop
 8005440:	080057e0 	.word	0x080057e0
 8005444:	ffff0001 	.word	0xffff0001

08005448 <_fwalk_reent>:
 8005448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800544c:	4606      	mov	r6, r0
 800544e:	4688      	mov	r8, r1
 8005450:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005454:	2700      	movs	r7, #0
 8005456:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800545a:	f1b9 0901 	subs.w	r9, r9, #1
 800545e:	d505      	bpl.n	800546c <_fwalk_reent+0x24>
 8005460:	6824      	ldr	r4, [r4, #0]
 8005462:	2c00      	cmp	r4, #0
 8005464:	d1f7      	bne.n	8005456 <_fwalk_reent+0xe>
 8005466:	4638      	mov	r0, r7
 8005468:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800546c:	89ab      	ldrh	r3, [r5, #12]
 800546e:	2b01      	cmp	r3, #1
 8005470:	d907      	bls.n	8005482 <_fwalk_reent+0x3a>
 8005472:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005476:	3301      	adds	r3, #1
 8005478:	d003      	beq.n	8005482 <_fwalk_reent+0x3a>
 800547a:	4629      	mov	r1, r5
 800547c:	4630      	mov	r0, r6
 800547e:	47c0      	blx	r8
 8005480:	4307      	orrs	r7, r0
 8005482:	3568      	adds	r5, #104	; 0x68
 8005484:	e7e9      	b.n	800545a <_fwalk_reent+0x12>

08005486 <__retarget_lock_init_recursive>:
 8005486:	4770      	bx	lr

08005488 <__retarget_lock_acquire_recursive>:
 8005488:	4770      	bx	lr

0800548a <__retarget_lock_release_recursive>:
 800548a:	4770      	bx	lr

0800548c <__swhatbuf_r>:
 800548c:	b570      	push	{r4, r5, r6, lr}
 800548e:	460e      	mov	r6, r1
 8005490:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005494:	2900      	cmp	r1, #0
 8005496:	b096      	sub	sp, #88	; 0x58
 8005498:	4614      	mov	r4, r2
 800549a:	461d      	mov	r5, r3
 800549c:	da07      	bge.n	80054ae <__swhatbuf_r+0x22>
 800549e:	2300      	movs	r3, #0
 80054a0:	602b      	str	r3, [r5, #0]
 80054a2:	89b3      	ldrh	r3, [r6, #12]
 80054a4:	061a      	lsls	r2, r3, #24
 80054a6:	d410      	bmi.n	80054ca <__swhatbuf_r+0x3e>
 80054a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80054ac:	e00e      	b.n	80054cc <__swhatbuf_r+0x40>
 80054ae:	466a      	mov	r2, sp
 80054b0:	f000 f902 	bl	80056b8 <_fstat_r>
 80054b4:	2800      	cmp	r0, #0
 80054b6:	dbf2      	blt.n	800549e <__swhatbuf_r+0x12>
 80054b8:	9a01      	ldr	r2, [sp, #4]
 80054ba:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80054be:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80054c2:	425a      	negs	r2, r3
 80054c4:	415a      	adcs	r2, r3
 80054c6:	602a      	str	r2, [r5, #0]
 80054c8:	e7ee      	b.n	80054a8 <__swhatbuf_r+0x1c>
 80054ca:	2340      	movs	r3, #64	; 0x40
 80054cc:	2000      	movs	r0, #0
 80054ce:	6023      	str	r3, [r4, #0]
 80054d0:	b016      	add	sp, #88	; 0x58
 80054d2:	bd70      	pop	{r4, r5, r6, pc}

080054d4 <__smakebuf_r>:
 80054d4:	898b      	ldrh	r3, [r1, #12]
 80054d6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80054d8:	079d      	lsls	r5, r3, #30
 80054da:	4606      	mov	r6, r0
 80054dc:	460c      	mov	r4, r1
 80054de:	d507      	bpl.n	80054f0 <__smakebuf_r+0x1c>
 80054e0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80054e4:	6023      	str	r3, [r4, #0]
 80054e6:	6123      	str	r3, [r4, #16]
 80054e8:	2301      	movs	r3, #1
 80054ea:	6163      	str	r3, [r4, #20]
 80054ec:	b002      	add	sp, #8
 80054ee:	bd70      	pop	{r4, r5, r6, pc}
 80054f0:	ab01      	add	r3, sp, #4
 80054f2:	466a      	mov	r2, sp
 80054f4:	f7ff ffca 	bl	800548c <__swhatbuf_r>
 80054f8:	9900      	ldr	r1, [sp, #0]
 80054fa:	4605      	mov	r5, r0
 80054fc:	4630      	mov	r0, r6
 80054fe:	f7ff f987 	bl	8004810 <_malloc_r>
 8005502:	b948      	cbnz	r0, 8005518 <__smakebuf_r+0x44>
 8005504:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005508:	059a      	lsls	r2, r3, #22
 800550a:	d4ef      	bmi.n	80054ec <__smakebuf_r+0x18>
 800550c:	f023 0303 	bic.w	r3, r3, #3
 8005510:	f043 0302 	orr.w	r3, r3, #2
 8005514:	81a3      	strh	r3, [r4, #12]
 8005516:	e7e3      	b.n	80054e0 <__smakebuf_r+0xc>
 8005518:	4b0d      	ldr	r3, [pc, #52]	; (8005550 <__smakebuf_r+0x7c>)
 800551a:	62b3      	str	r3, [r6, #40]	; 0x28
 800551c:	89a3      	ldrh	r3, [r4, #12]
 800551e:	6020      	str	r0, [r4, #0]
 8005520:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005524:	81a3      	strh	r3, [r4, #12]
 8005526:	9b00      	ldr	r3, [sp, #0]
 8005528:	6163      	str	r3, [r4, #20]
 800552a:	9b01      	ldr	r3, [sp, #4]
 800552c:	6120      	str	r0, [r4, #16]
 800552e:	b15b      	cbz	r3, 8005548 <__smakebuf_r+0x74>
 8005530:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005534:	4630      	mov	r0, r6
 8005536:	f000 f8d1 	bl	80056dc <_isatty_r>
 800553a:	b128      	cbz	r0, 8005548 <__smakebuf_r+0x74>
 800553c:	89a3      	ldrh	r3, [r4, #12]
 800553e:	f023 0303 	bic.w	r3, r3, #3
 8005542:	f043 0301 	orr.w	r3, r3, #1
 8005546:	81a3      	strh	r3, [r4, #12]
 8005548:	89a0      	ldrh	r0, [r4, #12]
 800554a:	4305      	orrs	r5, r0
 800554c:	81a5      	strh	r5, [r4, #12]
 800554e:	e7cd      	b.n	80054ec <__smakebuf_r+0x18>
 8005550:	080052e5 	.word	0x080052e5

08005554 <_malloc_usable_size_r>:
 8005554:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005558:	1f18      	subs	r0, r3, #4
 800555a:	2b00      	cmp	r3, #0
 800555c:	bfbc      	itt	lt
 800555e:	580b      	ldrlt	r3, [r1, r0]
 8005560:	18c0      	addlt	r0, r0, r3
 8005562:	4770      	bx	lr

08005564 <_raise_r>:
 8005564:	291f      	cmp	r1, #31
 8005566:	b538      	push	{r3, r4, r5, lr}
 8005568:	4604      	mov	r4, r0
 800556a:	460d      	mov	r5, r1
 800556c:	d904      	bls.n	8005578 <_raise_r+0x14>
 800556e:	2316      	movs	r3, #22
 8005570:	6003      	str	r3, [r0, #0]
 8005572:	f04f 30ff 	mov.w	r0, #4294967295
 8005576:	bd38      	pop	{r3, r4, r5, pc}
 8005578:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800557a:	b112      	cbz	r2, 8005582 <_raise_r+0x1e>
 800557c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005580:	b94b      	cbnz	r3, 8005596 <_raise_r+0x32>
 8005582:	4620      	mov	r0, r4
 8005584:	f000 f830 	bl	80055e8 <_getpid_r>
 8005588:	462a      	mov	r2, r5
 800558a:	4601      	mov	r1, r0
 800558c:	4620      	mov	r0, r4
 800558e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005592:	f000 b817 	b.w	80055c4 <_kill_r>
 8005596:	2b01      	cmp	r3, #1
 8005598:	d00a      	beq.n	80055b0 <_raise_r+0x4c>
 800559a:	1c59      	adds	r1, r3, #1
 800559c:	d103      	bne.n	80055a6 <_raise_r+0x42>
 800559e:	2316      	movs	r3, #22
 80055a0:	6003      	str	r3, [r0, #0]
 80055a2:	2001      	movs	r0, #1
 80055a4:	e7e7      	b.n	8005576 <_raise_r+0x12>
 80055a6:	2400      	movs	r4, #0
 80055a8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80055ac:	4628      	mov	r0, r5
 80055ae:	4798      	blx	r3
 80055b0:	2000      	movs	r0, #0
 80055b2:	e7e0      	b.n	8005576 <_raise_r+0x12>

080055b4 <raise>:
 80055b4:	4b02      	ldr	r3, [pc, #8]	; (80055c0 <raise+0xc>)
 80055b6:	4601      	mov	r1, r0
 80055b8:	6818      	ldr	r0, [r3, #0]
 80055ba:	f7ff bfd3 	b.w	8005564 <_raise_r>
 80055be:	bf00      	nop
 80055c0:	20000004 	.word	0x20000004

080055c4 <_kill_r>:
 80055c4:	b538      	push	{r3, r4, r5, lr}
 80055c6:	4d07      	ldr	r5, [pc, #28]	; (80055e4 <_kill_r+0x20>)
 80055c8:	2300      	movs	r3, #0
 80055ca:	4604      	mov	r4, r0
 80055cc:	4608      	mov	r0, r1
 80055ce:	4611      	mov	r1, r2
 80055d0:	602b      	str	r3, [r5, #0]
 80055d2:	f7fc fbc5 	bl	8001d60 <_kill>
 80055d6:	1c43      	adds	r3, r0, #1
 80055d8:	d102      	bne.n	80055e0 <_kill_r+0x1c>
 80055da:	682b      	ldr	r3, [r5, #0]
 80055dc:	b103      	cbz	r3, 80055e0 <_kill_r+0x1c>
 80055de:	6023      	str	r3, [r4, #0]
 80055e0:	bd38      	pop	{r3, r4, r5, pc}
 80055e2:	bf00      	nop
 80055e4:	2000030c 	.word	0x2000030c

080055e8 <_getpid_r>:
 80055e8:	f7fc bbb2 	b.w	8001d50 <_getpid>

080055ec <__sread>:
 80055ec:	b510      	push	{r4, lr}
 80055ee:	460c      	mov	r4, r1
 80055f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055f4:	f000 f894 	bl	8005720 <_read_r>
 80055f8:	2800      	cmp	r0, #0
 80055fa:	bfab      	itete	ge
 80055fc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80055fe:	89a3      	ldrhlt	r3, [r4, #12]
 8005600:	181b      	addge	r3, r3, r0
 8005602:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005606:	bfac      	ite	ge
 8005608:	6563      	strge	r3, [r4, #84]	; 0x54
 800560a:	81a3      	strhlt	r3, [r4, #12]
 800560c:	bd10      	pop	{r4, pc}

0800560e <__swrite>:
 800560e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005612:	461f      	mov	r7, r3
 8005614:	898b      	ldrh	r3, [r1, #12]
 8005616:	05db      	lsls	r3, r3, #23
 8005618:	4605      	mov	r5, r0
 800561a:	460c      	mov	r4, r1
 800561c:	4616      	mov	r6, r2
 800561e:	d505      	bpl.n	800562c <__swrite+0x1e>
 8005620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005624:	2302      	movs	r3, #2
 8005626:	2200      	movs	r2, #0
 8005628:	f000 f868 	bl	80056fc <_lseek_r>
 800562c:	89a3      	ldrh	r3, [r4, #12]
 800562e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005632:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005636:	81a3      	strh	r3, [r4, #12]
 8005638:	4632      	mov	r2, r6
 800563a:	463b      	mov	r3, r7
 800563c:	4628      	mov	r0, r5
 800563e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005642:	f000 b817 	b.w	8005674 <_write_r>

08005646 <__sseek>:
 8005646:	b510      	push	{r4, lr}
 8005648:	460c      	mov	r4, r1
 800564a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800564e:	f000 f855 	bl	80056fc <_lseek_r>
 8005652:	1c43      	adds	r3, r0, #1
 8005654:	89a3      	ldrh	r3, [r4, #12]
 8005656:	bf15      	itete	ne
 8005658:	6560      	strne	r0, [r4, #84]	; 0x54
 800565a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800565e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005662:	81a3      	strheq	r3, [r4, #12]
 8005664:	bf18      	it	ne
 8005666:	81a3      	strhne	r3, [r4, #12]
 8005668:	bd10      	pop	{r4, pc}

0800566a <__sclose>:
 800566a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800566e:	f000 b813 	b.w	8005698 <_close_r>
	...

08005674 <_write_r>:
 8005674:	b538      	push	{r3, r4, r5, lr}
 8005676:	4d07      	ldr	r5, [pc, #28]	; (8005694 <_write_r+0x20>)
 8005678:	4604      	mov	r4, r0
 800567a:	4608      	mov	r0, r1
 800567c:	4611      	mov	r1, r2
 800567e:	2200      	movs	r2, #0
 8005680:	602a      	str	r2, [r5, #0]
 8005682:	461a      	mov	r2, r3
 8005684:	f7fc fba3 	bl	8001dce <_write>
 8005688:	1c43      	adds	r3, r0, #1
 800568a:	d102      	bne.n	8005692 <_write_r+0x1e>
 800568c:	682b      	ldr	r3, [r5, #0]
 800568e:	b103      	cbz	r3, 8005692 <_write_r+0x1e>
 8005690:	6023      	str	r3, [r4, #0]
 8005692:	bd38      	pop	{r3, r4, r5, pc}
 8005694:	2000030c 	.word	0x2000030c

08005698 <_close_r>:
 8005698:	b538      	push	{r3, r4, r5, lr}
 800569a:	4d06      	ldr	r5, [pc, #24]	; (80056b4 <_close_r+0x1c>)
 800569c:	2300      	movs	r3, #0
 800569e:	4604      	mov	r4, r0
 80056a0:	4608      	mov	r0, r1
 80056a2:	602b      	str	r3, [r5, #0]
 80056a4:	f7fc fbaf 	bl	8001e06 <_close>
 80056a8:	1c43      	adds	r3, r0, #1
 80056aa:	d102      	bne.n	80056b2 <_close_r+0x1a>
 80056ac:	682b      	ldr	r3, [r5, #0]
 80056ae:	b103      	cbz	r3, 80056b2 <_close_r+0x1a>
 80056b0:	6023      	str	r3, [r4, #0]
 80056b2:	bd38      	pop	{r3, r4, r5, pc}
 80056b4:	2000030c 	.word	0x2000030c

080056b8 <_fstat_r>:
 80056b8:	b538      	push	{r3, r4, r5, lr}
 80056ba:	4d07      	ldr	r5, [pc, #28]	; (80056d8 <_fstat_r+0x20>)
 80056bc:	2300      	movs	r3, #0
 80056be:	4604      	mov	r4, r0
 80056c0:	4608      	mov	r0, r1
 80056c2:	4611      	mov	r1, r2
 80056c4:	602b      	str	r3, [r5, #0]
 80056c6:	f7fc fbaa 	bl	8001e1e <_fstat>
 80056ca:	1c43      	adds	r3, r0, #1
 80056cc:	d102      	bne.n	80056d4 <_fstat_r+0x1c>
 80056ce:	682b      	ldr	r3, [r5, #0]
 80056d0:	b103      	cbz	r3, 80056d4 <_fstat_r+0x1c>
 80056d2:	6023      	str	r3, [r4, #0]
 80056d4:	bd38      	pop	{r3, r4, r5, pc}
 80056d6:	bf00      	nop
 80056d8:	2000030c 	.word	0x2000030c

080056dc <_isatty_r>:
 80056dc:	b538      	push	{r3, r4, r5, lr}
 80056de:	4d06      	ldr	r5, [pc, #24]	; (80056f8 <_isatty_r+0x1c>)
 80056e0:	2300      	movs	r3, #0
 80056e2:	4604      	mov	r4, r0
 80056e4:	4608      	mov	r0, r1
 80056e6:	602b      	str	r3, [r5, #0]
 80056e8:	f7fc fba9 	bl	8001e3e <_isatty>
 80056ec:	1c43      	adds	r3, r0, #1
 80056ee:	d102      	bne.n	80056f6 <_isatty_r+0x1a>
 80056f0:	682b      	ldr	r3, [r5, #0]
 80056f2:	b103      	cbz	r3, 80056f6 <_isatty_r+0x1a>
 80056f4:	6023      	str	r3, [r4, #0]
 80056f6:	bd38      	pop	{r3, r4, r5, pc}
 80056f8:	2000030c 	.word	0x2000030c

080056fc <_lseek_r>:
 80056fc:	b538      	push	{r3, r4, r5, lr}
 80056fe:	4d07      	ldr	r5, [pc, #28]	; (800571c <_lseek_r+0x20>)
 8005700:	4604      	mov	r4, r0
 8005702:	4608      	mov	r0, r1
 8005704:	4611      	mov	r1, r2
 8005706:	2200      	movs	r2, #0
 8005708:	602a      	str	r2, [r5, #0]
 800570a:	461a      	mov	r2, r3
 800570c:	f7fc fba2 	bl	8001e54 <_lseek>
 8005710:	1c43      	adds	r3, r0, #1
 8005712:	d102      	bne.n	800571a <_lseek_r+0x1e>
 8005714:	682b      	ldr	r3, [r5, #0]
 8005716:	b103      	cbz	r3, 800571a <_lseek_r+0x1e>
 8005718:	6023      	str	r3, [r4, #0]
 800571a:	bd38      	pop	{r3, r4, r5, pc}
 800571c:	2000030c 	.word	0x2000030c

08005720 <_read_r>:
 8005720:	b538      	push	{r3, r4, r5, lr}
 8005722:	4d07      	ldr	r5, [pc, #28]	; (8005740 <_read_r+0x20>)
 8005724:	4604      	mov	r4, r0
 8005726:	4608      	mov	r0, r1
 8005728:	4611      	mov	r1, r2
 800572a:	2200      	movs	r2, #0
 800572c:	602a      	str	r2, [r5, #0]
 800572e:	461a      	mov	r2, r3
 8005730:	f7fc fb30 	bl	8001d94 <_read>
 8005734:	1c43      	adds	r3, r0, #1
 8005736:	d102      	bne.n	800573e <_read_r+0x1e>
 8005738:	682b      	ldr	r3, [r5, #0]
 800573a:	b103      	cbz	r3, 800573e <_read_r+0x1e>
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	bd38      	pop	{r3, r4, r5, pc}
 8005740:	2000030c 	.word	0x2000030c

08005744 <_init>:
 8005744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005746:	bf00      	nop
 8005748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800574a:	bc08      	pop	{r3}
 800574c:	469e      	mov	lr, r3
 800574e:	4770      	bx	lr

08005750 <_fini>:
 8005750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005752:	bf00      	nop
 8005754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005756:	bc08      	pop	{r3}
 8005758:	469e      	mov	lr, r3
 800575a:	4770      	bx	lr
