// Seed: 3181714392
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_4;
endmodule
macromodule module_1 #(
    parameter id_19 = 32'd93,
    parameter id_6  = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  module_0 modCall_1 (
      id_3,
      id_12,
      id_2
  );
  inout wire id_13;
  inout wire id_12;
  inout logic [7:0] id_11;
  output wire id_10;
  inout wire id_9;
  input logic [7:0] id_8;
  output wand id_7;
  inout wire _id_6;
  output wand id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign #_id_19 id_5 = 1;
  assign id_15 = id_9;
  assign id_7 = 1'b0;
  wire  id_20 = id_11[id_19!==1'b0 :-1'b0*-1];
  uwire id_21;
  tri0  id_22 = id_8["" : id_6("")] + -1;
  assign id_2  = id_9;
  assign id_21 = -1'b0;
endmodule
