<?xml version="1.0" encoding="utf-8"?>

<DRS4CalibrationList
  xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
  xsi:noNamespaceSchemaLocation="[SCHEMAPATH]/DRS4Calibration_DBFormat.xsd">

  <DRS4Calibration runStart="1" runStop="9999999"> 
    
    <calibFile> /afs/cern.ch/user/n/na61qa/public/VCalib_2024-07-08_1306.bin </calibFile>

    <!-- The slow clock boards do not have time calibration data. Each cell width in 
	 the traces for those boards will be set to the value below. -->
    <defaultTimeCellWidth unit="nanosecond"> 0.78125 </defaultTimeCellWidth>
  </DRS4Calibration>

</DRS4CalibrationList>

