
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.355630                       # Number of seconds simulated
sim_ticks                                3355630177000                       # Number of ticks simulated
final_tick                               3355630177000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 811132                       # Simulator instruction rate (inst/s)
host_op_rate                                  1012307                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2895523158                       # Simulator tick rate (ticks/s)
host_mem_usage                                 910380                       # Number of bytes of host memory used
host_seconds                                  1158.90                       # Real time elapsed on the host
sim_insts                                   940022626                       # Number of instructions simulated
sim_ops                                    1173165679                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.bootmem.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.bootmem.bytes_read::cpu0.inst               20                       # Number of bytes read from this memory
system.bootmem.bytes_read::cpu1.inst               32                       # Number of bytes read from this memory
system.bootmem.bytes_read::total                   52                       # Number of bytes read from this memory
system.bootmem.bytes_inst_read::cpu0.inst           20                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::cpu1.inst           32                       # Number of instructions bytes read from this memory
system.bootmem.bytes_inst_read::total              52                       # Number of instructions bytes read from this memory
system.bootmem.num_reads::cpu0.inst                 5                       # Number of read requests responded to by this memory
system.bootmem.num_reads::cpu1.inst                 8                       # Number of read requests responded to by this memory
system.bootmem.num_reads::total                    13                       # Number of read requests responded to by this memory
system.bootmem.bw_read::cpu0.inst                   6                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::cpu1.inst                  10                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_read::total                      15                       # Total read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu0.inst              6                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::cpu1.inst             10                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_inst_read::total                 15                       # Instruction read bandwidth from this memory (bytes/s)
system.bootmem.bw_total::cpu0.inst                  6                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::cpu1.inst                 10                       # Total bandwidth to/from this memory (bytes/s)
system.bootmem.bw_total::total                     15                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.dtb.walker       146176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.itb.walker       110976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.inst       11370916                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data       63665956                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::realview.ide       192448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           75486472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst     11370916                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      11370916                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     55558528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::cpu0.data        17524                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        55576052                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.dtb.walker         2284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.itb.walker         1734                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.inst          186124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data          995300                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::realview.ide         3007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1188449                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        868102                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::cpu0.data           4381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             872483                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.dtb.walker        43561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.itb.walker        33072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.inst           3388608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          18972876                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::realview.ide          57351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              22495468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      3388608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3388608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        16556809                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::cpu0.data             5222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             16562031                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        16556809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.dtb.walker        43561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.itb.walker        33072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          3388608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         18978098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::realview.ide         57351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39057500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         1288561988160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1288561988160                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE 3355630177000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         1288561988160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1288561988160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            384.000000                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE 3355630177000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                      267264                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                           233                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                  2164                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    9693696                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                         2822                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                   441837                       # Table walker walks requested
system.cpu0.dtb.walker.walksShort              441837                       # Table walker walks initiated with short descriptors
system.cpu0.dtb.walker.walkWaitTime::samples       441837                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0         441837    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total       441837                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples      6705500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0        6705500    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total      6705500                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K       350957     84.46%     84.46% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1M        64595     15.54%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total       415552                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       441837                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       441837                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       415552                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       415552                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total       857389                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                   222104349                       # DTB read hits
system.cpu0.dtb.read_misses                    385473                       # DTB read misses
system.cpu0.dtb.write_hits                  160454434                       # DTB write hits
system.cpu0.dtb.write_misses                    56364                       # DTB write misses
system.cpu0.dtb.flush_tlb                         851                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                   16714                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                   62251                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                 19657                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                     8330                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses               222489822                       # DTB read accesses
system.cpu0.dtb.write_accesses              160510798                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                        382558783                       # DTB hits
system.cpu0.dtb.misses                         441837                       # DTB misses
system.cpu0.dtb.accesses                    383000620                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                   210117                       # Table walker walks requested
system.cpu0.itb.walker.walksShort              210117                       # Table walker walks initiated with short descriptors
system.cpu0.itb.walker.walkWaitTime::samples       210117                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0         210117    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total       210117                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples      6702500                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0        6702500    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total      6702500                       # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K       182277     97.30%     97.30% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::1M         5051      2.70%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total       187328                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst       210117                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total       210117                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst       187328                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total       187328                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total       397445                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                   983885223                       # ITB inst hits
system.cpu0.itb.inst_misses                    210117                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                         851                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                   16714                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                   45665                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               984095340                       # ITB inst accesses
system.cpu0.itb.hits                        983885223                       # DTB hits
system.cpu0.itb.misses                         210117                       # DTB misses
system.cpu0.itb.accesses                    984095340                       # DTB accesses
system.cpu0.numPwrStateTransitions              18992                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         9496                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    289280380.455876                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   9879436731.949520                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::underflows         9392     98.90%     98.90% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           98      1.03%     99.94% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1.5e+11-2e+11            1      0.01%     99.95% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11            1      0.01%     99.96% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2.5e+11-3e+11            1      0.01%     99.97% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::4.5e+11-5e+11            3      0.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value          501                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 499984036900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           9496                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   608623684191                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 2747006492809                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                      6711269851                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    9496                       # number of quiesce instructions executed
system.cpu0.committedInsts                  940022618                       # Number of instructions committed
system.cpu0.committedOps                   1173165671                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses           1026347545                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                138590                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                   71565874                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts    138027319                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                  1026347545                       # number of integer instructions
system.cpu0.num_fp_insts                       138590                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads         1739305807                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         707849147                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads              106635                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes              32664                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads          3456703210                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          496205162                       # number of times the CC registers were written
system.cpu0.num_mem_refs                    390400978                       # number of memory refs
system.cpu0.num_load_insts                  224485173                       # Number of load instructions
system.cpu0.num_store_insts                 165915805                       # Number of store instructions
system.cpu0.num_idle_cycles              5494020760.108570                       # Number of idle cycles
system.cpu0.num_busy_cycles              1217249090.891430                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.181374                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.818626                       # Percentage of idle cycles
system.cpu0.Branches                        226415625                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    3      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                781752305     66.63%     66.63% # Class of executed instruction
system.cpu0.op_class::IntMult                 1089875      0.09%     66.72% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                 14      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                 96      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                 54      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                 12      0.00%     66.72% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc             30911      0.00%     66.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                20      0.00%     66.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     66.73% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     66.73% # Class of executed instruction
system.cpu0.op_class::MemRead               224452924     19.13%     85.86% # Class of executed instruction
system.cpu0.op_class::MemWrite              165809772     14.13%     99.99% # Class of executed instruction
system.cpu0.op_class::FloatMemRead              32249      0.00%     99.99% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite            106033      0.01%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                1173274268                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          6412131                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1023.749233                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          375774372                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6413155                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.594307                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle          6705500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1023.749233                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999755                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999755                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          878                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        772223797                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       772223797                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data    212953998                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      212953998                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data    155132476                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     155132476                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data      2026746                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      2026746                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data      3061028                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      3061028                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data      3075655                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      3075655                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data    368086474                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       368086474                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data    370113220                       # number of overall hits
system.cpu0.dcache.overall_hits::total      370113220                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      3630390                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3630390                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data      2106857                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2106857                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data       708944                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       708944                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data        45888                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        45888                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data           26                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      5737247                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5737247                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      6446191                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6446191                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::cpu0.data    216584388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    216584388                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data    157239333                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    157239333                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data      2735690                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      2735690                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data      3106916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3106916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data      3075681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3075681                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data    373823721                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    373823721                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data    376559411                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    376559411                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.016762                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.016762                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.013399                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013399                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.259146                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.259146                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.014770                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014770                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.000008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000008                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.015347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015347                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.017119                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017119                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      4340057                       # number of writebacks
system.cpu0.dcache.writebacks::total          4340057                       # number of writebacks
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements         12232710                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.727693                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          971839275                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12233222                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            79.442626                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle          6702500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.727693                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999468                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999468                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          384                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           78                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1980378333                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1980378333                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst    971839320                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      971839320                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst    971839320                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       971839320                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst    971839320                       # number of overall hits
system.cpu0.icache.overall_hits::total      971839320                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst     12233231                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     12233231                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst     12233231                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      12233231                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst     12233231                       # number of overall misses
system.cpu0.icache.overall_misses::total     12233231                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::cpu0.inst    984072551                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    984072551                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst    984072551                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    984072551                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst    984072551                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    984072551                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.012431                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.012431                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.012431                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.012431                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.012431                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.012431                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks     12232710                       # number of writebacks
system.cpu0.icache.writebacks::total         12232710                       # number of writebacks
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                         847                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                   16714                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                         847                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                   16714                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3355630173500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value 3355630173500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 3355630173500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON           3500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 3355630173500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               8                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.committedInsts                          8                       # Number of instructions committed
system.cpu1.committedOps                            8                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    6                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           6                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads                  24                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            1                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         1                       # Number of store instructions
system.cpu1.num_idle_cycles                  8.000000                       # Number of idle cycles
system.cpu1.num_busy_cycles                  0.000000                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.000000                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    1.000000                       # Percentage of idle cycles
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     87.50%     87.50% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                      1     12.50%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                         8                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iobus.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                47032                       # Transaction distribution
system.iobus.trans_dist::ReadResp               47032                       # Transaction distribution
system.iobus.trans_dist::WriteReq              184774                       # Transaction distribution
system.iobus.trans_dist::WriteResp             184774                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        54700                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi0.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.kmi1.pio          834                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.aaci_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.lan_fake.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.usb_fake.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.mmc_fake.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio        49360                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio        42268                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       148104                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side       315508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total       315508                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  463612                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        68432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          638                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio           40                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi0.pio           84                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.kmi1.pio          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.aaci_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.lan_fake.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.usb_fake.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.mmc_fake.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio        28607                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio        84536                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       183514                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      9977872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      9977872                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 10161386                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements               157490                       # number of replacements
system.iocache.tags.tagsinuse                3.094826                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               157506                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         233121553001                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide     3.094826                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.193427                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.193427                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1419786                       # Number of tag accesses
system.iocache.tags.data_accesses             1419786                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide         6290                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             6290                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide       151464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       151464                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide       157754                       # number of demand (read+write) misses
system.iocache.demand_misses::total            157754                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide       157754                       # number of overall misses
system.iocache.overall_misses::total           157754                       # number of overall misses
system.iocache.ReadReq_accesses::realview.ide         6290                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           6290                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide       151464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       151464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide       157754                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          157754                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide       157754                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         157754                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks          151272                       # number of writebacks
system.iocache.writebacks::total               151272                       # number of writebacks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1081011                       # number of replacements
system.l2.tags.tagsinuse                 32715.259327                       # Cycle average of tags in use
system.l2.tags.total_refs                    36205116                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1113510                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.514406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   6702500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      152.555859                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.dtb.walker    12.891549                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.itb.walker    12.383917                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst      6933.247068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data     25604.180934                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.004656                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.dtb.walker     0.000393                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.itb.walker     0.000378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.211586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.781378                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998390                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           146                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32353                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3          119                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15937                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        14779                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004456                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.987335                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 305905281                       # Number of tag accesses
system.l2.tags.data_accesses                305905281                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::cpu0.dtb.walker        613936                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.itb.walker        318324                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  932260                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks      4340057                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4340057                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     11902901                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         11902901                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks           33663                       # number of WriteClean hits
system.l2.WriteClean_hits::total                33663                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu0.data            44420                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                44420                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data           1507528                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1507528                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst       12056124                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12056124                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data       3940308                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3940308                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.dtb.walker         613936                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.itb.walker         318324                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.inst             12056124                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data              5447836                       # number of demand (read+write) hits
system.l2.demand_hits::total                 18436220                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.dtb.walker        613936                       # number of overall hits
system.l2.overall_hits::cpu0.itb.walker        318324                       # number of overall hits
system.l2.overall_hits::cpu0.inst            12056124                       # number of overall hits
system.l2.overall_hits::cpu0.data             5447836                       # number of overall hits
system.l2.overall_hits::total                18436220                       # number of overall hits
system.l2.ReadReq_misses::cpu0.dtb.walker         2284                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.itb.walker         1734                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4018                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data            236                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                236                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data          554673                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              554673                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst       177107                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           177107                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data       444914                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          444914                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.dtb.walker         2284                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.itb.walker         1734                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.inst             177107                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             999587                       # number of demand (read+write) misses
system.l2.demand_misses::total                1180712                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.dtb.walker         2284                       # number of overall misses
system.l2.overall_misses::cpu0.itb.walker         1734                       # number of overall misses
system.l2.overall_misses::cpu0.inst            177107                       # number of overall misses
system.l2.overall_misses::cpu0.data            999587                       # number of overall misses
system.l2.overall_misses::total               1180712                       # number of overall misses
system.l2.ReadReq_accesses::cpu0.dtb.walker       616220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.itb.walker       320058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              936278                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks      4340057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4340057                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     11902901                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     11902901                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks        33663                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total            33663                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data        44656                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            44656                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data       2062201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2062201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst     12233231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12233231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data      4385222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       4385222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.dtb.walker       616220                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.itb.walker       320058                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.inst         12233231                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          6447423                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19616932                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.dtb.walker       616220                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.itb.walker       320058                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.inst        12233231                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         6447423                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19616932                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.dtb.walker     0.003706                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.itb.walker     0.005418                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004291                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.005285                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.005285                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.268971                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.268971                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.014478                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.014478                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.101458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101458                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.dtb.walker     0.003706                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.itb.walker     0.005418                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.inst        0.014478                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.155037                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060188                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.dtb.walker     0.003706                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.itb.walker     0.005418                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.inst       0.014478                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.155037                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060188                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               679885                       # number of writebacks
system.l2.writebacks::total                    679885                       # number of writebacks
system.membus.snoop_filter.tot_requests       2722338                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1305925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         8130                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               52630                       # Transaction distribution
system.membus.trans_dist::ReadResp             684959                       # Transaction distribution
system.membus.trans_dist::WriteReq              38941                       # Transaction distribution
system.membus.trans_dist::WriteResp             38941                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       831157                       # Transaction distribution
system.membus.trans_dist::WriteClean            36945                       # Transaction distribution
system.membus.trans_dist::CleanEvict           406403                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1192                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             26                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1218                       # Transaction distribution
system.membus.trans_dist::ReadExReq            553717                       # Transaction distribution
system.membus.trans_dist::ReadExResp           553717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        632329                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       146050                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp       146050                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        151464                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       151464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       473078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       473078                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       148104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         7106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3798889                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3954125                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4427203                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     10089088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     10089088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       183514                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bootmem.port           52                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        14212                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    121432252                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    121630030                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               131719118                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1576349                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.021888                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.146318                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1541846     97.81%     97.81% # Request fanout histogram
system.membus.snoop_fanout::1                   34503      2.19%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1576349                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests     37847353                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     19054659                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       395602                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7069                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7068                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3355630177000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            1286371                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          17904824                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             38941                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            38941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4340057                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     12232710                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean           33663                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2072074                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           44656                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            26                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          44682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2062201                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2062201                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12233231                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      4385222                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq          129                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedResp          129                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq       146050                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp       146050                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     36717216                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     19887442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       830366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1637116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              59072158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1565856312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    692770674                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side      1660732                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      3274232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side            4                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2263561986                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1117303                       # Total snoops (count)
system.tol2bus.snoopTraffic                  43725824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21311362                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034426                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.182322                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               20577689     96.56%     96.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 733672      3.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21311362                       # Request fanout histogram

---------- End Simulation Statistics   ----------
