// Seed: 2765184298
module module_0 (
    id_1
);
  input wire id_1;
  always begin : LABEL_0
    id_2 <= 1;
  end
  module_2 modCall_1 ();
  assign id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_6 :
  assert property (@(posedge id_2) 1)
  else;
  module_0 modCall_1 (id_2);
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_2 ();
  assign id_1 = id_1;
  assign module_0.id_2 = 0;
endmodule
