Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (lin64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Thu Oct  8 16:03:39 2015
| Host         : Lappytoppy running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Jaxc_I2S_v1_0_timing_summary_routed.rpt -rpx Jaxc_I2S_v1_0_timing_summary_routed.rpx
| Design       : Jaxc_I2S_v1_0
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 47 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.344        0.000                      0                  351        0.094        0.000                      0                  351        4.500        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
BCLK        {0.000 217.486}      434.972         2.299           
s_axi_aclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BCLK              430.669        0.000                      0                   66        0.107        0.000                      0                   66      216.986        0.000                       0                   100  
s_axi_aclk          6.344        0.000                      0                  285        0.094        0.000                      0                  285        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BCLK
  To Clock:  BCLK

Setup :            0  Failing Endpoints,  Worst Slack      430.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      216.986ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             430.669ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][26]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        4.327ns  (logic 0.903ns (20.867%)  route 3.424ns (79.133%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 656.917 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          2.371   226.664    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I3_O)        0.124   226.788 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][26]_i_1/O
                         net (fo=1, routed)           0.000   226.788    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][26]
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576   656.917    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][26]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.409    
                         clock uncertainty           -0.035   657.374    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)        0.084   657.458    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][26]
  -------------------------------------------------------------------
                         required time                        657.458    
                         arrival time                        -226.788    
  -------------------------------------------------------------------
                         slack                                430.669    

Slack (MET) :             430.688ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        4.308ns  (logic 0.903ns (20.959%)  route 3.405ns (79.041%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 656.917 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          2.352   226.645    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I3_O)        0.124   226.769 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][25]_i_1/O
                         net (fo=1, routed)           0.000   226.769    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][25]
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576   656.917    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.409    
                         clock uncertainty           -0.035   657.374    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)        0.084   657.458    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]
  -------------------------------------------------------------------
                         required time                        657.458    
                         arrival time                        -226.769    
  -------------------------------------------------------------------
                         slack                                430.688    

Slack (MET) :             430.777ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][24]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        4.169ns  (logic 0.903ns (21.662%)  route 3.266ns (78.338%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 656.916 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          2.212   226.506    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124   226.630 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][24]_i_1/O
                         net (fo=1, routed)           0.000   226.630    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][24]
    SLICE_X39Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575   656.916    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X39Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][24]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.408    
                         clock uncertainty           -0.035   657.373    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)        0.034   657.407    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][24]
  -------------------------------------------------------------------
                         required time                        657.407    
                         arrival time                        -226.630    
  -------------------------------------------------------------------
                         slack                                430.777    

Slack (MET) :             430.835ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][17]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        4.159ns  (logic 0.903ns (21.710%)  route 3.256ns (78.291%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 656.917 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          2.203   226.496    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I3_O)        0.124   226.620 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][17]_i_1/O
                         net (fo=1, routed)           0.000   226.620    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][17]
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576   656.917    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][17]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.409    
                         clock uncertainty           -0.035   657.374    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)        0.082   657.456    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][17]
  -------------------------------------------------------------------
                         required time                        657.456    
                         arrival time                        -226.620    
  -------------------------------------------------------------------
                         slack                                430.835    

Slack (MET) :             430.859ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][15]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        4.139ns  (logic 0.903ns (21.817%)  route 3.236ns (78.183%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 656.916 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          2.182   226.476    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.124   226.600 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][15]_i_1/O
                         net (fo=1, routed)           0.000   226.600    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][15]
    SLICE_X38Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575   656.916    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][15]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.408    
                         clock uncertainty           -0.035   657.373    
    SLICE_X38Y4          FDRE (Setup_fdre_C_D)        0.086   657.459    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][15]
  -------------------------------------------------------------------
                         required time                        657.459    
                         arrival time                        -226.600    
  -------------------------------------------------------------------
                         slack                                430.859    

Slack (MET) :             430.987ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        3.956ns  (logic 0.903ns (22.825%)  route 3.053ns (77.175%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 656.916 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          2.000   226.293    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X39Y3          LUT6 (Prop_lut6_I3_O)        0.124   226.417 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][19]_i_1/O
                         net (fo=1, routed)           0.000   226.417    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][19]
    SLICE_X39Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575   656.916    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X39Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.408    
                         clock uncertainty           -0.035   657.373    
    SLICE_X39Y3          FDRE (Setup_fdre_C_D)        0.032   657.405    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]
  -------------------------------------------------------------------
                         required time                        657.405    
                         arrival time                        -226.417    
  -------------------------------------------------------------------
                         slack                                430.987    

Slack (MET) :             431.025ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][20]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        3.919ns  (logic 0.903ns (23.042%)  route 3.016ns (76.958%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 656.916 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          1.962   226.256    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124   226.380 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][20]_i_1/O
                         net (fo=1, routed)           0.000   226.380    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][20]
    SLICE_X39Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575   656.916    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X39Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][20]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.408    
                         clock uncertainty           -0.035   657.373    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)        0.032   657.405    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][20]
  -------------------------------------------------------------------
                         required time                        657.405    
                         arrival time                        -226.380    
  -------------------------------------------------------------------
                         slack                                431.025    

Slack (MET) :             431.029ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][21]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        3.917ns  (logic 0.903ns (23.054%)  route 3.014ns (76.946%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 656.916 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          1.960   226.254    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X39Y4          LUT6 (Prop_lut6_I3_O)        0.124   226.378 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][21]_i_1/O
                         net (fo=1, routed)           0.000   226.378    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][21]
    SLICE_X39Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575   656.916    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X39Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][21]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.408    
                         clock uncertainty           -0.035   657.373    
    SLICE_X39Y4          FDRE (Setup_fdre_C_D)        0.034   657.407    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][21]
  -------------------------------------------------------------------
                         required time                        657.407    
                         arrival time                        -226.378    
  -------------------------------------------------------------------
                         slack                                431.029    

Slack (MET) :             431.050ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][14]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        3.944ns  (logic 0.903ns (22.897%)  route 3.041ns (77.103%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.458ns = ( 656.916 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          1.987   226.281    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X38Y4          LUT6 (Prop_lut6_I3_O)        0.124   226.405 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][14]_i_1/O
                         net (fo=1, routed)           0.000   226.405    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][14]
    SLICE_X38Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.575   656.916    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][14]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.408    
                         clock uncertainty           -0.035   657.373    
    SLICE_X38Y4          FDRE (Setup_fdre_C_D)        0.082   657.455    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][14]
  -------------------------------------------------------------------
                         required time                        657.455    
                         arrival time                        -226.405    
  -------------------------------------------------------------------
                         slack                                431.050    

Slack (MET) :             431.074ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][18]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            434.972ns  (BCLK fall@652.458ns - BCLK fall@217.486ns)
  Data Path Delay:        3.924ns  (logic 0.903ns (23.009%)  route 3.021ns (76.990%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.459ns = ( 656.917 - 652.458 ) 
    Source Clock Delay      (SCD):    4.975ns = ( 222.461 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046   218.532 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           2.076   220.608    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101   220.709 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.752   222.461    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.484   222.945 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state][1]/Q
                         net (fo=9, routed)           1.053   223.998    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[state_n_0_][1]
    SLICE_X39Y6          LUT4 (Prop_lut4_I2_O)        0.295   224.293 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3/O
                         net (fo=31, routed)          1.968   226.261    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][30]_i_3_n_0
    SLICE_X38Y2          LUT6 (Prop_lut6_I3_O)        0.124   226.385 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][18]_i_1/O
                         net (fo=1, routed)           0.000   226.385    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][18]
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     652.458   652.458 f  
    U14                                               0.000   652.458 f  BCLK (IN)
                         net (fo=0)                   0.000   652.458    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912   653.370 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           1.880   655.250    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   655.341 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.576   656.917    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][18]/C  (IS_INVERTED)
                         clock pessimism              0.492   657.409    
                         clock uncertainty           -0.035   657.374    
    SLICE_X38Y2          FDRE (Setup_fdre_C_D)        0.086   657.460    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][18]
  -------------------------------------------------------------------
                         required time                        657.460    
                         arrival time                        -226.385    
  -------------------------------------------------------------------
                         slack                                431.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][28]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.245ns  (logic 0.191ns (77.925%)  route 0.054ns (22.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 219.494 - 217.486 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 218.976 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563   218.976    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X35Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.146   219.122 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[28]/Q
                         net (fo=1, routed)           0.054   219.176    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Sample_in_left_reg[31][28]
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.045   219.221 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][28]_i_1/O
                         net (fo=1, routed)           0.000   219.221    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][28]
    SLICE_X34Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832   219.494    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X34Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][28]/C  (IS_INVERTED)
                         clock pessimism             -0.505   218.989    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.125   219.114    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][28]
  -------------------------------------------------------------------
                         required time                       -219.114    
                         arrival time                         219.221    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][22]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.247ns  (logic 0.191ns (77.293%)  route 0.056ns (22.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 219.521 - 217.486 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 219.003 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590   219.003    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X39Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y6          FDRE (Prop_fdre_C_Q)         0.146   219.149 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[22]/Q
                         net (fo=1, routed)           0.056   219.205    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Sample_in_left_reg[31][22]
    SLICE_X38Y6          LUT6 (Prop_lut6_I5_O)        0.045   219.250 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][22]_i_1/O
                         net (fo=1, routed)           0.000   219.250    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][22]
    SLICE_X38Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859   219.521    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][22]/C  (IS_INVERTED)
                         clock pessimism             -0.505   219.016    
    SLICE_X38Y6          FDRE (Hold_fdre_C_D)         0.124   219.140    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][22]
  -------------------------------------------------------------------
                         required time                       -219.140    
                         arrival time                         219.250    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][2]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.280ns  (logic 0.191ns (68.187%)  route 0.089ns (31.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 219.494 - 217.486 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 218.976 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563   218.976    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X35Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.146   219.122 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[2]/Q
                         net (fo=1, routed)           0.089   219.211    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Sample_in_left_reg[31][2]
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.045   219.256 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][2]_i_1/O
                         net (fo=1, routed)           0.000   219.256    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][2]
    SLICE_X34Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832   219.494    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X34Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][2]/C  (IS_INVERTED)
                         clock pessimism             -0.505   218.989    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.125   219.114    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][2]
  -------------------------------------------------------------------
                         required time                       -219.114    
                         arrival time                         219.256    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][6]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.282ns  (logic 0.191ns (67.703%)  route 0.091ns (32.293%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 219.493 - 217.486 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 218.975 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.562   218.975    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X35Y8          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.146   219.121 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[6]/Q
                         net (fo=1, routed)           0.091   219.212    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Q[6]
    SLICE_X34Y8          LUT6 (Prop_lut6_I2_O)        0.045   219.257 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][6]_i_1/O
                         net (fo=1, routed)           0.000   219.257    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][6]
    SLICE_X34Y8          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.831   219.493    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X34Y8          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][6]/C  (IS_INVERTED)
                         clock pessimism             -0.505   218.988    
    SLICE_X34Y8          FDRE (Hold_fdre_C_D)         0.125   219.113    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][6]
  -------------------------------------------------------------------
                         required time                       -219.113    
                         arrival time                         219.257    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[26]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][26]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.291ns  (logic 0.191ns (65.634%)  route 0.100ns (34.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 219.522 - 217.486 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 219.004 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591   219.004    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X36Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[26]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.146   219.150 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[26]/Q
                         net (fo=1, routed)           0.100   219.250    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Sample_in_left_reg[31][26]
    SLICE_X38Y2          LUT6 (Prop_lut6_I5_O)        0.045   219.295 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][26]_i_1/O
                         net (fo=1, routed)           0.000   219.295    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][26]
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.860   219.522    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][26]/C  (IS_INVERTED)
                         clock pessimism             -0.502   219.020    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.125   219.145    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][26]
  -------------------------------------------------------------------
                         required time                       -219.145    
                         arrival time                         219.295    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][31]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.079%)  route 0.082ns (27.915%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 219.521 - 217.486 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 219.003 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590   219.003    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X38Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.167   219.170 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[31]/Q
                         net (fo=1, routed)           0.082   219.252    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Sample_in_left_reg[31][31]
    SLICE_X39Y5          LUT6 (Prop_lut6_I1_O)        0.045   219.297 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][31]_i_3/O
                         net (fo=1, routed)           0.000   219.297    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][31]
    SLICE_X39Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859   219.521    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X39Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][31]/C  (IS_INVERTED)
                         clock pessimism             -0.505   219.016    
    SLICE_X39Y5          FDRE (Hold_fdre_C_D)         0.099   219.115    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][31]
  -------------------------------------------------------------------
                         required time                       -219.115    
                         arrival time                         219.297    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][16]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.326ns  (logic 0.191ns (58.556%)  route 0.135ns (41.441%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 219.521 - 217.486 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 219.003 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590   219.003    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X37Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.146   219.149 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[16]/Q
                         net (fo=1, routed)           0.135   219.284    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Q[16]
    SLICE_X38Y4          LUT6 (Prop_lut6_I2_O)        0.045   219.329 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][16]_i_1/O
                         net (fo=1, routed)           0.000   219.329    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][16]
    SLICE_X38Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859   219.521    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][16]/C  (IS_INVERTED)
                         clock pessimism             -0.502   219.019    
    SLICE_X38Y4          FDRE (Hold_fdre_C_D)         0.125   219.144    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][16]
  -------------------------------------------------------------------
                         required time                       -219.144    
                         arrival time                         219.329    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][27]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.331ns  (logic 0.191ns (57.684%)  route 0.140ns (42.313%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns = ( 219.494 - 217.486 ) 
    Source Clock Delay      (SCD):    1.490ns = ( 218.976 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563   218.976    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X35Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.146   219.122 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_reg[27]/Q
                         net (fo=1, routed)           0.140   219.262    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Sample_in_left_reg[31][27]
    SLICE_X34Y3          LUT6 (Prop_lut6_I5_O)        0.045   219.307 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][27]_i_1/O
                         net (fo=1, routed)           0.000   219.307    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][27]
    SLICE_X34Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832   219.494    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X34Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][27]/C  (IS_INVERTED)
                         clock pessimism             -0.505   218.989    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)         0.124   219.113    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][27]
  -------------------------------------------------------------------
                         required time                       -219.113    
                         arrival time                         219.307    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[25]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.350ns  (logic 0.191ns (54.494%)  route 0.159ns (45.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns = ( 219.522 - 217.486 ) 
    Source Clock Delay      (SCD):    1.518ns = ( 219.004 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.591   219.004    Jaxc_I2S_v1_0_S_AXI_inst/BCLK
    SLICE_X37Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.146   219.150 r  Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_reg[25]/Q
                         net (fo=1, routed)           0.159   219.309    Jaxc_I2S_v1_0_S_AXI_inst/I2S/Q[25]
    SLICE_X38Y2          LUT6 (Prop_lut6_I2_O)        0.045   219.354 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][25]_i_1/O
                         net (fo=1, routed)           0.000   219.354    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][25]
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.860   219.522    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X38Y2          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]/C  (IS_INVERTED)
                         clock pessimism             -0.502   219.020    
    SLICE_X38Y2          FDRE (Hold_fdre_C_D)         0.125   219.145    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]
  -------------------------------------------------------------------
                         required time                       -219.145    
                         arrival time                         219.354    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][20]/C
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]/D
                            (falling edge-triggered cell FDRE clocked by BCLK  {rise@0.000ns fall@217.486ns period=434.972ns})
  Path Group:             BCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BCLK fall@217.486ns - BCLK fall@217.486ns)
  Data Path Delay:        0.327ns  (logic 0.191ns (58.378%)  route 0.136ns (41.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns = ( 219.521 - 217.486 ) 
    Source Clock Delay      (SCD):    1.517ns = ( 219.003 - 217.486 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.274   217.760 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.627   218.387    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026   218.413 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.590   219.003    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X39Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          FDRE (Prop_fdre_C_Q)         0.146   219.149 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][20]/Q
                         net (fo=1, routed)           0.136   219.285    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample_n_0_][20]
    SLICE_X39Y3          LUT6 (Prop_lut6_I1_O)        0.045   219.330 r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt[sample][19]_i_1/O
                         net (fo=1, routed)           0.000   219.330    Jaxc_I2S_v1_0_S_AXI_inst/I2S/nxt[sample][19]
    SLICE_X39Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock BCLK fall edge)     217.486   217.486 f  
    U14                                               0.000   217.486 f  BCLK (IN)
                         net (fo=0)                   0.000   217.486    BCLK
    U14                  IBUF (Prop_ibuf_I_O)         0.464   217.950 f  BCLK_IBUF_inst/O
                         net (fo=1, routed)           0.683   218.633    BCLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   218.662 f  BCLK_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.859   219.521    Jaxc_I2S_v1_0_S_AXI_inst/I2S/BCLK
    SLICE_X39Y3          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]/C  (IS_INVERTED)
                         clock pessimism             -0.502   219.019    
    SLICE_X39Y3          FDRE (Hold_fdre_C_D)         0.098   219.117    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]
  -------------------------------------------------------------------
                         required time                       -219.117    
                         arrival time                         219.330    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BCLK
Waveform(ns):       { 0.000 217.486 }
Period(ns):         434.972
Sources:            { BCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         434.972     432.817    BUFGCTRL_X0Y1  BCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X40Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[PBLRC]/C
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X34Y3    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X36Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X39Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X39Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X39Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][13]/C
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X38Y4    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][14]/C
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X38Y4    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][15]/C
Min Period        n/a     FDRE/C   n/a            1.000         434.972     433.972    SLICE_X38Y4    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X40Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[PBLRC]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X34Y3    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y2    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y2    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y2    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y2    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X34Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X39Y7    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y2    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y2    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X40Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[PBLRC]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X34Y3    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X36Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X39Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X39Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X39Y5    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y4    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y4    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X38Y4    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         217.486     216.986    SLICE_X39Y3    Jaxc_I2S_v1_0_S_AXI_inst/I2S/crnt_reg[sample][19]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        6.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.766ns (24.932%)  route 2.306ns (75.068%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.541     7.901    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.500    14.317    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[6]/C
                         clock pessimism              0.488    14.805    
                         clock uncertainty           -0.035    14.770    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    14.246    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[6]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.766ns (24.932%)  route 2.306ns (75.068%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.541     7.901    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.500    14.317    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[7]/C
                         clock pessimism              0.488    14.805    
                         clock uncertainty           -0.035    14.770    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    14.246    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[7]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.072ns  (logic 0.766ns (24.932%)  route 2.306ns (75.068%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.541     7.901    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.500    14.317    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[8]/C
                         clock pessimism              0.488    14.805    
                         clock uncertainty           -0.035    14.770    
    SLICE_X32Y6          FDRE (Setup_fdre_C_R)       -0.524    14.246    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[8]
  -------------------------------------------------------------------
                         required time                         14.246    
                         arrival time                          -7.901    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.940%)  route 2.305ns (75.060%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.540     7.900    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.499    14.316    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[0]/C
                         clock pessimism              0.513    14.829    
                         clock uncertainty           -0.035    14.794    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.524    14.270    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[0]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.940%)  route 2.305ns (75.060%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.540     7.900    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.499    14.316    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[1]/C
                         clock pessimism              0.513    14.829    
                         clock uncertainty           -0.035    14.794    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.524    14.270    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[1]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.940%)  route 2.305ns (75.060%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.540     7.900    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.499    14.316    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[2]/C
                         clock pessimism              0.513    14.829    
                         clock uncertainty           -0.035    14.794    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.524    14.270    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[2]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.940%)  route 2.305ns (75.060%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.540     7.900    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.499    14.316    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                         clock pessimism              0.513    14.829    
                         clock uncertainty           -0.035    14.794    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.524    14.270    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.940%)  route 2.305ns (75.060%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.540     7.900    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.499    14.316    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[4]/C
                         clock pessimism              0.513    14.829    
                         clock uncertainty           -0.035    14.794    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.524    14.270    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[4]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.369ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.940%)  route 2.305ns (75.060%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.829ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.673     4.829    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.518     5.347 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[3]/Q
                         net (fo=6, routed)           0.889     6.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[3]
    SLICE_X33Y6          LUT4 (Prop_lut4_I2_O)        0.124     6.360 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4/O
                         net (fo=3, routed)           0.876     7.236    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_4_n_0
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.124     7.360 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1/O
                         net (fo=9, routed)           0.540     7.900    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_1_n_0
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.499    14.316    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y7          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[5]/C
                         clock pessimism              0.513    14.829    
                         clock uncertainty           -0.035    14.794    
    SLICE_X32Y7          FDRE (Setup_fdre_C_R)       -0.524    14.270    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[5]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  6.369    

Slack (MET) :             6.630ns  (required time - arrival time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.766ns (27.258%)  route 2.044ns (72.742%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.830ns
    Clock Pessimism Removal (CPR):    0.513ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.979     0.979 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.055    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.156 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.674     4.830    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y4          FDRE (Prop_fdre_C_Q)         0.518     5.348 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/Q
                         net (fo=5, routed)           0.705     6.053    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]
    SLICE_X33Y4          LUT3 (Prop_lut3_I0_O)        0.124     6.177 f  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r[8]_i_4/O
                         net (fo=1, routed)           0.667     6.844    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r[8]_i_4_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I3_O)        0.124     6.968 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r[8]_i_1/O
                         net (fo=9, routed)           0.672     7.640    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r[8]_i_1_n_0
    SLICE_X32Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    N20                                               0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.845    10.845 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.725    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.816 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.500    14.317    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/C
                         clock pessimism              0.513    14.830    
                         clock uncertainty           -0.035    14.795    
    SLICE_X32Y4          FDRE (Setup_fdre_C_R)       -0.524    14.271    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         14.271    
                         arrival time                          -7.640    
  -------------------------------------------------------------------
                         slack                                  6.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.128ns (45.511%)  route 0.153ns (54.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X35Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128     1.551 r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[7]/Q
                         net (fo=1, routed)           0.153     1.705    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.873     1.982    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.481    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.130     1.611    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.711%)  route 0.205ns (59.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X35Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[4]/Q
                         net (fo=1, routed)           0.205     1.770    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.873     1.982    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.481    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.664    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.621%)  route 0.206ns (59.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X35Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[2]/Q
                         net (fo=1, routed)           0.206     1.771    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.873     1.982    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.481    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.664    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X35Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[1]/Q
                         net (fo=1, routed)           0.207     1.771    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.873     1.982    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.481    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.664    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X35Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[3]/Q
                         net (fo=1, routed)           0.209     1.773    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.873     1.982    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.481    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.664    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.964%)  route 0.209ns (62.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X35Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128     1.551 r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[5]/Q
                         net (fo=1, routed)           0.209     1.761    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.873     1.982    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.481    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.129     1.610    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X33Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[5]/Q
                         net (fo=6, routed)           0.133     1.697    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[5]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.045     1.742 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r[6]_i_1/O
                         net (fo=1, routed)           0.000     1.742    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r[6]_i_1_n_0
    SLICE_X32Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.831     1.940    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]/C
                         clock pessimism             -0.503     1.436    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.120     1.556    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.654%)  route 0.137ns (42.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X33Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDRE (Prop_fdre_C_Q)         0.141     1.564 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[5]/Q
                         net (fo=6, routed)           0.137     1.701    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[5]
    SLICE_X32Y4          LUT6 (Prop_lut6_I3_O)        0.045     1.746 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r[7]_i_1/O
                         net (fo=1, routed)           0.000     1.746    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r[7]_i_1_n_0
    SLICE_X32Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.831     1.940    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y4          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[7]/C
                         clock pessimism             -0.503     1.436    
    SLICE_X32Y4          FDRE (Hold_fdre_C_D)         0.121     1.557    Jaxc_I2S_v1_0_S_AXI_inst/cnt_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.136%)  route 0.073ns (22.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.148     1.571 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[7]/Q
                         net (fo=3, routed)           0.073     1.644    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg__0[7]
    SLICE_X32Y6          LUT6 (Prop_lut6_I2_O)        0.098     1.742 r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l[8]_i_3/O
                         net (fo=1, routed)           0.000     1.742    Jaxc_I2S_v1_0_S_AXI_inst/p_0_in__0[8]
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.831     1.940    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X32Y6          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[8]/C
                         clock pessimism             -0.516     1.423    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.121     1.544    Jaxc_I2S_v1_0_S_AXI_inst/cnt_l_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.850%)  route 0.262ns (67.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.423ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.208     0.208 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.835    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.861 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.563     1.423    Jaxc_I2S_v1_0_S_AXI_inst/CLK
    SLICE_X35Y5          FDRE                                         r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y5          FDRE (Prop_fdre_C_Q)         0.128     1.551 r  Jaxc_I2S_v1_0_S_AXI_inst/read_addr_reg[0]/Q
                         net (fo=1, routed)           0.262     1.813    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    N20                                               0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk
    N20                  IBUF (Prop_ibuf_I_O)         0.397     0.397 r  s_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.080    s_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.109 r  s_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.873     1.982    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X2Y2          RAMB18E1                                     r  Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.481    
    RAMB18_X2Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130     1.611    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_axi_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { s_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2    Jaxc_I2S_v1_0_S_AXI_inst/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  s_axi_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y3    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y3    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X36Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y5    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y5    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y5    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[30]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y6    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y4    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_left_buf_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y2    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_buf_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y2    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_buf_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y7    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_buf_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y2    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_buf_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y2    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_buf_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y2    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_buf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y2    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_buf_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y7    Jaxc_I2S_v1_0_S_AXI_inst/Sample_in_right_buf_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y5    Jaxc_I2S_v1_0_S_AXI_inst/axi_arready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y5    Jaxc_I2S_v1_0_S_AXI_inst/axi_rvalid_reg/C



