\section{P\+W\+R\+\_\+\+Type\+Def Struct Reference}
\label{structPWR__TypeDef}\index{P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}}


Power Control.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ CR}
\item 
\+\_\+\+\_\+\+IO uint32\+\_\+t \textbf{ C\+SR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Power Control. 

Definition at line \textbf{ 725} of file \textbf{ stm32f4xx.\+h}.



\subsection{Member Data Documentation}
\mbox{\label{structPWR__TypeDef_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}}
\subsubsection{CR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t CR}

P\+WR power control register, Address offset\+: 0x00 

Definition at line \textbf{ 727} of file \textbf{ stm32f4xx.\+h}.

\mbox{\label{structPWR__TypeDef_a876dd0a8546697065f406b7543e27af2}} 
\index{P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}!C\+SR@{C\+SR}}
\index{C\+SR@{C\+SR}!P\+W\+R\+\_\+\+Type\+Def@{P\+W\+R\+\_\+\+Type\+Def}}
\subsubsection{C\+SR}
{\footnotesize\ttfamily \+\_\+\+\_\+\+IO uint32\+\_\+t C\+SR}

P\+WR power control/status register, Address offset\+: 0x04 

Definition at line \textbf{ 728} of file \textbf{ stm32f4xx.\+h}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f4xx.\+h}\item 
C\+:/\+Users/\+Md. Istiaq Mahbub/\+Desktop/\+I\+M\+U/\+M\+P\+U6050\+\_\+\+Motion\+Driver/\+Device\+Support/src/\textbf{ stm32f429xx.\+h}\end{DoxyCompactItemize}
