#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu May  9 15:20:15 2019
# Process ID: 12252
# Current directory: H:/EECS_443/UART_Controller_Experimental/UART_Controller.runs/synth_1
# Command line: vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file: H:/EECS_443/UART_Controller_Experimental/UART_Controller.runs/synth_1/top_level.vds
# Journal file: H:/EECS_443/UART_Controller_Experimental/UART_Controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8700 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.023 ; gain = 96.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/top_level.vhd:44]
	Parameter f_in bound to: 100000000 - type: integer 
	Parameter f_out bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'clock_divider' declared at 'H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd:35' bound to instance 'pulse_gen' of component 'clock_divider' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/top_level.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd:43]
	Parameter f_in bound to: 100000000 - type: integer 
	Parameter f_out bound to: 9600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/new/clock_divider.vhd:43]
INFO: [Synth 8-3491] module 'uart_tx' declared at 'H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/uart_tx.vhd:37' bound to instance 'transmitter' of component 'uart_tx' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/top_level.vhd:94]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/uart_tx.vhd:48]
WARNING: [Synth 8-614] signal 'isBusy' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/uart_tx.vhd:69]
WARNING: [Synth 8-614] signal 'index' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/uart_tx.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (2#1) [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/uart_tx.vhd:48]
INFO: [Synth 8-3491] module 'uart_rx' declared at 'H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:36' bound to instance 'receiver' of component 'uart_rx' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/top_level.vhd:102]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:46]
WARNING: [Synth 8-614] signal 'rx' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:66]
WARNING: [Synth 8-614] signal 'rx' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:97]
WARNING: [Synth 8-614] signal 'rx_buff' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:97]
WARNING: [Synth 8-614] signal 'rx_vect' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:46]
INFO: [Synth 8-3491] module 'color_detector' declared at 'H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/new/color_detector.vhd:34' bound to instance 'detector' of component 'color_detector' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/top_level.vhd:109]
INFO: [Synth 8-638] synthesizing module 'color_detector' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/new/color_detector.vhd:43]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/new/color_detector.vhd:73]
WARNING: [Synth 8-614] signal 'led_status' is read in the process but is not in the sensitivity list [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/new/color_detector.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'color_detector' (4#1) [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/new/color_detector.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'top_level' (5#1) [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/top_level.vhd:44]
WARNING: [Synth 8-3331] design top_level has unconnected port en
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 467.844 ; gain = 152.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 467.844 ; gain = 152.324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 467.844 ; gain = 152.324
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]
Finished Parsing XDC File [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/constrs_1/imports/Nexys4_Board_Material/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 810.621 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 810.621 ; gain = 495.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 810.621 ; gain = 495.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 810.621 ; gain = 495.102
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'SM_Main_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rx_vect" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "busy_buff" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'color_detector'
INFO: [Synth 8-5544] ROM "led_status_buffer" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'isBusy_reg' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/new/uart_tx.vhd:86]
WARNING: [Synth 8-327] inferring latch for variable 'rx_buff_reg' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:103]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              state_idle |                       0000000001 |                             0000
             state_data0 |                       0000000010 |                             0001
             state_data1 |                       0000000100 |                             0010
             state_data2 |                       0000001000 |                             0011
             state_data3 |                       0000010000 |                             0100
             state_data4 |                       0000100000 |                             0101
             state_data5 |                       0001000000 |                             0110
             state_data6 |                       0010000000 |                             0111
             state_data7 |                       0100000000 |                             1000
          state_stop_bit |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SM_Main_reg' using encoding 'one-hot' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'busy_buff_reg' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:101]
WARNING: [Synth 8-327] inferring latch for variable 'rx_vect_reg' [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0000 |                             0000
                   space |                             0001 |                             0001
                       r |                             0010 |                             0010
                      re |                             0011 |                             0011
                     red |                             0100 |                             0100
                       g |                             0101 |                             0101
                      gr |                             0110 |                             0110
                     gre |                             0111 |                             0111
                    gree |                             1000 |                             1000
                   green |                             1001 |                             1001
                       b |                             1010 |                             1010
                      bl |                             1011 |                             1011
                     blu |                             1100 |                             1100
                    blue |                             1101 |                             1101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'color_detector'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 810.621 ; gain = 495.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 29    
	   4 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     14 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module color_detector 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 29    
	   4 Input      4 Bit        Muxes := 2     
	  14 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "clk0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "detector/state_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design top_level has unconnected port en
INFO: [Synth 8-3886] merging instance 'transmitter/output_reg[10]' (FD) to 'transmitter/output_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\transmitter/output_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\transmitter/output_reg[0] )
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (transmitter/output_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 810.621 ; gain = 495.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 812.102 ; gain = 496.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 831.465 ; gain = 515.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 832.738 ; gain = 517.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:103]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [H:/EECS_443/UART_Controller_Experimental/UART_Controller.srcs/sources_1/imports/Desktop/shift_register.vhd:102]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 832.738 ; gain = 517.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 832.738 ; gain = 517.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 832.738 ; gain = 517.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 832.738 ; gain = 517.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 832.738 ; gain = 517.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 832.738 ; gain = 517.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |     8|
|5     |LUT3   |     6|
|6     |LUT4   |     9|
|7     |LUT5   |     4|
|8     |LUT6   |    24|
|9     |FDCE   |     7|
|10    |FDC_1  |     4|
|11    |FDRE   |    33|
|12    |LD     |    17|
|13    |LDP    |     1|
|14    |IBUF   |     3|
|15    |OBUF   |     5|
+------+-------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               |   129|
|2     |  detector    |color_detector |    14|
|3     |  pulse_gen   |clock_divider  |    26|
|4     |  receiver    |uart_rx        |    57|
|5     |  transmitter |uart_tx        |    23|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 832.738 ; gain = 517.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 832.738 ; gain = 174.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 832.738 ; gain = 517.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 4 instances
  LD => LDCE: 17 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 832.738 ; gain = 530.230
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'H:/EECS_443/UART_Controller_Experimental/UART_Controller.runs/synth_1/top_level.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 832.738 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu May  9 15:21:05 2019...
