Running: D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/workplace/verilog/E5-MEMORY_DESIGN/Memory_Design_T_isim_beh.exe -prj D:/workplace/verilog/E5-MEMORY_DESIGN/Memory_Design_T_beh.prj work.Memory_Design_T work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/workplace/verilog/E5-MEMORY_DESIGN/Clk_100Hz.v" into library work
Analyzing Verilog file "D:/workplace/verilog/E5-MEMORY_DESIGN/ipcore_dir/RAM_B.v" into library work
Analyzing Verilog file "D:/workplace/verilog/E5-MEMORY_DESIGN/DEBOUNCE.v" into library work
Analyzing Verilog file "D:/workplace/verilog/E5-MEMORY_DESIGN/MEMORY_DESIGN.v" into library work
Analyzing Verilog file "D:/workplace/verilog/E5-MEMORY_DESIGN/Memory_Design_T.v" into library work
Analyzing Verilog file "D:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CLK_100Hz
Compiling module DEBOUNCE
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module RAM_B
Compiling module MEMORY_DESIGN
Compiling module Memory_Design_T
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 10 Verilog Units
Built simulation executable D:/workplace/verilog/E5-MEMORY_DESIGN/Memory_Design_T_isim_beh.exe
Fuse Memory Usage: 32568 KB
Fuse CPU Usage: 514 ms
