INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/workspace/RISC_V_32I/6_BranchPrediction/test/testBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testBench
