
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.267411                       # Number of seconds simulated
sim_ticks                                267411155000                       # Number of ticks simulated
final_tick                               267411155000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180116                       # Simulator instruction rate (inst/s)
host_op_rate                                   200264                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               73235727                       # Simulator tick rate (ticks/s)
host_mem_usage                                 682628                       # Number of bytes of host memory used
host_seconds                                  3651.38                       # Real time elapsed on the host
sim_insts                                   657671931                       # Number of instructions simulated
sim_ops                                     731238331                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu0.inst         53822208                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data         17042112                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst         21019328                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data          7169024                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst         20940928                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data         11008256                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.inst         18595584                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu3.data         11261376                       # Number of bytes read from this memory
system.physmem.bytes_read::total            160858816                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst     53822208                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst     21019328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst     20940928                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu3.inst     18595584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total       114378048                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     19039744                       # Number of bytes written to this memory
system.physmem.bytes_written::total          19039744                       # Number of bytes written to this memory
system.physmem.num_reads::cpu0.inst            840972                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data            266283                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst            328427                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data            112016                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst            327202                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data            172004                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.inst            290556                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu3.data            175959                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2513419                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          297496                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               297496                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.inst           201271364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data            63729997                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst            78603034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data            26808994                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst            78309852                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data            41166031                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.inst            69539298                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu3.data            42112589                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               601541159                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst      201271364                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst       78603034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst       78309852                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu3.inst       69539298                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          427723548                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          71200261                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               71200261                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          71200261                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst          201271364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data           63729997                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst           78603034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data           26808994                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst           78309852                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data           41166031                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.inst           69539298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu3.data           42112589                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              672741419                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               30020874                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         17739979                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           773455                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            16587792                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               14377122                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.672910                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                3889423                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             68414                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         955443                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits            952401                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses            3042                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        12658                       # Number of mispredicted indirect branches.
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls              114319                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON   267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       267411156                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles         130859204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     170695109                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   30020874                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19218946                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    104790322                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                1554963                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   9                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          301                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 24069009                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes               409496                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         236427320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.813645                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.950150                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               132856602     56.19%     56.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                14773489      6.25%     62.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                88797229     37.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           236427320                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.112265                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.638325                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles               129495702                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              3276727                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                101667200                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1269812                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                717879                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved             8654398                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                60210                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             191245402                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                82569                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                717879                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles               130030301                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1130949                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles       1255903                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                102361486                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               930802                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             190612933                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                634767                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                 97468                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 14398                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          240030489                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            882275667                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       244621006                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            224769161                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                15261328                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts             20250                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts          3534                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                   950689                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            24297895                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           14963975                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          2937890                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1931379                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 189278060                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               6087                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                182324174                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued          1372472                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        9093806                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined     32355744                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           526                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    236427320                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.771164                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.654017                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           83806423     35.45%     35.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          122917620     51.99%     87.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           29703277     12.56%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      236427320                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               85815240     92.49%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    37      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     92.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               4791648      5.16%     97.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite              2177944      2.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            142544461     78.18%     78.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              989402      0.54%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     78.72% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc         16714      0.01%     78.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     78.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.73% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     78.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23964069     13.14%     91.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           14809512      8.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             182324174                       # Type of FU issued
system.cpu0.iq.rate                          0.681812                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                   92784869                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.508901                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         695232977                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        198380957                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    181795016                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             275109027                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         2835609                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads       797069                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1096                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         3111                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       279892                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads        82486                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                717879                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1041888                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                66318                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          189284179                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts           243084                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             24297895                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            14963975                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts              3455                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  6116                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                19615                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          3111                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect        370569                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       371716                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              742285                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            181957556                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             23912014                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           366618                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           32                       # number of nop insts executed
system.cpu0.iew.exec_refs                    38699724                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                28151825                       # Number of branches executed
system.cpu0.iew.exec_stores                  14787710                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.680441                       # Inst execution rate
system.cpu0.iew.wb_sent                     181805064                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    181795032                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                111914249                       # num instructions producing a value
system.cpu0.iew.wb_consumers                231155576                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.679833                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.484151                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        9093948                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls           5561                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           713853                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    234949438                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.766932                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.913672                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     95409913     40.61%     40.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    116322972     49.51%     90.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     14874203      6.33%     96.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4337141      1.85%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1995622      0.85%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       230692      0.10%     99.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       910789      0.39%     99.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       437990      0.19%     99.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       430116      0.18%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    234949438                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           159622985                       # Number of instructions committed
system.cpu0.commit.committedOps             180190341                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      38184909                       # Number of memory references committed
system.cpu0.commit.loads                     23500826                       # Number of loads committed
system.cpu0.commit.membars                       2566                       # Number of memory barriers committed
system.cpu0.commit.branches                  27996861                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                163717030                       # Number of committed integer instructions.
system.cpu0.commit.function_calls             4822454                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       141020432     78.26%     78.26% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         968286      0.54%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc        16714      0.01%     78.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     78.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23500826     13.04%     91.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      14684067      8.15%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        180190341                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               430116                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   423784242                       # The number of ROB reads
system.cpu0.rob.rob_writes                  380046489                       # The number of ROB writes
system.cpu0.timesIdled                        1013154                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                       30983836                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  159622985                       # Number of Instructions Simulated
system.cpu0.committedOps                    180190341                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.675267                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.675267                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.596920                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.596920                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               215174311                       # number of integer regfile reads
system.cpu0.int_regfile_writes              127996583                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      496                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                623793717                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                95727025                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               38144383                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  3652                       # number of misc regfile writes
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          1232965                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           15.999010                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           33590485                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1232981                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.243311                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle          2798500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    15.999010                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999938                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999938                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         36778870                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        36778870                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     19850703                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19850703                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     13736777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      13736777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data         1470                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1470                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data         1169                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1169                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     33587480                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        33587480                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     33587480                       # number of overall hits
system.cpu0.dcache.overall_hits::total       33587480                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      1158849                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      1158849                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       796078                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       796078                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data          119                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          119                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data          257                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          257                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      1954927                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1954927                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      1954927                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1954927                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  32554677000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  32554677000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  17791390981                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  17791390981                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data      1342000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1342000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data      2039000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2039000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data       153000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       153000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  50346067981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  50346067981                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  50346067981                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  50346067981                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     21009552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21009552                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     14532855                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     14532855                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data         1589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1589                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data         1426                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1426                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     35542407                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     35542407                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     35542407                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     35542407                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.055158                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.055158                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.054778                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054778                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074890                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074890                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.180224                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.180224                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.055003                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.055003                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.055003                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.055003                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 28092.251018                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28092.251018                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 22348.803737                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22348.803737                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11277.310924                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11277.310924                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data  7933.852140                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7933.852140                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 25753.426077                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25753.426077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 25753.426077                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25753.426077                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         4201                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              169                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    24.857988                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks       525425                       # number of writebacks
system.cpu0.dcache.writebacks::total           525425                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       281612                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       281612                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data       439901                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       439901                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data           25                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data       721513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       721513                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data       721513                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       721513                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data       877237                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       877237                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       356177                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       356177                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data           94                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data          256                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          256                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1233414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1233414                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1233414                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1233414                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  22351015500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  22351015500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data   7526885990                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   7526885990                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       605500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       605500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data      1547500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1547500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data       131000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       131000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  29877901490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  29877901490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  29877901490                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  29877901490                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.041754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.041754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.024508                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.024508                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.059157                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.059157                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.179523                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.179523                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.034703                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.034703                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.034703                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.034703                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 25478.879140                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25478.879140                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 21132.431319                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21132.431319                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data  6441.489362                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6441.489362                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  6044.921875                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6044.921875                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24223.741169                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24223.741169                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24223.741169                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24223.741169                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          6944271                       # number of replacements
system.cpu0.icache.tags.tagsinuse           15.999948                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           17036338                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          6944287                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             2.453288                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle          1863500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    15.999948                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         31013296                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        31013296                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     17036338                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       17036338                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     17036338                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        17036338                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     17036338                       # number of overall hits
system.cpu0.icache.overall_hits::total       17036338                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst      7032671                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      7032671                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst      7032671                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       7032671                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst      7032671                       # number of overall misses
system.cpu0.icache.overall_misses::total      7032671                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 158125298499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 158125298499                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 158125298499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 158125298499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 158125298499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 158125298499                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     24069009                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     24069009                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     24069009                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     24069009                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     24069009                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     24069009                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.292188                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.292188                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.292188                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.292188                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.292188                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.292188                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 22484.387297                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22484.387297                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 22484.387297                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22484.387297                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 22484.387297                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22484.387297                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          272                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs     6.634146                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      6944271                       # number of writebacks
system.cpu0.icache.writebacks::total          6944271                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst        88383                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        88383                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst        88383                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        88383                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst        88383                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        88383                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst      6944288                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      6944288                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst      6944288                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      6944288                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst      6944288                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      6944288                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 141623359499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 141623359499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 141623359499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 141623359499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 141623359499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 141623359499                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.288516                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.288516                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.288516                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.288516                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.288516                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.288516                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 20394.223209                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 20394.223209                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 20394.223209                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 20394.223209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 20394.223209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 20394.223209                       # average overall mshr miss latency
system.cpu1.branchPred.lookups               26230966                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         14786412                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           698168                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            14684921                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits               12625429                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            85.975464                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                3639036                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             68488                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         846174                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits            844265                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses            1909                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         5357                       # Number of mispredicted indirect branches.
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       210515583                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles         105218115                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     152012858                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   26230966                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches          17108730                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     93051987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1402495                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                  35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         3439                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 21375719                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               368564                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         198974834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.861297                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.955549                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               106552566     53.55%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                13468110      6.77%     60.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                78954158     39.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               2                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           198974834                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.124603                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.722098                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles               104479620                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              1915843                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 91047350                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               885067                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                646954                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             8122097                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                54804                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts             170507974                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                80797                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                646954                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles               104869333                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 753153                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles        654435                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 91518198                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               532761                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             169946146                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                366752                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                102932                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents                   960                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          215901186                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            790125064                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       220671707                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps            202324372                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                13576811                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts             12541                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts          1723                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                   533075                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            21057477                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12677781                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          2920250                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1901531                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 168751845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2847                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                162797972                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued          1233183                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        7879503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     28045853                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           186                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    198974834                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.818184                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.639348                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           62044199     31.18%     31.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          111063298     55.82%     87.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           25867337     13.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      198974834                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               78258434     93.62%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   153      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     93.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4138213      4.95%     98.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite              1197843      1.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            128445876     78.90%     78.90% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              949437      0.58%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.48% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc         10812      0.01%     79.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     79.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.49% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.49% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20835728     12.80%     92.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           12556119      7.71%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             162797972                       # Type of FU issued
system.cpu1.iq.rate                          0.773330                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                   83594643                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.513487                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         609398603                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        176637072                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    162340719                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             246392615                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2769763                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads       590114                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses          480                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2911                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       250186                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        67511                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          193                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                646954                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                 686321                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                49079                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          168754780                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           217556                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             21057477                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            12677781                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts              1667                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  2958                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                22238                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2911                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        332473                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       338732                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              671205                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            162465067                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             20787662                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           332904                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                           88                       # number of nop insts executed
system.cpu1.iew.exec_refs                    33328079                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                24744865                       # Number of branches executed
system.cpu1.iew.exec_stores                  12540417                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.771748                       # Inst execution rate
system.cpu1.iew.wb_sent                     162349141                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    162340719                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                101422119                       # num instructions producing a value
system.cpu1.iew.wb_consumers                213530759                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.771158                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.474977                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        7879669                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls           2661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           643875                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    197685120                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.813795                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.891021                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     71062566     35.95%     35.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    106409400     53.83%     89.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     13647121      6.90%     96.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3121229      1.58%     98.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1845180      0.93%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       150819      0.08%     99.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       760177      0.38%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       397041      0.20%     99.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       291587      0.15%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    197685120                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           142471346                       # Number of instructions committed
system.cpu1.commit.committedOps             160875189                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      32894958                       # Number of memory references committed
system.cpu1.commit.loads                     20467363                       # Number of loads committed
system.cpu1.commit.membars                       1118                       # Number of memory barriers committed
system.cpu1.commit.branches                  24599146                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                147196470                       # Number of committed integer instructions.
system.cpu1.commit.function_calls             4588454                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       127040699     78.97%     78.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         928720      0.58%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc        10812      0.01%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       20467363     12.72%     92.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      12427595      7.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        160875189                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               291587                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   366139864                       # The number of ROB reads
system.cpu1.rob.rob_writes                  338799586                       # The number of ROB writes
system.cpu1.timesIdled                         424939                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                       11540749                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                    56895572                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                  142471346                       # Number of Instructions Simulated
system.cpu1.committedOps                    160875189                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.477599                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.477599                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.676773                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.676773                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               193371130                       # number of integer regfile reads
system.cpu1.int_regfile_writes              116551517                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                556354351                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                84773069                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               32599832                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                  2477                       # number of misc regfile writes
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           815453                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           12.594686                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28251889                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           815469                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            34.644958                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle      56928231500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    12.594686                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.787168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.787168                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         30509450                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        30509450                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     16387580                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16387580                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     11862571                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      11862571                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data          815                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          815                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data          520                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          520                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data     28250151                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        28250151                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     28250151                       # number of overall hits
system.cpu1.dcache.overall_hits::total       28250151                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       880218                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       880218                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       561378                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       561378                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data          111                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data          297                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          297                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      1441596                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1441596                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      1441596                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1441596                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  19535450000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19535450000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  10512681495                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  10512681495                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data      1230000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1230000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data      2224000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2224000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data       127000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       127000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  30048131495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  30048131495                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  30048131495                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  30048131495                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     17267798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17267798                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     12423949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     12423949                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data          926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data          817                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          817                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     29691747                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     29691747                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     29691747                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     29691747                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.050975                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.050975                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.045185                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.045185                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.119870                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.119870                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.363525                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.363525                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.048552                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.048552                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.048552                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.048552                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 22193.876971                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 22193.876971                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18726.564801                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 18726.564801                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 11081.081081                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 11081.081081                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data  7488.215488                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7488.215488                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20843.656264                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20843.656264                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20843.656264                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20843.656264                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1680                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              138                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    12.173913                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       293901                       # number of writebacks
system.cpu1.dcache.writebacks::total           293901                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       227240                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       227240                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       398430                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       398430                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           23                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       625670                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       625670                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       625670                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       625670                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       652978                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       652978                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       162948                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       162948                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           88                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data          296                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          296                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       815926                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       815926                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       815926                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       815926                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  13164342000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  13164342000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   3433129998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3433129998                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data       632000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       632000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data      1653000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1653000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data       105000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       105000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  16597471998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  16597471998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  16597471998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  16597471998                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.037815                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037815                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.013116                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013116                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.095032                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.095032                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.362301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.362301                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.027480                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.027480                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.027480                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.027480                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 20160.467887                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20160.467887                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 21068.868584                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21068.868584                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  7181.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7181.818182                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data  5584.459459                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5584.459459                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20341.883943                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20341.883943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20341.883943                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20341.883943                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          5635785                       # number of replacements
system.cpu1.icache.tags.tagsinuse           12.595731                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15668005                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          5635801                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             2.780085                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle      56898891000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    12.595731                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.787233                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.787233                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         27011520                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        27011520                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     15668005                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15668005                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     15668005                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15668005                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     15668005                       # number of overall hits
system.cpu1.icache.overall_hits::total       15668005                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst      5707714                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5707714                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst      5707714                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5707714                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst      5707714                       # number of overall misses
system.cpu1.icache.overall_misses::total      5707714                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 111790360000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 111790360000                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst 111790360000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 111790360000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst 111790360000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 111790360000                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     21375719                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     21375719                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     21375719                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     21375719                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     21375719                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     21375719                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.267019                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.267019                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.267019                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.267019                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.267019                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.267019                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 19585.837693                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19585.837693                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 19585.837693                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19585.837693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 19585.837693                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19585.837693                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          131                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     5.695652                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      5635785                       # number of writebacks
system.cpu1.icache.writebacks::total          5635785                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst        71913                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        71913                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst        71913                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        71913                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst        71913                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        71913                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst      5635801                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      5635801                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst      5635801                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      5635801                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst      5635801                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      5635801                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst  98706043000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  98706043000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst  98706043000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  98706043000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst  98706043000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  98706043000                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.263654                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.263654                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.263654                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.263654                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.263654                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.263654                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 17514.110771                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17514.110771                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 17514.110771                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17514.110771                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 17514.110771                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17514.110771                       # average overall mshr miss latency
system.cpu2.branchPred.lookups               34298232                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         22463216                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           758736                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups            18825683                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits               16697854                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            88.697202                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                3781194                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect             70534                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         926921                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits            924826                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses            2095                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         5353                       # Number of mispredicted indirect branches.
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       210515166                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles         116140999                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     184032984                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   34298232                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches          21403874                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     80637648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1594879                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          872                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles            3                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 29568423                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               471409                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         197577044                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.031237                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.334536                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               117299310     59.37%     59.37% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                12459151      6.31%     65.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12166197      6.16%     71.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                55652386     28.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           197577044                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.162925                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.874203                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles               113996245                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              3416585                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 79013184                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               407876                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                743154                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             8281087                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                54380                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts             201929631                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts               102194                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                743154                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles               114431671                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                 732714                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles       2255190                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 78967233                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               447082                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             201130184                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                168640                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                200839                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents                  2127                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          272307907                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            933752110                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       255167742                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps            258611532                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                13696372                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts             48122                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts         37264                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                   575379                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            25214070                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           12912157                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          2392839                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2876215                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 199311717                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded              74125                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                195513503                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           559184                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        7481432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     19426008                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           178                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    197577044                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.989556                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.964625                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           79459679     40.22%     40.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           54226929     27.45%     67.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           50384734     25.50%     93.16% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           13505702      6.84%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      197577044                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu               13476758     59.08%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   106      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     59.08% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               5529739     24.24%     83.32% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              3806201     16.68%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            156681078     80.14%     80.14% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              943804      0.48%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.62% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc         10812      0.01%     80.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     80.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            25065717     12.82%     93.45% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite           12812092      6.55%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             195513503                       # Type of FU issued
system.cpu2.iq.rate                          0.928738                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                   22812804                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.116681                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         611976036                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        206870105                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    194550696                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             218326307                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         2923927                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       635464                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses          484                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         2863                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       269813                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads       121520                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked          158                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                743154                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                 652430                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                59944                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          199385902                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           327003                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             25214070                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts            12912157                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts             37259                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                 13103                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                30733                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          2863                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        338193                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       400354                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              738547                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            194812308                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             25002296                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           701193                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                           60                       # number of nop insts executed
system.cpu2.iew.exec_refs                    37792200                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                32613939                       # Number of branches executed
system.cpu2.iew.exec_stores                  12789904                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.925407                       # Inst execution rate
system.cpu2.iew.wb_sent                     194601307                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    194550696                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                119988297                       # num instructions producing a value
system.cpu2.iew.wb_consumers                244674984                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.924165                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.490399                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        7481644                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls          73947                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           704451                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    196255716                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.977828                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.343085                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     86266418     43.96%     43.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     69670542     35.50%     79.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20544368     10.47%     89.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     11199260      5.71%     95.63% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4170507      2.13%     97.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       805229      0.41%     98.17% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       574556      0.29%     98.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       806845      0.41%     98.87% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2217991      1.13%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    196255716                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           173191853                       # Number of instructions committed
system.cpu2.commit.committedOps             191904410                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      37220950                       # Number of memory references committed
system.cpu2.commit.loads                     24578606                       # Number of loads committed
system.cpu2.commit.membars                      36830                       # Number of memory barriers committed
system.cpu2.commit.branches                  32281291                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                170751578                       # Number of committed integer instructions.
system.cpu2.commit.function_calls             4689170                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       153744437     80.12%     80.12% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         928211      0.48%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc        10812      0.01%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.60% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       24578606     12.81%     93.41% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite      12642344      6.59%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        191904410                       # Class of committed instruction
system.cpu2.commit.bw_lim_events              2217991                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   392951126                       # The number of ROB reads
system.cpu2.rob.rob_writes                  400094265                       # The number of ROB writes
system.cpu2.timesIdled                         616354                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                       12938122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                    56895989                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                  173191853                       # Number of Instructions Simulated
system.cpu2.committedOps                    191904410                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.215503                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.215503                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.822705                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.822705                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               229294302                       # number of integer regfile reads
system.cpu2.int_regfile_writes              129832855                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                665836817                       # number of cc regfile reads
system.cpu2.cc_regfile_writes               129432036                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               37213517                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                  1993                       # number of misc regfile writes
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements           961218                       # number of replacements
system.cpu2.dcache.tags.tagsinuse           12.590337                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           32155755                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           961233                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.452612                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle      56900752000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    12.590337                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.786896                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.786896                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34877218                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34877218                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     20194203                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20194203                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     11960032                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      11960032                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data          731                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          731                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data          509                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          509                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data     32154235                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        32154235                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     32154235                       # number of overall hits
system.cpu2.dcache.overall_hits::total       32154235                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data      1081056                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1081056                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       678819                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       678819                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data           83                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           83                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data          200                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          200                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data      1759875                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1759875                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data      1759875                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1759875                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data  28100565000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  28100565000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  17655910499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  17655910499                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data       625000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       625000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data      1527000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1527000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data       125000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       125000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  45756475499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  45756475499                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  45756475499                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  45756475499                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     21275259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     21275259                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     12638851                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     12638851                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data          814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data          709                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          709                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     33914110                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     33914110                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     33914110                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     33914110                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.050813                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050813                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.053709                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.053709                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.101966                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.101966                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.282087                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.282087                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.051892                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.051892                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.051892                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.051892                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 25993.625677                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 25993.625677                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 26009.747074                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 26009.747074                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data  7530.120482                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7530.120482                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         7635                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         7635                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 25999.844022                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 25999.844022                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 25999.844022                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 25999.844022                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1778                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              122                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    14.573770                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           26                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks       371591                       # number of writebacks
system.cpu2.dcache.writebacks::total           371591                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data       319281                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       319281                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       479024                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       479024                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data           25                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           25                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       798305                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       798305                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       798305                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       798305                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       761775                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       761775                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       199795                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       199795                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data           58                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           58                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data          200                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          200                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       961570                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       961570                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       961570                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       961570                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data  16641940500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16641940500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   5167235000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   5167235000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data       353500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       353500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data      1140500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1140500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data       110000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       110000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data  21809175500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  21809175500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data  21809175500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  21809175500                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.035806                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.035806                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.015808                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015808                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.071253                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.071253                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.282087                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.282087                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.028353                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028353                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.028353                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028353                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 21846.267599                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21846.267599                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 25862.684251                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25862.684251                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data  6094.827586                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6094.827586                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data  5702.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5702.500000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 22680.798590                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22680.798590                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 22680.798590                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22680.798590                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          5922209                       # number of replacements
system.cpu2.icache.tags.tagsinuse           12.595714                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           23522564                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          5922225                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             3.971913                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle      56898890500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    12.595714                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.787232                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.787232                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         35490648                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        35490648                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     23522564                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       23522564                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     23522564                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        23522564                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     23522564                       # number of overall hits
system.cpu2.icache.overall_hits::total       23522564                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst      6045859                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      6045859                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst      6045859                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       6045859                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst      6045859                       # number of overall misses
system.cpu2.icache.overall_misses::total      6045859                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst 117454607000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total 117454607000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst 117454607000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total 117454607000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst 117454607000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total 117454607000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     29568423                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     29568423                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     29568423                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     29568423                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     29568423                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     29568423                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.204470                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.204470                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.204470                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.204470                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.204470                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.204470                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 19427.281880                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 19427.281880                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 19427.281880                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 19427.281880                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 19427.281880                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 19427.281880                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          281                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               57                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs     4.929825                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      5922209                       # number of writebacks
system.cpu2.icache.writebacks::total          5922209                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst       123634                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       123634                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst       123634                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       123634                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst       123634                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       123634                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst      5922225                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      5922225                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst      5922225                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      5922225                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst      5922225                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      5922225                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst 103206720500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total 103206720500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst 103206720500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total 103206720500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst 103206720500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total 103206720500                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.200289                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.200289                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.200289                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.200289                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.200289                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.200289                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 17427.017802                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17427.017802                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 17427.017802                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17427.017802                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 17427.017802                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17427.017802                       # average overall mshr miss latency
system.cpu3.branchPred.lookups               38619555                       # Number of BP lookups
system.cpu3.branchPred.condPredicted         28370519                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           666937                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups            20829982                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits               18987173                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.153094                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                3322167                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect             57944                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         859807                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits            858069                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses            1738                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         4520                       # Number of mispredicted indirect branches.
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       210514754                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles         110990774                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                     192760519                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   38619555                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches          23167409                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                     86924148                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                1489625                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  68                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         2601                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                 34769744                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes               471255                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples         198662403                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.054832                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.320922                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               112066660     56.41%     56.41% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                19737960      9.94%     66.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10755813      5.41%     71.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                56101970     28.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           198662403                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.183453                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.915663                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles               108099731                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              4392573                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 85125915                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               344766                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                699418                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved             7059401                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                45494                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts             207220738                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                85548                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                699418                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles               108507181                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                 631102                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles       3375254                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 85047070                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles               402378                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts             206378400                       # Number of instructions processed by rename
system.cpu3.rename.IQFullEvents                147074                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                187810                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents                  2487                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands          297850900                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            956803111                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       255721411                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps            285658775                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                12192122                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts             85760                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts         76734                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                   630838                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            26087595                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           10960212                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          2091288                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2408727                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                 204614944                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded             153002                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                201460033                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued           469556                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        6499555                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined     16579829                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           169                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples    198662403                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.014082                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.923705                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           71857859     36.17%     36.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           63664588     32.05%     68.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           51624423     25.99%     94.20% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           11515533      5.80%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      198662403                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu               11479484     58.93%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   163      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     58.93% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead               4727023     24.27%     83.20% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite              3272730     16.80%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            163815701     81.31%     81.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              786804      0.39%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     81.70% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc          9010      0.00%     81.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     81.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     81.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            25973466     12.89%     94.60% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite           10875052      5.40%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             201460033                       # Type of FU issued
system.cpu3.iq.rate                          0.956988                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                   19479400                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.096691                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         621531424                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        211270030                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses    200566885                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             220939433                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2446473                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       573289                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses          416                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         2560                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       215908                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads       110908                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked          137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                699418                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                 564175                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                48596                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts          204768048                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts           312844                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             26087595                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts            10960212                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts             76728                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                 12246                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                21487                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          2560                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect        277446                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       372226                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              649672                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts            200836621                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             25920511                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           623411                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                          102                       # number of nop insts executed
system.cpu3.iew.exec_refs                    36777849                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                36794335                       # Number of branches executed
system.cpu3.iew.exec_stores                  10857338                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.954026                       # Inst execution rate
system.cpu3.iew.wb_sent                     200655389                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                    200566885                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                127824669                       # num instructions producing a value
system.cpu3.iew.wb_consumers                250392948                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.952745                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.510496                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        6499864                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls         152833                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           621543                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples    197484038                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.003972                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.300765                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     78782233     39.89%     39.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     80118309     40.57%     80.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17332195      8.78%     89.24% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     13648879      6.91%     96.15% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3583275      1.81%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       766756      0.39%     98.35% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       479788      0.24%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       687377      0.35%     98.94% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      2085226      1.06%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    197484038                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts           182385747                       # Number of instructions committed
system.cpu3.commit.committedOps             198268391                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      36258610                       # Number of memory references committed
system.cpu3.commit.loads                     25514306                       # Number of loads committed
system.cpu3.commit.membars                      76210                       # Number of memory barriers committed
system.cpu3.commit.branches                  36477699                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                171213891                       # Number of committed integer instructions.
system.cpu3.commit.function_calls             3983916                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       161226923     81.32%     81.32% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         773848      0.39%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc         9010      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.71% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       25514306     12.87%     94.58% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite      10744304      5.42%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        198268391                       # Class of committed instruction
system.cpu3.commit.bw_lim_events              2085226                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   399181423                       # The number of ROB reads
system.cpu3.rob.rob_writes                  410715522                       # The number of ROB writes
system.cpu3.timesIdled                         600407                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                       11852351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                    56896401                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                  182385747                       # Number of Instructions Simulated
system.cpu3.committedOps                    198268391                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.154228                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.154228                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.866380                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.866380                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads               233764861                       # number of integer regfile reads
system.cpu3.int_regfile_writes              123316163                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                685543659                       # number of cc regfile reads
system.cpu3.cc_regfile_writes               163037179                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               36609491                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                  2264                       # number of misc regfile writes
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements           979770                       # number of replacements
system.cpu3.dcache.tags.tagsinuse           12.488318                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           31826182                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           979784                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            32.482855                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle      56913725500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data    12.488318                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.780520                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.780520                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         34517936                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        34517936                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data     21729059                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       21729059                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     10095647                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      10095647                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data          717                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          717                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::cpu3.data          458                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          458                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::cpu3.data     31824706                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        31824706                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     31824706                       # number of overall hits
system.cpu3.dcache.overall_hits::total       31824706                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data      1065869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1065869                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       645572                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       645572                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data          112                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          112                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data          276                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          276                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data      1711441                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1711441                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data      1711441                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1711441                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data  27756498000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  27756498000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  18108363000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  18108363000                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data      1025000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1025000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data      2304000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      2304000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        78000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        78000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data  45864861000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  45864861000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data  45864861000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  45864861000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     22794928                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     22794928                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     10741219                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     10741219                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data          829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          829                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data          734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          734                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     33536147                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     33536147                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     33536147                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     33536147                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.046759                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.046759                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.060102                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.060102                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.135103                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.135103                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data     0.376022                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.376022                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.051033                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.051033                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.051033                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.051033                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 26041.190803                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 26041.190803                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 28050.105953                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 28050.105953                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  9151.785714                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  9151.785714                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  8347.826087                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8347.826087                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 26798.972912                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26798.972912                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 26798.972912                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 26798.972912                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1623                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              115                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    14.113043                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks       337587                       # number of writebacks
system.cpu3.dcache.writebacks::total           337587                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data       297850                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       297850                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data       433452                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       433452                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::cpu3.data           18                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data       731302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       731302                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data       731302                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       731302                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data       768019                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       768019                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       212120                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       212120                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           94                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data          275                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          275                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data       980139                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       980139                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data       980139                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       980139                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data  16694587500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16694587500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data   5614663500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   5614663500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data       613000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       613000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data      1765500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1765500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        63500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        63500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data  22309251000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  22309251000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data  22309251000                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  22309251000                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.033693                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.033693                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.019748                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.019748                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.113390                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.113390                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data     0.374659                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.374659                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.029226                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.029226                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.029226                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029226                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 21737.206371                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21737.206371                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 26469.279182                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 26469.279182                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  6521.276596                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6521.276596                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         6420                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         6420                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 22761.313446                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22761.313446                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 22761.313446                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22761.313446                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          5246413                       # number of replacements
system.cpu3.icache.tags.tagsinuse           12.595690                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           29420441                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          5246429                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.607708                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle      56898891000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    12.595690                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.787231                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.787231                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         40016173                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        40016173                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     29420441                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       29420441                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     29420441                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        29420441                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     29420441                       # number of overall hits
system.cpu3.icache.overall_hits::total       29420441                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst      5349303                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5349303                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst      5349303                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5349303                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst      5349303                       # number of overall misses
system.cpu3.icache.overall_misses::total      5349303                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst 104011013000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total 104011013000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst 104011013000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total 104011013000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst 104011013000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total 104011013000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     34769744                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     34769744                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     34769744                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     34769744                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     34769744                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     34769744                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.153849                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.153849                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.153849                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.153849                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.153849                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.153849                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 19443.843992                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 19443.843992                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 19443.843992                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 19443.843992                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 19443.843992                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 19443.843992                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          152                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs     4.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      5246413                       # number of writebacks
system.cpu3.icache.writebacks::total          5246413                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst       102874                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       102874                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst       102874                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       102874                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst       102874                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       102874                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst      5246429                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      5246429                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst      5246429                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      5246429                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst      5246429                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      5246429                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst  91449885000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  91449885000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst  91449885000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  91449885000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst  91449885000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  91449885000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.150891                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.150891                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.150891                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.150891                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.150891                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.150891                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 17430.882034                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 17430.882034                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 17430.882034                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 17430.882034                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 17430.882034                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 17430.882034                       # average overall mshr miss latency
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   3432129                       # number of replacements
system.l2.tags.tagsinuse                   255.782396                       # Cycle average of tags in use
system.l2.tags.total_refs                    36540050                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3432385                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.645673                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               48802829000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       23.769289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        67.212249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        30.813061                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        35.812758                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        13.090936                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        39.088624                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        15.555662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        20.345991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        10.093827                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.092849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.262548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.120364                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.139894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.051136                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.152690                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.060764                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.079477                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.039429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999150                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          111                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  43712609                       # Number of tag accesses
system.l2.tags.data_accesses                 43712609                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1528501                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1528501                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      8944684                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8944684                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu0.data               32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu1.data               16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu3.data                7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu0.data              5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu1.data             10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu3.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 18                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data            301492                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data            138088                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data            150123                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu3.data            156815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                746518                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu0.inst        6080629                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu1.inst        5283802                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu2.inst        5564345                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu3.inst        4926766                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           21855542                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu0.data        664077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu1.data        564053                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu2.data        635734                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu3.data        643621                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2507485                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu0.inst              6080629                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               965569                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst              5283802                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               702141                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst              5564345                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               785857                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst              4926766                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data               800436                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25109545                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst             6080629                       # number of overall hits
system.l2.overall_hits::cpu0.data              965569                       # number of overall hits
system.l2.overall_hits::cpu1.inst             5283802                       # number of overall hits
system.l2.overall_hits::cpu1.data              702141                       # number of overall hits
system.l2.overall_hits::cpu2.inst             5564345                       # number of overall hits
system.l2.overall_hits::cpu2.data              785857                       # number of overall hits
system.l2.overall_hits::cpu3.inst             4926766                       # number of overall hits
system.l2.overall_hits::cpu3.data              800436                       # number of overall hits
system.l2.overall_hits::total                25109545                       # number of overall hits
system.l2.UpgradeReq_misses::cpu0.data              7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu1.data              8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu3.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 25                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               29                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data           55865                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data           25438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data           50192                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data           55804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              187299                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu0.inst       863659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu1.inst       351999                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu2.inst       357880                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu3.inst       319663                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1893201                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu0.data       211527                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu1.data        87886                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu2.data       125189                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu3.data       123548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          548150                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu0.inst             863659                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data             267392                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst             351999                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data             113324                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst             357880                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data             175381                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst             319663                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data             179352                       # number of demand (read+write) misses
system.l2.demand_misses::total                2628650                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst            863659                       # number of overall misses
system.l2.overall_misses::cpu0.data            267392                       # number of overall misses
system.l2.overall_misses::cpu1.inst            351999                       # number of overall misses
system.l2.overall_misses::cpu1.data            113324                       # number of overall misses
system.l2.overall_misses::cpu2.inst            357880                       # number of overall misses
system.l2.overall_misses::cpu2.data            175381                       # number of overall misses
system.l2.overall_misses::cpu3.inst            319663                       # number of overall misses
system.l2.overall_misses::cpu3.data            179352                       # number of overall misses
system.l2.overall_misses::total               2628650                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu0.data       151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data       184000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu2.data        92000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu3.data        31500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       459000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu3.data        31000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        31000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data   3417929000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data   1558986500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data   3071747500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data   3414748000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11463411000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu0.inst  52479904000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu1.inst  21213169500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu2.inst  21512522500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu3.inst  19189274000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 114394870000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu0.data  12979138000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu1.data   5397162000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu2.data   7648451500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu3.data   7545963000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  33570714500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu0.inst  52479904000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data  16397067000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst  21213169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data   6956148500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst  21512522500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data  10720199000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst  19189274000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data  10960711000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     159428995500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst  52479904000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data  16397067000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst  21213169500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data   6956148500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst  21512522500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data  10720199000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst  19189274000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data  10960711000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    159428995500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1528501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1528501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      8944684                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8944684                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data           24                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              108                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             47                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data        357357                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data        163526                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data        200315                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data        212619                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            933817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu0.inst      6944288                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu1.inst      5635801                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu2.inst      5922225                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu3.inst      5246429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23748743                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu0.data       875604                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu1.data       651939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu2.data       760923                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu3.data       767169                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3055635                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst          6944288                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data          1232961                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst          5635801                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           815465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst          5922225                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           961238                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst          5246429                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data           979788                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27738195                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst         6944288                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data         1232961                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst         5635801                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          815465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst         5922225                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          961238                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst         5246429                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data          979788                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27738195                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.179487                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.151515                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu3.data     0.416667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.231481                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data     0.615385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data     0.230769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.617021                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.156328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.155559                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.250565                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data     0.262460                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.200574                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu0.inst     0.124370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu1.inst     0.062458                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu2.inst     0.060430                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu3.inst     0.060930                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.079718                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu0.data     0.241578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu1.data     0.134807                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu2.data     0.164523                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu3.data     0.161044                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.179390                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.124370                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.216870                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.062458                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.138969                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.060430                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.182453                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.060930                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.183052                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094766                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.124370                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.216870                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.062458                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.138969                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.060430                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.182453                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.060930                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.183052                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094766                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 21642.857143                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data        23000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu2.data        18400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu3.data         6300                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        18360                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu3.data  2384.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1068.965517                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 61181.938602                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 61285.733941                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 61199.942222                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 61191.814207                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 61203.802476                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu0.inst 60764.611959                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu1.inst 60264.857287                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu2.inst 60110.993909                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu3.inst 60029.700028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 60424.049005                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu0.data 61359.249647                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu1.data 61410.941447                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu2.data 61095.236003                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu3.data 61077.176482                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 61243.664143                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 60764.611959                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 61322.204853                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 60264.857287                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 61382.835939                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 60110.993909                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 61125.201704                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 60029.700028                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 61112.845131                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60650.522321                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 60764.611959                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 61322.204853                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 60264.857287                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 61382.835939                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 60110.993909                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 61125.201704                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 60029.700028                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 61112.845131                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60650.522321                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               297496                       # number of writebacks
system.l2.writebacks::total                    297496                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu0.inst        22687                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu1.inst        23572                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu2.inst        30678                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu3.inst        29107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total        106044                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu0.data         1108                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu1.data         1308                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu2.data         3377                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu3.data         3393                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         9186                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst           22687                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data            1108                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst           23572                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data            1308                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst           30678                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data            3377                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst           29107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data            3393                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              115230                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst          22687                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data           1108                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst          23572                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data           1308                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst          30678                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data           3377                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst          29107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data           3393                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             115230                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks       192519                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        192519                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            25                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data        55865                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data        25438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data        50192                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data        55804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         187299                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu0.inst       840972                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu1.inst       328427                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu2.inst       327202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu3.inst       290556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1787157                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu0.data       210419                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu1.data        86578                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu2.data       121812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu3.data       120155                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       538964                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst        840972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data        266284                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst        328427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data        112016                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst        327202                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data        172004                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst        290556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data        175959                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2513420                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst       840972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data       266284                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst       328427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data       112016                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst       327202                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data       172004                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst       290556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data       175959                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2513420                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       144500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data       165000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data       103000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu3.data       107500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       520000                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data       171999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data        64500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data       107000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data       277500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       620999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data   2859279000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data   1304606500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data   2569827500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data   2856708000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9590421000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu0.inst  43110327001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu1.inst  16923414001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu2.inst  16853991001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu3.inst  14957701001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  91845433004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu0.data  10818762000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu1.data   4465521001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu2.data   6261695500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu3.data   6175730500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  27721709001                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst  43110327001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data  13678041000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst  16923414001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data   5770127501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst  16853991001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data   8831523000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst  14957701001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data   9032438500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 129157563005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst  43110327001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data  13678041000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst  16923414001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data   5770127501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst  16853991001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data   8831523000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst  14957701001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data   9032438500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 129157563005                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.179487                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.151515                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu3.data     0.416667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.231481                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data     0.615385                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data     0.230769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.617021                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.156328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.155559                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.250565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data     0.262460                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.200574                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.121103                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.058275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.055250                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.055382                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.075253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu0.data     0.240313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu1.data     0.132801                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu2.data     0.160085                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu3.data     0.156621                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.176384                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.121103                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.215971                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.058275                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.137365                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.055250                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.178940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.055382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.179589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.090612                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.121103                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.215971                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.058275                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.137365                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.055250                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.178940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.055382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.179589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.090612                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 20642.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data        20625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data        20600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu3.data        21500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20800                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 21499.875000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data        21500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data        21400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data 21346.153846                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21413.758621                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 51181.938602                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 51285.733941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 51199.942222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 51191.814207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 51203.802476                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 51262.499823                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 51528.692833                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 51509.437598                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 51479.580532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 51391.921921                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 51415.328464                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51578.010592                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51404.586576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 51398.031709                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 51435.177491                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 51262.499823                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 51366.364483                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 51528.692833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 51511.636739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 51509.437598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 51344.869887                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst 51479.580532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data 51332.631465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 51387.178826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 51262.499823                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 51366.364483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 51528.692833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 51511.636739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 51509.437598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 51344.869887                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst 51479.580532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data 51332.631465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 51387.178826                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       4909228                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      2538603                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2326120                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       297496                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1915964                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              157                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            973                       # Transaction distribution
system.membus.trans_dist::ReadExReq            187302                       # Transaction distribution
system.membus.trans_dist::ReadExResp           187298                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2326121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port      7241431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7241431                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port    179898496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               179898496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1079                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2687045                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2687045    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2687045                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7511840865                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12567090000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     55479307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     20284992                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests     22656105                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        1412703                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      1139488                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       273215                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 267411155000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          26806048                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1825997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23748678                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5595551                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             239                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           991                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1230                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           36                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           36                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           933894                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          933894                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23748743                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3057307                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     20832846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3699763                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     16907387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2447287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     17766659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2884343                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     15739271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      2940100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              83217656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    888867712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    112536512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    721381504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     70999424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    758043776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     85301056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    671541888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     84312000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3392983872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3434989                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19153984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31173339                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.863504                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.973117                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14557653     46.70%     46.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8887195     28.51%     75.21% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5192437     16.66%     91.86% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2502377      8.03%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  31824      0.10%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    372      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    427      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1054      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31173339                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        53016841981                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             19.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       10498066091                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1880968756                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        8532889933                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1263917533                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        8971994103                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        1499803900                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       7954322869                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            3.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       1523562321                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
