Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: ALU_Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_Top"
Output Format                      : NGC
Target Device                      : xc7a100t-2L-fgg484

---- Source Options
Top Module Name                    : ALU_Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\gaga\work\test\ALU\D_Reg4.v" into library work
Parsing module <D_Reg4>.
Analyzing Verilog file "C:\gaga\work\test\ALU\D_Reg.v" into library work
Parsing module <D_Reg>.
Analyzing Verilog file "C:\gaga\work\test\ALU\Display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "C:\gaga\work\test\ALU\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "C:\gaga\work\test\ALU\ALU_Top.v" into library work
Parsing module <ALU_Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ALU_Top>.

Elaborating module <D_Reg>.

Elaborating module <ALU>.

Elaborating module <D_Reg4>.

Elaborating module <Display>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU_Top>.
    Related source file is "C:\gaga\work\test\ALU\ALU_Top.v".
    Found 32-bit 4-to-1 multiplexer for signal <Data> created at line 97.
    Summary:
	inferred   1 Multiplexer(s).
Unit <ALU_Top> synthesized.

Synthesizing Unit <D_Reg>.
    Related source file is "C:\gaga\work\test\ALU\D_Reg.v".
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <D_Reg> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\gaga\work\test\ALU\ALU.v".
    Found 33-bit subtractor for signal <GND_3_o_GND_3_o_sub_11_OUT> created at line 46.
    Found 33-bit adder for signal <n0041> created at line 38.
    Found 32-bit shifter logical left for signal <ALU_A[31]_ALU_B[31]_shift_left_1_OUT> created at line 39
    Found 32-bit shifter logical right for signal <ALU_A[31]_ALU_B[31]_shift_right_7_OUT> created at line 43
    Found 32-bit shifter arithmetic right for signal <ALU_A[31]_ALU_B[31]_shift_right_11_OUT> created at line 47
    Found 32-bit 14-to-1 multiplexer for signal <ALU_F> created at line 37.
    Found 32-bit comparator greater for signal <ALU_B[31]_ALU_A[31]_LessThan_3_o> created at line 40
    Found 32-bit comparator greater for signal <ALU_A[31]_ALU_B[31]_LessThan_5_o> created at line 41
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   6 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <ALU> synthesized.

Synthesizing Unit <D_Reg4>.
    Related source file is "C:\gaga\work\test\ALU\D_Reg4.v".
    Found 4-bit register for signal <Q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <D_Reg4> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\gaga\work\test\ALU\Display.v".
    Found 3-bit register for signal <which>.
    Found 15-bit register for signal <count>.
    Found 15-bit adder for signal <count[14]_GND_7_o_add_0_OUT> created at line 36.
    Found 3-bit adder for signal <which[2]_GND_7_o_add_2_OUT> created at line 42.
    Found 16x8-bit Read Only RAM for signal <seg>
    Found 1-bit 8-to-1 multiplexer for signal <digit<3>> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <digit<2>> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <digit<1>> created at line 57.
    Found 1-bit 8-to-1 multiplexer for signal <digit<0>> created at line 57.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 4
 15-bit adder                                          : 1
 3-bit adder                                           : 1
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Registers                                            : 6
 15-bit register                                       : 1
 3-bit register                                        : 1
 32-bit register                                       : 3
 4-bit register                                        : 1
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Display>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
The following registers are absorbed into counter <which>: 1 register on signal <which>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_seg> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <digit>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <seg>           |          |
    -----------------------------------------------------------------------
Unit <Display> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 33-bit adder                                          : 1
 33-bit subtractor                                     : 1
# Counters                                             : 2
 15-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 100
 Flip-Flops                                            : 100
# Comparators                                          : 2
 32-bit comparator greater                             : 2
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 2
 1-bit 8-to-1 multiplexer                              : 4
 32-bit 14-to-1 multiplexer                            : 1
 32-bit 2-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
# Logic shifters                                       : 3
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
# Xors                                                 : 2
 1-bit xor4                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <D_Reg> ...

Optimizing unit <ALU_Top> ...

Optimizing unit <ALU> ...
INFO:Xst:2261 - The FF/Latch <FR_Latch/Q_2> in Unit <ALU_Top> is equivalent to the following FF/Latch, which will be removed : <F_Latch/Q_31> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_Top, actual ratio is 1.
FlipFlop FR_Latch/Q_2 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 118
 Flip-Flops                                            : 118

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU_Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 746
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 14
#      LUT2                        : 75
#      LUT3                        : 37
#      LUT4                        : 91
#      LUT5                        : 97
#      LUT6                        : 229
#      MUXCY                       : 108
#      MUXF7                       : 11
#      VCC                         : 1
#      XORCY                       : 80
# FlipFlops/Latches                : 118
#      FDC                         : 118
# Clock Buffers                    : 4
#      BUFGP                       : 4
# IO Buffers                       : 51
#      IBUF                        : 35
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 7a100tfgg484-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             114  out of  126800     0%  
 Number of Slice LUTs:                  545  out of  63400     0%  
    Number used as Logic:               545  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    582
   Number with an unused Flip Flop:     468  out of    582    80%  
   Number with an unused LUT:            37  out of    582     6%  
   Number of fully used LUT-FF pairs:    77  out of    582    13%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          55
 Number of bonded IOBs:                  55  out of    285    19%  
    IOB Flip Flops/Latches:               4

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_F                              | BUFGP                  | 36    |
clk_20M                            | BUFGP                  | 15    |
Tube/count_14                      | NONE(Tube/which_0)     | 3     |
clk_B                              | BUFGP                  | 32    |
clk_A                              | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.009ns (Maximum Frequency: 497.723MHz)
   Minimum input arrival time before clock: 5.249ns
   Maximum output required time after clock: 3.380ns
   Maximum combinational path delay: 3.205ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_20M'
  Clock period: 2.009ns (frequency: 497.723MHz)
  Total number of paths / destination ports: 120 / 15
-------------------------------------------------------------------------
Delay:               2.009ns (Levels of Logic = 16)
  Source:            Tube/count_0 (FF)
  Destination:       Tube/count_14 (FF)
  Source Clock:      clk_20M rising
  Destination Clock: clk_20M rising

  Data Path: Tube/count_0 to Tube/count_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.398   0.339  Tube/count_0 (Tube/count_0)
     INV:I->O              1   0.123   0.000  Tube/Mcount_count_lut<0>_INV_0 (Tube/Mcount_count_lut<0>)
     MUXCY:S->O            1   0.392   0.000  Tube/Mcount_count_cy<0> (Tube/Mcount_count_cy<0>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<1> (Tube/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<2> (Tube/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<3> (Tube/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<4> (Tube/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<5> (Tube/Mcount_count_cy<5>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<6> (Tube/Mcount_count_cy<6>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<7> (Tube/Mcount_count_cy<7>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<8> (Tube/Mcount_count_cy<8>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<9> (Tube/Mcount_count_cy<9>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<10> (Tube/Mcount_count_cy<10>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<11> (Tube/Mcount_count_cy<11>)
     MUXCY:CI->O           1   0.025   0.000  Tube/Mcount_count_cy<12> (Tube/Mcount_count_cy<12>)
     MUXCY:CI->O           0   0.025   0.000  Tube/Mcount_count_cy<13> (Tube/Mcount_count_cy<13>)
     XORCY:CI->O           1   0.417   0.000  Tube/Mcount_count_xor<14> (Result<14>)
     FDC:D                     0.015          Tube/count_14
    ----------------------------------------
    Total                      2.009ns (1.670ns logic, 0.339ns route)
                                       (83.1% logic, 16.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Tube/count_14'
  Clock period: 1.275ns (frequency: 784.006MHz)
  Total number of paths / destination ports: 6 / 3
-------------------------------------------------------------------------
Delay:               1.275ns (Levels of Logic = 1)
  Source:            Tube/which_0 (FF)
  Destination:       Tube/which_0 (FF)
  Source Clock:      Tube/count_14 rising
  Destination Clock: Tube/count_14 rising

  Data Path: Tube/which_0 to Tube/which_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.398   0.400  Tube/which_0 (Tube/which_0)
     INV:I->O              1   0.123   0.339  Tube/Mcount_which_xor<0>11_INV_0 (Result<0>1)
     FDC:D                     0.015          Tube/which_0
    ----------------------------------------
    Total                      1.275ns (0.536ns logic, 0.740ns route)
                                       (42.0% logic, 58.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_F'
  Total number of paths / destination ports: 1172 / 72
-------------------------------------------------------------------------
Offset:              5.249ns (Levels of Logic = 9)
  Source:            SW<2> (PAD)
  Destination:       FR_Latch/Q_3 (FF)
  Destination Clock: clk_F rising

  Data Path: SW<2> to FR_Latch/Q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           125   0.001   0.746  SW_2_IBUF (SW_2_IBUF)
     LUT3:I0->O            5   0.105   0.622  the_ALU/ALU_OP<3>24231 (the_ALU/ALU_OP<3>2423)
     LUT5:I2->O           13   0.105   0.425  the_ALU/ALU_OP<3>411 (the_ALU/ALU_OP<3>41)
     LUT6:I5->O            1   0.105   0.357  the_ALU/ALU_OP<3>61 (the_ALU/ALU_OP<3>6)
     LUT6:I5->O            2   0.105   0.654  the_ALU/ALU_OP<3>68 (ALU_F<12>)
     LUT6:I2->O            1   0.105   0.780  the_ALU/ZF5 (the_ALU/ZF4)
     LUT6:I1->O            1   0.105   0.451  the_ALU/ZF6 (the_ALU/ZF5)
     LUT6:I4->O            1   0.105   0.357  the_ALU/ZF8_SW0 (N12)
     LUT6:I5->O            1   0.105   0.000  the_ALU/ZF8 (ZF)
     FDC:D                     0.015          FR_Latch/Q_3
    ----------------------------------------
    Total                      5.249ns (0.856ns logic, 4.393ns route)
                                       (16.3% logic, 83.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_20M'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       Tube/count_0 (FF)
  Destination Clock: clk_20M rising

  Data Path: rst to Tube/count_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           118   0.001   0.485  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.397          Tube/count_0
    ----------------------------------------
    Total                      0.883ns (0.398ns logic, 0.485ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Tube/count_14'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       Tube/which_0 (FF)
  Destination Clock: Tube/count_14 rising

  Data Path: rst to Tube/which_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           118   0.001   0.485  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.397          Tube/which_0
    ----------------------------------------
    Total                      0.883ns (0.398ns logic, 0.485ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_B'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       B_Latch/Q_31 (FF)
  Destination Clock: clk_B rising

  Data Path: rst to B_Latch/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           118   0.001   0.485  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.397          B_Latch/Q_0
    ----------------------------------------
    Total                      0.883ns (0.398ns logic, 0.485ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_A'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.883ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       A_Latch/Q_31 (FF)
  Destination Clock: clk_A rising

  Data Path: rst to A_Latch/Q_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           118   0.001   0.485  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.397          A_Latch/Q_0
    ----------------------------------------
    Total                      0.883ns (0.398ns logic, 0.485ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_F'
  Total number of paths / destination ports: 228 / 11
-------------------------------------------------------------------------
Offset:              3.144ns (Levels of Logic = 5)
  Source:            F_Latch/Q_5 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      clk_F rising

  Data Path: F_Latch/Q_5 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.398   0.451  F_Latch/Q_5 (F_Latch/Q_5)
     LUT5:I3->O            1   0.105   0.649  Mmux_Data281 (Data<5>)
     LUT6:I2->O            1   0.105   0.000  Tube/Mmux_digit<1>_3 (Tube/Mmux_digit<1>_3)
     MUXF7:I1->O           7   0.308   0.683  Tube/Mmux_digit<1>_2_f7 (Tube/digit<1>)
     LUT4:I0->O            1   0.105   0.339  Tube/Mram_seg111 (seg_1_OBUF)
     OBUF:I->O                 0.000          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      3.144ns (1.021ns logic, 2.123ns route)
                                       (32.5% logic, 67.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Tube/count_14'
  Total number of paths / destination ports: 143 / 10
-------------------------------------------------------------------------
Offset:              2.788ns (Levels of Logic = 4)
  Source:            Tube/which_1 (FF)
  Destination:       seg<7> (PAD)
  Source Clock:      Tube/count_14 rising

  Data Path: Tube/which_1 to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.398   0.849  Tube/which_1 (Tube/which_1)
     LUT6:I0->O            1   0.105   0.000  Tube/Mmux_digit<0>_3 (Tube/Mmux_digit<0>_3)
     MUXF7:I1->O           7   0.308   0.683  Tube/Mmux_digit<0>_2_f7 (Tube/digit<0>)
     LUT4:I0->O            1   0.105   0.339  Tube/Mram_seg31 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      2.788ns (0.916ns logic, 1.872ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_A'
  Total number of paths / destination ports: 224 / 7
-------------------------------------------------------------------------
Offset:              3.380ns (Levels of Logic = 5)
  Source:            A_Latch/Q_20 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      clk_A rising

  Data Path: A_Latch/Q_20 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.398   0.689  A_Latch/Q_20 (A_Latch/Q_20)
     LUT5:I2->O            1   0.105   0.649  Mmux_Data131 (Data<20>)
     LUT6:I2->O            1   0.105   0.000  Tube/Mmux_digit<0>_4 (Tube/Mmux_digit<0>_4)
     MUXF7:I0->O           7   0.306   0.683  Tube/Mmux_digit<0>_2_f7 (Tube/digit<0>)
     LUT4:I0->O            1   0.105   0.339  Tube/Mram_seg31 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      3.380ns (1.019ns logic, 2.361ns route)
                                       (30.2% logic, 69.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_B'
  Total number of paths / destination ports: 224 / 7
-------------------------------------------------------------------------
Offset:              3.187ns (Levels of Logic = 5)
  Source:            B_Latch/Q_4 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      clk_B rising

  Data Path: B_Latch/Q_4 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             71   0.398   0.494  B_Latch/Q_4 (B_Latch/Q_4)
     LUT5:I4->O            1   0.105   0.649  Mmux_Data271 (Data<4>)
     LUT6:I2->O            1   0.105   0.000  Tube/Mmux_digit<0>_3 (Tube/Mmux_digit<0>_3)
     MUXF7:I1->O           7   0.308   0.683  Tube/Mmux_digit<0>_2_f7 (Tube/digit<0>)
     LUT4:I0->O            1   0.105   0.339  Tube/Mram_seg31 (seg_3_OBUF)
     OBUF:I->O                 0.000          seg_3_OBUF (seg<3>)
    ----------------------------------------
    Total                      3.187ns (1.021ns logic, 2.166ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 448 / 7
-------------------------------------------------------------------------
Delay:               3.205ns (Levels of Logic = 6)
  Source:            Out_Sel<1> (PAD)
  Destination:       seg<7> (PAD)

  Data Path: Out_Sel<1> to seg<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            32   0.001   0.910  Out_Sel_1_IBUF (Out_Sel_1_IBUF)
     LUT5:I0->O            1   0.105   0.649  Mmux_Data291 (Data<6>)
     LUT6:I2->O            1   0.105   0.000  Tube/Mmux_digit<2>_3 (Tube/Mmux_digit<2>_3)
     MUXF7:I1->O           7   0.308   0.683  Tube/Mmux_digit<2>_2_f7 (Tube/digit<2>)
     LUT4:I0->O            1   0.105   0.339  Tube/Mram_seg61 (seg_6_OBUF)
     OBUF:I->O                 0.000          seg_6_OBUF (seg<6>)
    ----------------------------------------
    Total                      3.205ns (0.624ns logic, 2.581ns route)
                                       (19.5% logic, 80.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Tube/count_14
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Tube/count_14  |    1.275|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_20M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20M        |    2.009|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_F
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_A          |    7.398|         |         |         |
clk_B          |    8.325|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.01 secs
 
--> 

Total memory usage is 4620244 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

