{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670020231933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670020231934 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 02 14:30:31 2022 " "Processing started: Fri Dec 02 14:30:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670020231934 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1670020231934 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1670020231934 ""}
{ "Info" "IQCU_AUTO_DEVICE_REPLACED" "Cyclone V 5CGXFC7C7F23C8 " "Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set." {  } {  } 0 20034 "Auto device selection is not supported for %1!s! device family. The default device, %2!s!, is set." 0 0 "Design Software" 0 -1 1670020232516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1670020232966 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1670020232966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_4x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_4x1 " "Found entity 1: mux64_4x1" {  } { { "mux64_4x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_4x1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252157 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64_4x1_testbench " "Found entity 2: mux64_4x1_testbench" {  } { { "mux64_4x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_4x1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_mem_wb " "Found entity 1: reg_mem_wb" {  } { { "reg_mem_wb.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_if_id " "Found entity 1: reg_if_id" {  } { { "reg_if_id.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_id_ex " "Found entity 1: reg_id_ex" {  } { { "reg_id_ex.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_ex_mem " "Found entity 1: reg_ex_mem" {  } { { "reg_ex_mem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_cpu.sv 2 2 " "Found 2 design units, including 2 entities, in source file pipelined_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_cpu " "Found entity 1: pipelined_cpu" {  } { { "pipelined_cpu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252191 ""} { "Info" "ISGN_ENTITY_NAME" "2 pipelined_cpu_testbench " "Found entity 2: pipelined_cpu_testbench" {  } { { "pipelined_cpu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nn_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file nn_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nn_dff " "Found entity 1: nn_dff" {  } { { "nn_dff.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/nn_dff.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_dff.sv 1 1 " "Found 1 design units, including 1 entities, in source file n_dff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 n_dff " "Found entity 1: n_dff" {  } { { "n_dff.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/n_dff.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 2 2 " "Found 2 design units, including 2 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "forwarding_unit.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/forwarding_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252207 ""} { "Info" "ISGN_ENTITY_NAME" "2 forwarding_unit_testbench " "Found entity 2: forwarding_unit_testbench" {  } { { "forwarding_unit.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/forwarding_unit.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_neg.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff_neg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_neg " "Found entity 1: d_ff_neg" {  } { { "d_ff_neg.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_neg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_signals.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_signals.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_signals " "Found entity 1: alu_signals" {  } { { "alu_signals.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu_signals.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_flags.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_flags.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_flags " "Found entity 1: alu_flags" {  } { { "alu_flags.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu_flags.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252225 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "single_cycle_cpu.sv " "Can't analyze file -- file single_cycle_cpu.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1670020252240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extender.sv 2 2 " "Found 2 design units, including 2 entities, in source file sign_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extender " "Found entity 1: sign_extender" {  } { { "sign_extender.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/sign_extender.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252244 ""} { "Info" "ISGN_ENTITY_NAME" "2 sign_extender_testbench " "Found entity 2: sign_extender_testbench" {  } { { "sign_extender.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/sign_extender.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/register.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252251 ""} { "Info" "ISGN_ENTITY_NAME" "2 regstim " "Found entity 2: regstim" {  } { { "regfile.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/regfile.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 2 2 " "Found 2 design units, including 2 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/program_counter.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252254 ""} { "Info" "ISGN_ENTITY_NAME" "2 program_counter_testbench " "Found entity 2: program_counter_testbench" {  } { { "program_counter.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/program_counter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64_2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux64_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux64_2x1 " "Found entity 1: mux64_2x1" {  } { { "mux64_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_2x1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252257 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux64_2x1_testbench " "Found entity 2: mux64_2x1_testbench" {  } { { "mux64_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_2x1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5_2x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux5_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5_2x1 " "Found entity 1: mux5_2x1" {  } { { "mux5_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux5_2x1.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_32x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32x1 " "Found entity 1: mux_32x1" {  } { { "mux_32x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_32x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252262 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_32x1_testbench " "Found entity 2: mux_32x1_testbench" {  } { { "mux_32x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_32x1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_16x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_16x1 " "Found entity 1: mux_16x1" {  } { { "mux_16x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_16x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_8x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "mux_8x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_8x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4x1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "mux_4x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_4x1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2x1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "mux_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_2x1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252276 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2x1_testbench " "Found entity 2: mux_2x1_testbench" {  } { { "mux_2x1.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux_2x1.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.sv 2 2 " "Found 2 design units, including 2 entities, in source file multiplexor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/multiplexor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252279 ""} { "Info" "ISGN_ENTITY_NAME" "2 multiplexor_testbench " "Found entity 2: multiplexor_testbench" {  } { { "multiplexor.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/multiplexor.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "math.sv 4 4 " "Found 4 design units, including 4 entities, in source file math.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult " "Found entity 1: mult" {  } { { "math.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252282 ""} { "Info" "ISGN_ENTITY_NAME" "2 shifter " "Found entity 2: shifter" {  } { { "math.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252283 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter_testbench " "Found entity 3: shifter_testbench" {  } { { "math.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252283 ""} { "Info" "ISGN_ENTITY_NAME" "4 mult_testbench " "Found entity 4: mult_testbench" {  } { { "math.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/math.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructmem.sv 2 2 " "Found 2 design units, including 2 entities, in source file instructmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructmem " "Found entity 1: instructmem" {  } { { "instructmem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252287 ""} { "Info" "ISGN_ENTITY_NAME" "2 instructmem_testbench " "Found entity 2: instructmem_testbench" {  } { { "instructmem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instruction_decoder.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252293 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_decoder_testbench " "Found entity 2: instruction_decoder_testbench" {  } { { "instruction_decoder.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instruction_decoder.sv" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabled_decoder_5x32.sv 2 2 " "Found 2 design units, including 2 entities, in source file enabled_decoder_5x32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 enabled_decoder_5x32 " "Found entity 1: enabled_decoder_5x32" {  } { { "enabled_decoder_5x32.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/enabled_decoder_5x32.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252296 ""} { "Info" "ISGN_ENTITY_NAME" "2 enabled_decoder_5x32_testbench " "Found entity 2: enabled_decoder_5x32_testbench" {  } { { "enabled_decoder_5x32.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/enabled_decoder_5x32.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder_3x8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/decoder_3x8.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252300 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder_3x8_testbench " "Found entity 2: decoder_3x8_testbench" {  } { { "decoder_3x8.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/decoder_3x8.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 2 2 " "Found 2 design units, including 2 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "datamem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/datamem.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252305 ""} { "Info" "ISGN_ENTITY_NAME" "2 datamem_testbench " "Found entity 2: datamem_testbench" {  } { { "datamem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/datamem.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_wb " "Found entity 1: data_wb" {  } { { "data_wb.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_wb.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_mem.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252313 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_mem_testbench " "Found entity 2: data_mem_testbench" {  } { { "data_mem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_mem.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_if.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_if " "Found entity 1: data_if" {  } { { "data_if.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252319 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_if_testbench " "Found entity 2: data_if_testbench" {  } { { "data_if.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_id.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_id " "Found entity 1: data_id" {  } { { "data_id.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_id.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252324 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_id_testbench " "Found entity 2: data_id_testbench" {  } { { "data_id.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_id.sv" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ex.sv 2 2 " "Found 2 design units, including 2 entities, in source file data_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_ex " "Found entity 1: data_ex" {  } { { "data_ex.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_ex.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252328 ""} { "Info" "ISGN_ENTITY_NAME" "2 data_ex_testbench " "Found entity 2: data_ex_testbench" {  } { { "data_ex.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_ex.sv" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff_en.sv 2 2 " "Found 2 design units, including 2 entities, in source file d_ff_en.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff_en " "Found entity 1: d_ff_en" {  } { { "d_ff_en.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_en.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252331 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_ff_en_testbench " "Found entity 2: d_ff_en_testbench" {  } { { "d_ff_en.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff_en.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/d_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_cond_decode.sv 2 2 " "Found 2 design units, including 2 entities, in source file b_cond_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 B_cond_decode " "Found entity 1: B_cond_decode" {  } { { "B_cond_decode.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/B_cond_decode.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252341 ""} { "Info" "ISGN_ENTITY_NAME" "2 B_cond_decode_testbench " "Found entity 2: B_cond_decode_testbench" {  } { { "B_cond_decode.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/B_cond_decode.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252346 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_testbench " "Found entity 2: alu_testbench" {  } { { "alu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/alu.sv" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder64.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder64 " "Found entity 1: adder64" {  } { { "adder64.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder64.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252349 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder64_testbench " "Found entity 2: adder64_testbench" {  } { { "adder64.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder64.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_more.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_more.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_more " "Found entity 1: adder_more" {  } { { "adder_more.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder_more.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252356 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_testbench " "Found entity 2: adder_testbench" {  } { { "adder.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670020252356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1670020252356 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Bcond_branch data_id.sv(71) " "Verilog HDL Implicit Net warning at data_id.sv(71): created implicit net for \"Bcond_branch\"" {  } { { "data_id.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_id.sv" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1670020252357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipelined_cpu " "Elaborating entity \"pipelined_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1670020252610 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BR_to_shift_id 0 pipelined_cpu.sv(74) " "Net \"BR_to_shift_id\" at pipelined_cpu.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "pipelined_cpu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1670020252669 "|pipelined_cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BRsignal_id 0 pipelined_cpu.sv(65) " "Net \"BRsignal_id\" at pipelined_cpu.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "pipelined_cpu.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1670020252669 "|pipelined_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_if_id reg_if_id:reg0 " "Elaborating entity \"reg_if_id\" for hierarchy \"reg_if_id:reg0\"" {  } { { "pipelined_cpu.sv" "reg0" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020252783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff0 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff0\"" {  } { { "reg_if_id.sv" "dff0" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020252837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff_neg reg_if_id:reg0\|nn_dff:dff0\|d_ff_neg:dff\[0\].dff_neg " "Elaborating entity \"d_ff_neg\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff0\|d_ff_neg:dff\[0\].dff_neg\"" {  } { { "nn_dff.sv" "dff\[0\].dff_neg" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/nn_dff.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020252874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff2 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff2\"" {  } { { "reg_if_id.sv" "dff2" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff3 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff3\"" {  } { { "reg_if_id.sv" "dff3" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff4 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff4\"" {  } { { "reg_if_id.sv" "dff4" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff16 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff16\"" {  } { { "reg_if_id.sv" "dff16" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff17 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff17\"" {  } { { "reg_if_id.sv" "dff17" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff18 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff18\"" {  } { { "reg_if_id.sv" "dff18" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff21 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff21\"" {  } { { "reg_if_id.sv" "dff21" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff22 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff22\"" {  } { { "reg_if_id.sv" "dff22" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nn_dff reg_if_id:reg0\|nn_dff:dff23 " "Elaborating entity \"nn_dff\" for hierarchy \"reg_if_id:reg0\|nn_dff:dff23\"" {  } { { "reg_if_id.sv" "dff23" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_if_id.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_id_ex reg_id_ex:reg1 " "Elaborating entity \"reg_id_ex\" for hierarchy \"reg_id_ex:reg1\"" {  } { { "pipelined_cpu.sv" "reg1" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_ex_mem reg_ex_mem:reg2 " "Elaborating entity \"reg_ex_mem\" for hierarchy \"reg_ex_mem:reg2\"" {  } { { "pipelined_cpu.sv" "reg2" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_mem_wb reg_mem_wb:reg3 " "Elaborating entity \"reg_mem_wb\" for hierarchy \"reg_mem_wb:reg3\"" {  } { { "pipelined_cpu.sv" "reg3" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_dff reg_mem_wb:reg3\|n_dff:dff1 " "Elaborating entity \"n_dff\" for hierarchy \"reg_mem_wb:reg3\|n_dff:dff1\"" {  } { { "reg_mem_wb.sv" "dff1" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff reg_mem_wb:reg3\|n_dff:dff1\|d_ff:dff\[0\].dff " "Elaborating entity \"d_ff\" for hierarchy \"reg_mem_wb:reg3\|n_dff:dff1\|d_ff:dff\[0\].dff\"" {  } { { "n_dff.sv" "dff\[0\].dff" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/n_dff.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_dff reg_mem_wb:reg3\|n_dff:dff3 " "Elaborating entity \"n_dff\" for hierarchy \"reg_mem_wb:reg3\|n_dff:dff3\"" {  } { { "reg_mem_wb.sv" "dff3" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_dff reg_mem_wb:reg3\|n_dff:dff5 " "Elaborating entity \"n_dff\" for hierarchy \"reg_mem_wb:reg3\|n_dff:dff5\"" {  } { { "reg_mem_wb.sv" "dff5" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/reg_mem_wb.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:forward " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:forward\"" {  } { { "pipelined_cpu.sv" "forward" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_if data_if:if_module " "Elaborating entity \"data_if\" for hierarchy \"data_if:if_module\"" {  } { { "pipelined_cpu.sv" "if_module" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/pipelined_cpu.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter data_if:if_module\|program_counter:pc_module " "Elaborating entity \"program_counter\" for hierarchy \"data_if:if_module\|program_counter:pc_module\"" {  } { { "data_if.sv" "pc_module" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020253977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux64_2x1 data_if:if_module\|mux64_2x1:mux64_1 " "Elaborating entity \"mux64_2x1\" for hierarchy \"data_if:if_module\|mux64_2x1:mux64_1\"" {  } { { "data_if.sv" "mux64_1" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020254055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 data_if:if_module\|mux64_2x1:mux64_1\|mux_2x1:mux64\[0\].mux " "Elaborating entity \"mux_2x1\" for hierarchy \"data_if:if_module\|mux64_2x1:mux64_1\|mux_2x1:mux64\[0\].mux\"" {  } { { "mux64_2x1.sv" "mux64\[0\].mux" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/mux64_2x1.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020254086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder64 data_if:if_module\|adder64:adder64_1 " "Elaborating entity \"adder64\" for hierarchy \"data_if:if_module\|adder64:adder64_1\"" {  } { { "data_if.sv" "adder64_1" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020254202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder data_if:if_module\|adder64:adder64_1\|adder:add0 " "Elaborating entity \"adder\" for hierarchy \"data_if:if_module\|adder64:adder64_1\|adder:add0\"" {  } { { "adder64.sv" "add0" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/adder64.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020254234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructmem data_if:if_module\|instructmem:im_module " "Elaborating entity \"instructmem\" for hierarchy \"data_if:if_module\|instructmem:im_module\"" {  } { { "data_if.sv" "im_module" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1670020254358 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "instructmem.sv(27) " "Verilog HDL warning at instructmem.sv(27): ignoring unsupported system task" {  } { { "instructmem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv" 27 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1670020254363 "|pipelined_cpu|data_if:if_module|instructmem:im_module"}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "_ test05_Blt.arm(50) " "Verilog HDL syntax error at test05_Blt.arm(50) near text: _. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../benchmarks/test05_Blt.arm" "" { Text "C:/School/EE469/fpga-arm-processor/benchmarks/test05_Blt.arm" 50 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1670020254365 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Running benchmark:  instructmem.sv(46) " "Verilog HDL Display System Task info at instructmem.sv(46): Running benchmark: " {  } { { "instructmem.sv" "" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/instructmem.sv" 46 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1670020254365 "|pipelined_cpu|data_if:if_module|instructmem:im_module"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "data_if:if_module\|instructmem:im_module " "Can't elaborate user hierarchy \"data_if:if_module\|instructmem:im_module\"" {  } { { "data_if.sv" "im_module" { Text "C:/School/EE469/fpga-arm-processor/pipelined_cpu/data_if.sv" 76 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1670020254368 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670020254494 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec 02 14:30:54 2022 " "Processing ended: Fri Dec 02 14:30:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670020254494 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670020254494 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670020254494 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1670020254494 ""}
