module module_0 (
    output logic id_1,
    inout [id_1 : id_1] id_2,
    input logic id_3,
    input id_4,
    input id_5
);
  logic id_6;
  logic id_7;
  id_8 id_9 (
      .id_7(id_5),
      .id_7(id_1),
      .id_6(id_4),
      .id_7(id_3[id_6[id_5]])
  );
endmodule
