

================================================================
== Vivado HLS Report for 'operator_s'
================================================================
* Date:           Mon Aug 07 09:05:27 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        sty_awgn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.95|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- noise_gen_loop          |   48|   48|        12|          -|          -|     4|    no    |
        | + normalizer_stage_loop  |    8|    8|         2|          -|          -|     4|    no    |
        +--------------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	5  / (exitcond)
4 --> 
	3  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
* FSM state operations: 

 <State 1>: 1.31ns
ST_1: bramChapter_3_V_1 (6)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %bramChapter_3_V_1 = alloca i9

ST_1: bramChapter_3_V_2 (7)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %bramChapter_3_V_2 = alloca i9

ST_1: bramChapter_3_V_4 (8)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %bramChapter_3_V_4 = alloca i9

ST_1: bramChapter_3_V (9)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %bramChapter_3_V = alloca i9

ST_1: snr_V_read_1 (10)  [1/1] 0.00ns
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %snr_V_read_1 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %snr_V_read)

ST_1: norm_V (11)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:155
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %norm_V = alloca [20 x i15], align 2

ST_1: p_Val2_s (12)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %p_Val2_s = load i128* @uut_lfsr128_V, align 8

ST_1: StgValue_17 (13)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  br label %.preheader


 <State 2>: 5.50ns
ST_2: noiseGen_V_3 (15)  [1/1] 0.00ns
.preheader:0  %noiseGen_V_3 = phi i29 [ undef, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %noiseGen_3_V, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: noiseGen_V_2 (16)  [1/1] 0.00ns
.preheader:1  %noiseGen_V_2 = phi i29 [ undef, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %noiseGen_3_V_1, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: noiseGen_3_V_2 (17)  [1/1] 0.00ns
.preheader:2  %noiseGen_3_V_2 = phi i29 [ undef, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %noiseGen_3_V_3, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: noiseGen_3_V_4 (18)  [1/1] 0.00ns
.preheader:3  %noiseGen_3_V_4 = phi i29 [ undef, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %noiseGen_3_V_6, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: i (19)  [1/1] 0.00ns
.preheader:4  %i = phi i3 [ 0, %_ZlsILi16ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %i_1, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ]

ST_2: i_cast_cast (20)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:5  %i_cast_cast = zext i3 %i to i6

ST_2: tmp_3 (21)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:6  %tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

ST_2: p_shl_cast (22)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
.preheader:7  %p_shl_cast = zext i5 %tmp_3 to i6

ST_2: tmp_8 (23)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
.preheader:8  %tmp_8 = add i6 %i_cast_cast, %p_shl_cast

ST_2: tmp_8_cast (24)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
.preheader:9  %tmp_8_cast = zext i6 %tmp_8 to i32

ST_2: norm_V_addr (25)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
.preheader:10  %norm_V_addr = getelementptr [20 x i15]* %norm_V, i32 0, i32 %tmp_8_cast

ST_2: exitcond1 (26)  [1/1] 1.22ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:11  %exitcond1 = icmp eq i3 %i, -4

ST_2: empty (27)  [1/1] 0.00ns
.preheader:12  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_2: i_1 (28)  [1/1] 0.70ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:13  %i_1 = add i3 %i, 1

ST_2: StgValue_32 (29)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
.preheader:14  br i1 %exitcond1, label %_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv, label %_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv

ST_2: bramChapter_3_V_1_l (31)  [1/1] 0.00ns
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %bramChapter_3_V_1_l = load i9* %bramChapter_3_V_1

ST_2: bramChapter_3_V_2_l (32)  [1/1] 0.00ns
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %bramChapter_3_V_2_l = load i9* %bramChapter_3_V_2

ST_2: bramChapter_3_V_4_l (33)  [1/1] 0.00ns
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %bramChapter_3_V_4_l = load i9* %bramChapter_3_V_4

ST_2: bramChapter_3_V_loa (34)  [1/1] 0.00ns
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %bramChapter_3_V_loa = load i9* %bramChapter_3_V

ST_2: StgValue_37 (35)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str269) nounwind

ST_2: tmp_1 (36)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str269)

ST_2: tmp_21 (37)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %tmp_21 = trunc i3 %i to i2

ST_2: op2_assign (38)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %op2_assign = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %tmp_21, i5 0)

ST_2: tmp_7 (39)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %tmp_7 = zext i7 %op2_assign to i128

ST_2: r_V_9 (40)  [1/1] 3.11ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %r_V_9 = lshr i128 %p_Val2_s, %tmp_7

ST_2: tmp_22 (41)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %r_V_9, i32 31)

ST_2: phitmp1 (42)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %phitmp1 = call i15 @_ssdm_op_PartSelect.i15.i128.i32.i32(i128 %r_V_9, i32 15, i32 29)

ST_2: StgValue_45 (43)  [1/1] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  store i15 %phitmp1, i15* %norm_V_addr, align 2

ST_2: sel_tmp (44)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %sel_tmp = icmp eq i2 %tmp_21, -2

ST_2: sel_tmp1 (45)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %sel_tmp1 = icmp eq i2 %tmp_21, 1

ST_2: sel_tmp2 (46)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %sel_tmp2 = icmp eq i2 %tmp_21, 0

ST_2: or_cond (47)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %or_cond = or i1 %sel_tmp2, %sel_tmp1

ST_2: newSel (48)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node newSel1)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %newSel = select i1 %sel_tmp, i9 %bramChapter_3_V_loa, i9 0

ST_2: newSel1 (49)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %newSel1 = select i1 %or_cond, i9 %bramChapter_3_V_loa, i9 %newSel

ST_2: newSel2 (50)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node newSel3)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %newSel2 = select i1 %sel_tmp, i9 0, i9 %bramChapter_3_V_4_l

ST_2: newSel3 (51)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  %newSel3 = select i1 %or_cond, i9 %bramChapter_3_V_4_l, i9 %newSel2

ST_2: sel_tmp3 (52)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node bramChapter_1_V_1)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %sel_tmp3 = select i1 %sel_tmp1, i9 0, i9 %bramChapter_3_V_2_l

ST_2: bramChapter_1_V_1 (53)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  %bramChapter_1_V_1 = select i1 %sel_tmp2, i9 %bramChapter_3_V_2_l, i9 %sel_tmp3

ST_2: bramChapter_0_V_1 (54)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %bramChapter_0_V_1 = select i1 %sel_tmp2, i9 0, i9 %bramChapter_3_V_1_l

ST_2: StgValue_57 (55)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  store i9 %newSel1, i9* %bramChapter_3_V

ST_2: StgValue_58 (56)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  store i9 %newSel3, i9* %bramChapter_3_V_4

ST_2: StgValue_59 (57)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  store i9 %bramChapter_1_V_1, i9* %bramChapter_3_V_2

ST_2: StgValue_60 (58)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  store i9 %bramChapter_0_V_1, i9* %bramChapter_3_V_1

ST_2: StgValue_61 (59)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  br label %0

ST_2: lfsr1_V (179)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:369->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:0  %lfsr1_V = call i64 @_ssdm_op_PartSelect.i64.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 127)

ST_2: lfsr2_V (180)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:370->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:1  %lfsr2_V = trunc i128 %p_Val2_s to i64

ST_2: tmp_9 (181)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:2  %tmp_9 = call i30 @_ssdm_op_PartSelect.i30.i128.i32.i32(i128 %p_Val2_s, i32 64, i32 93)

ST_2: r_V_19 (182)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:313->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:3  %r_V_19 = call i64 @_ssdm_op_BitConcatenate.i64.i30.i34(i30 %tmp_9, i34 0)

ST_2: r_V_20 (183)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:313->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:4  %r_V_20 = xor i64 %r_V_19, %lfsr1_V

ST_2: r_V_s (184)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:5  %r_V_s = call i29 @_ssdm_op_PartSelect.i29.i64.i32.i32(i64 %r_V_20, i32 35, i32 63)

ST_2: r_V_21 (185)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:6  %r_V_21 = zext i29 %r_V_s to i64

ST_2: r_V_22 (186)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:7  %r_V_22 = xor i64 %r_V_21, %r_V_20

ST_2: r_V_23 (187)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:315->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224 (grouped into LUT with out node r_V_24)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:8  %r_V_23 = shl i64 %r_V_22, 1

ST_2: r_V_24 (188)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:315->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:372->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224 (out node of the LUT)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:9  %r_V_24 = xor i64 %r_V_23, %r_V_22

ST_2: tmp_18 (189)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:10  %tmp_18 = trunc i128 %p_Val2_s to i6

ST_2: r_V_25 (190)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:313->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:11  %r_V_25 = call i64 @_ssdm_op_BitConcatenate.i64.i6.i58(i6 %tmp_18, i58 0)

ST_2: r_V_26 (191)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:313->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:12  %r_V_26 = xor i64 %r_V_25, %lfsr2_V

ST_2: r_V_6 (192)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:13  %r_V_6 = call i51 @_ssdm_op_PartSelect.i51.i64.i32.i32(i64 %r_V_26, i32 13, i32 63)

ST_2: r_V_27 (193)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:14  %r_V_27 = zext i51 %r_V_6 to i64

ST_2: r_V_28 (194)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:314->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:15  %r_V_28 = xor i64 %r_V_27, %r_V_26

ST_2: r_V_29 (195)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:315->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224 (grouped into LUT with out node r_V_30)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:16  %r_V_29 = shl i64 %r_V_28, 7

ST_2: r_V_30 (196)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:315->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:373->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224 (out node of the LUT)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:17  %r_V_30 = xor i64 %r_V_29, %r_V_28

ST_2: p_Result_s (197)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:374->D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:18  %p_Result_s = call i128 @_ssdm_op_BitConcatenate.i128.i64.i64(i64 %r_V_24, i64 %r_V_30)

ST_2: StgValue_81 (198)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:224
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:19  store i128 %p_Result_s, i128* @uut_lfsr128_V, align 8

ST_2: tmp_s (208)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:234
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:29  %tmp_s = zext i8 %snr_V_read_1 to i32

ST_2: scaleLookup_addr (209)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:234
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:30  %scaleLookup_addr = getelementptr [256 x i17]* @scaleLookup, i32 0, i32 %tmp_s

ST_2: scale_V (210)  [2/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:234
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:31  %scale_V = load i17* %scaleLookup_addr, align 4


 <State 3>: 5.20ns
ST_3: normStage (61)  [1/1] 0.00ns
:0  %normStage = phi i3 [ 0, %_ZlsILi33ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv ], [ %normStage_1, %.backedge ]

ST_3: normStage_cast1_cast (62)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
:1  %normStage_cast1_cast = zext i3 %normStage to i6

ST_3: tmp_4 (63)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
:2  %tmp_4 = add i6 %tmp_8, %normStage_cast1_cast

ST_3: tmp_26_cast (64)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
:3  %tmp_26_cast = zext i6 %tmp_4 to i32

ST_3: norm_V_addr_1 (65)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
:4  %norm_V_addr_1 = getelementptr [20 x i15]* %norm_V, i32 0, i32 %tmp_26_cast

ST_3: normStage_cast (66)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
:5  %normStage_cast = zext i3 %normStage to i4

ST_3: exitcond (67)  [1/1] 1.22ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
:6  %exitcond = icmp eq i3 %normStage, -4

ST_3: empty_12 (68)  [1/1] 0.00ns
:7  %empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

ST_3: normStage_1 (69)  [1/1] 0.70ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
:8  %normStage_1 = add i3 %normStage, 1

ST_3: StgValue_94 (70)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
:9  br i1 %exitcond, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv, label %_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_3: norm_V_load (78)  [2/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %norm_V_load = load i15* %norm_V_addr_1, align 2

ST_3: bramChapter_3_V_1_l_2 (122)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %bramChapter_3_V_1_l_2 = load i9* %bramChapter_3_V_1

ST_3: bramChapter_3_V_2_l_2 (123)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %bramChapter_3_V_2_l_2 = load i9* %bramChapter_3_V_2

ST_3: bramChapter_3_V_4_l_2 (124)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %bramChapter_3_V_4_l_2 = load i9* %bramChapter_3_V_4

ST_3: bramChapter_3_V_loa_2 (125)  [1/1] 0.00ns
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %bramChapter_3_V_loa_2 = load i9* %bramChapter_3_V

ST_3: phitmp2 (126)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:208
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %phitmp2 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %r_V_9, i32 10, i32 14)

ST_3: tmp_10 (127)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %tmp_10 = call i9 @_ssdm_op_Mux.ap_auto.4i9.i2(i9 %bramChapter_3_V_1_l_2, i9 %bramChapter_3_V_2_l_2, i9 %bramChapter_3_V_4_l_2, i9 %bramChapter_3_V_loa_2, i2 %tmp_21)

ST_3: tmp_11 (128)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:209
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %tmp_11 = zext i5 %phitmp2 to i9

ST_3: tmp_12 (129)  [1/1] 1.50ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:209
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %tmp_12 = add i9 %tmp_10, %tmp_11

ST_3: tmp_23 (130)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:210
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %tmp_23 = trunc i128 %r_V_9 to i10

ST_3: tmp_13 (131)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %tmp_13 = zext i9 %tmp_12 to i32

ST_3: coarseContents_addr (132)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %coarseContents_addr = getelementptr [512 x i17]* @coarseContents, i32 0, i32 %tmp_13

ST_3: coarseContents_load (133)  [2/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %coarseContents_load = load i17* %coarseContents_addr, align 4

ST_3: gradientContents_add (134)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:212
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %gradientContents_add = getelementptr [512 x i13]* @gradientContents, i32 0, i32 %tmp_13

ST_3: gradientContents_loa (135)  [2/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:212
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %gradientContents_loa = load i13* %gradientContents_add, align 2


 <State 4>: 7.11ns
ST_4: StgValue_110 (72)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:198
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str270) nounwind

ST_4: op2_assign_2 (73)  [1/1] 0.70ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %op2_assign_2 = sub i3 3, %normStage

ST_4: op2_assign_2_cast (74)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %op2_assign_2_cast = zext i3 %op2_assign_2 to i4

ST_4: r_V_14 (75)  [1/1] 0.97ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %r_V_14 = shl i4 1, %op2_assign_2_cast

ST_4: op2_assign_1 (76)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (grouped into LUT with out node phitmp4)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %op2_assign_1 = xor i4 %r_V_14, -1

ST_4: op2_assign_1_cast (77)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (grouped into LUT with out node phitmp4)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %op2_assign_1_cast = zext i4 %op2_assign_1 to i15

ST_4: norm_V_load (78)  [1/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %norm_V_load = load i15* %norm_V_addr_1, align 2

ST_4: tmp_15 (79)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (grouped into LUT with out node phitmp4)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_15 = lshr i15 %norm_V_load, %op2_assign_1_cast

ST_4: tmp_24 (80)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (grouped into LUT with out node phitmp4)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %tmp_24 = trunc i15 %tmp_15 to i9

ST_4: phitmp4 (81)  [1/1] 2.33ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199 (out node of the LUT)
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %phitmp4 = icmp eq i9 %tmp_24, 0

ST_4: StgValue_120 (82)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199
_ZrsILi15ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  br i1 %phitmp4, label %_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit, label %_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv

ST_4: bramChapter_3_V_1_l_1 (84)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:0  %bramChapter_3_V_1_l_1 = load i9* %bramChapter_3_V_1

ST_4: bramChapter_3_V_2_l_1 (85)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:1  %bramChapter_3_V_2_l_1 = load i9* %bramChapter_3_V_2

ST_4: bramChapter_3_V_4_l_1 (86)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:2  %bramChapter_3_V_4_l_1 = load i9* %bramChapter_3_V_4

ST_4: bramChapter_3_V_loa_1 (87)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:3  %bramChapter_3_V_loa_1 = load i9* %bramChapter_3_V

ST_4: op2_assign_3 (88)  [1/1] 0.70ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:4  %op2_assign_3 = sub i4 -8, %normStage_cast

ST_4: op2_assign_3_cast (89)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202 (grouped into LUT with out node bramChapter_3_V_10)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:5  %op2_assign_3_cast = zext i4 %op2_assign_3 to i9

ST_4: r_V_16 (90)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202 (grouped into LUT with out node bramChapter_3_V_10)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:6  %r_V_16 = shl i9 1, %op2_assign_3_cast

ST_4: tmp_17 (91)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:7  %tmp_17 = call i9 @_ssdm_op_Mux.ap_auto.4i9.i2(i9 %bramChapter_3_V_1_l_1, i9 %bramChapter_3_V_2_l_1, i9 %bramChapter_3_V_4_l_1, i9 %bramChapter_3_V_loa_1, i2 %tmp_21)

ST_4: bramChapter_3_V_10 (92)  [1/1] 1.50ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202 (out node of the LUT)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:8  %bramChapter_3_V_10 = add i9 %r_V_16, %tmp_17

ST_4: newSel15 (93)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node bramChapter_3_V_3)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:9  %newSel15 = select i1 %sel_tmp, i9 %bramChapter_3_V_loa_1, i9 %bramChapter_3_V_10

ST_4: bramChapter_3_V_3 (94)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:10  %bramChapter_3_V_3 = select i1 %or_cond, i9 %bramChapter_3_V_loa_1, i9 %newSel15

ST_4: newSel16 (95)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node bramChapter_3_V_5)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %newSel16 = select i1 %sel_tmp, i9 %bramChapter_3_V_10, i9 %bramChapter_3_V_4_l_1

ST_4: bramChapter_3_V_5 (96)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:12  %bramChapter_3_V_5 = select i1 %or_cond, i9 %bramChapter_3_V_4_l_1, i9 %newSel16

ST_4: bramChapter_3_V_7 (97)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node bramChapter_3_V_8)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %bramChapter_3_V_7 = select i1 %sel_tmp1, i9 %bramChapter_3_V_10, i9 %bramChapter_3_V_2_l_1

ST_4: bramChapter_3_V_8 (98)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %bramChapter_3_V_8 = select i1 %sel_tmp2, i9 %bramChapter_3_V_2_l_1, i9 %bramChapter_3_V_7

ST_4: bramChapter_3_V_9 (99)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %bramChapter_3_V_9 = select i1 %sel_tmp2, i9 %bramChapter_3_V_10, i9 %bramChapter_3_V_1_l_1

ST_4: tmp_42_cast_cast (100)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %tmp_42_cast_cast = zext i3 %normStage_1 to i6

ST_4: tmp_19 (101)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %tmp_19 = add i6 %tmp_8, %tmp_42_cast_cast

ST_4: tmp_28_cast (102)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %tmp_28_cast = zext i6 %tmp_19 to i32

ST_4: norm_V_addr_3 (103)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %norm_V_addr_3 = getelementptr [20 x i15]* %norm_V, i32 0, i32 %tmp_28_cast

ST_4: StgValue_141 (104)  [1/1] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:203
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  store i15 %norm_V_load, i15* %norm_V_addr_3, align 2

ST_4: StgValue_142 (105)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  store i9 %bramChapter_3_V_3, i9* %bramChapter_3_V

ST_4: StgValue_143 (106)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  store i9 %bramChapter_3_V_5, i9* %bramChapter_3_V_4

ST_4: StgValue_144 (107)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  store i9 %bramChapter_3_V_8, i9* %bramChapter_3_V_2

ST_4: StgValue_145 (108)  [1/1] 1.31ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:202
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  store i9 %bramChapter_3_V_9, i9* %bramChapter_3_V_1

ST_4: StgValue_146 (109)  [1/1] 0.00ns
_ZlsILi9ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  br label %.backedge

ST_4: tmp_38_cast_cast (111)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_38_cast_cast = zext i3 %normStage_1 to i6

ST_4: tmp_16 (112)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_16 = add i6 %tmp_8, %tmp_38_cast_cast

ST_4: tmp_27_cast (113)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %tmp_27_cast = zext i6 %tmp_16 to i32

ST_4: norm_V_addr_2 (114)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %norm_V_addr_2 = getelementptr [20 x i15]* %norm_V, i32 0, i32 %tmp_27_cast

ST_4: tmp_39_cast (115)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_39_cast = zext i4 %r_V_14 to i15

ST_4: r_V_15 (116)  [1/1] 2.33ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %r_V_15 = shl i15 %norm_V_load, %tmp_39_cast

ST_4: StgValue_153 (117)  [1/1] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  store i15 %r_V_15, i15* %norm_V_addr_2, align 2

ST_4: StgValue_154 (118)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:201
_ZlsILi4ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  br label %.backedge

ST_4: StgValue_155 (120)  [1/1] 0.00ns
.backedge:0  br label %0


 <State 5>: 7.94ns
ST_5: coarseContents_load (133)  [1/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:11  %coarseContents_load = load i17* %coarseContents_addr, align 4

ST_5: gradientContents_loa (135)  [1/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:212
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:13  %gradientContents_loa = load i13* %gradientContents_add, align 2

ST_5: lhs_V_3_cast (136)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:14  %lhs_V_3_cast = zext i13 %gradientContents_loa to i23

ST_5: rhs_V_2_cast (137)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:15  %rhs_V_2_cast = sext i10 %tmp_23 to i23

ST_5: r_V_12 (138)  [1/1] 5.55ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:16  %r_V_12 = mul i23 %lhs_V_3_cast, %rhs_V_2_cast

ST_5: sel_tmp7 (147)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:25  %sel_tmp7 = icmp ne i2 %tmp_21, 0

ST_5: sel_tmp8 (148)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:26  %sel_tmp8 = icmp ne i2 %tmp_21, 1

ST_5: sel_tmp9 (149)  [1/1] 1.04ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:27  %sel_tmp9 = icmp ne i2 %tmp_21, -2

ST_5: tmp12 (150)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node sel_tmp10)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:28  %tmp12 = and i1 %sel_tmp7, %sel_tmp8

ST_5: tmp13 (151)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node sel_tmp10)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:29  %tmp13 = and i1 %tmp_22, %sel_tmp9

ST_5: sel_tmp10 (152)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:30  %sel_tmp10 = and i1 %tmp13, %tmp12


 <State 6>: 5.75ns
ST_6: tmp_14 (139)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:17  %tmp_14 = sext i23 %r_V_12 to i29

ST_6: r_V_13 (140)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:216
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:18  %r_V_13 = call i27 @_ssdm_op_BitConcatenate.i27.i17.i10(i17 %coarseContents_load, i10 0)

ST_6: r_V_11_cast (141)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:216
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:19  %r_V_11_cast = zext i27 %r_V_13 to i29

ST_6: noiseGen_0_V (142)  [1/1] 1.90ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:220
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:20  %noiseGen_0_V = sub i29 %tmp_14, %r_V_11_cast

ST_6: noiseGen_0_V_2 (143)  [1/1] 1.90ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:218
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:21  %noiseGen_0_V_2 = add i29 %r_V_11_cast, %tmp_14

ST_6: sel_tmp4 (144)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:22  %sel_tmp4 = xor i1 %tmp_22, true

ST_6: sel_tmp5 (145)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:23  %sel_tmp5 = and i1 %sel_tmp, %sel_tmp4

ST_6: sel_tmp6 (146)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node or_cond3)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:24  %sel_tmp6 = and i1 %sel_tmp1, %sel_tmp4

ST_6: sel_tmp11 (153)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node or_cond4)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:31  %sel_tmp11 = and i1 %tmp_22, %sel_tmp

ST_6: sel_tmp12 (154)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:32  %sel_tmp12 = and i1 %tmp_22, %sel_tmp1

ST_6: sel_tmp13 (155)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node noiseGen_3_V_5)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:33  %sel_tmp13 = and i1 %sel_tmp2, %sel_tmp4

ST_6: sel_tmp14 (156)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node noiseGen_3_V_6)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:34  %sel_tmp14 = and i1 %tmp_22, %sel_tmp2

ST_6: or_cond2 (157)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node or_cond4)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:35  %or_cond2 = or i1 %sel_tmp12, %sel_tmp11

ST_6: newSel4 (158)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node newSel6)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:36  %newSel4 = select i1 %sel_tmp10, i29 %noiseGen_0_V, i29 %noiseGen_V_3

ST_6: or_cond3 (159)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:37  %or_cond3 = or i1 %sel_tmp10, %sel_tmp6

ST_6: newSel5 (160)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:38  %newSel5 = select i1 %sel_tmp5, i29 %noiseGen_V_3, i29 %noiseGen_0_V_2

ST_6: or_cond4 (161)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:39  %or_cond4 = or i1 %sel_tmp2, %or_cond2

ST_6: newSel6 (162)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:40  %newSel6 = select i1 %or_cond3, i29 %newSel4, i29 %newSel5

ST_6: noiseGen_3_V (163)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:41  %noiseGen_3_V = select i1 %or_cond4, i29 %noiseGen_V_3, i29 %newSel6

ST_6: newSel8 (164)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node newSel7)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:42  %newSel8 = select i1 %sel_tmp12, i29 %noiseGen_V_2, i29 %noiseGen_0_V

ST_6: newSel9 (165)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (grouped into LUT with out node newSel10)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:43  %newSel9 = select i1 %sel_tmp5, i29 %noiseGen_0_V_2, i29 %noiseGen_V_2

ST_6: newSel7 (166)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:44  %newSel7 = select i1 %sel_tmp2, i29 %noiseGen_V_2, i29 %newSel8

ST_6: newSel10 (167)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:45  %newSel10 = select i1 %or_cond3, i29 %noiseGen_V_2, i29 %newSel9

ST_6: noiseGen_3_V_1 (168)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:46  %noiseGen_3_V_1 = select i1 %or_cond4, i29 %newSel7, i29 %newSel10

ST_6: newSel11 (169)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node newSel13)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:47  %newSel11 = select i1 %sel_tmp12, i29 %noiseGen_0_V, i29 %noiseGen_3_V_2

ST_6: newSel12 (170)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (grouped into LUT with out node newSel14)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:48  %newSel12 = select i1 %sel_tmp10, i29 %noiseGen_3_V_2, i29 %noiseGen_0_V_2

ST_6: newSel13 (171)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:49  %newSel13 = select i1 %sel_tmp2, i29 %noiseGen_3_V_2, i29 %newSel11

ST_6: newSel14 (172)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:50  %newSel14 = select i1 %or_cond3, i29 %newSel12, i29 %noiseGen_3_V_2

ST_6: noiseGen_3_V_3 (173)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:51  %noiseGen_3_V_3 = select i1 %or_cond4, i29 %newSel13, i29 %newSel14

ST_6: noiseGen_3_V_5 (174)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:52  %noiseGen_3_V_5 = select i1 %sel_tmp13, i29 %noiseGen_0_V_2, i29 %noiseGen_3_V_4

ST_6: noiseGen_3_V_6 (175)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171 (out node of the LUT)
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:53  %noiseGen_3_V_6 = select i1 %sel_tmp14, i29 %noiseGen_0_V, i29 %noiseGen_3_V_5

ST_6: empty_13 (176)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:222
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:54  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str269, i32 %tmp_1)

ST_6: StgValue_199 (177)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit_ifconv:55  br label %.preheader


 <State 7>: 4.00ns
ST_7: p_2_cast (199)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:20  %p_2_cast = sext i29 %noiseGen_3_V_4 to i30

ST_7: p_3_cast (200)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:21  %p_3_cast = sext i29 %noiseGen_3_V_2 to i30

ST_7: tmp_cast (201)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:22  %tmp_cast = sext i29 %noiseGen_V_2 to i30

ST_7: tmp_cast_14 (202)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:23  %tmp_cast_14 = sext i29 %noiseGen_V_3 to i30

ST_7: tmp (203)  [1/1] 2.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:24  %tmp = add i30 %p_3_cast, %p_2_cast

ST_7: tmp183_cast (204)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:25  %tmp183_cast = sext i30 %tmp to i31

ST_7: tmp1 (205)  [1/1] 2.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:26  %tmp1 = add i30 %tmp_cast, %tmp_cast_14

ST_7: tmp184_cast (206)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:27  %tmp184_cast = sext i30 %tmp1 to i31

ST_7: centralLimitNoise_V (207)  [1/1] 2.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:28  %centralLimitNoise_V = add i31 %tmp184_cast, %tmp183_cast

ST_7: scale_V (210)  [1/2] 2.39ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:234
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:31  %scale_V = load i17* %scaleLookup_addr, align 4


 <State 8>: 7.95ns
ST_8: lhs_V (211)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:235
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:32  %lhs_V = sext i31 %centralLimitNoise_V to i48

ST_8: rhs_V (212)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:235
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:33  %rhs_V = zext i17 %scale_V to i48

ST_8: r_V_31 (213)  [1/1] 7.95ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:235
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:34  %r_V_31 = mul nsw i48 %lhs_V, %rhs_V


 <State 9>: 5.48ns
ST_9: tmp_2 (214)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:236
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:35  %tmp_2 = zext i48 %r_V_31 to i49

ST_9: r_V (215)  [1/1] 2.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:236
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:36  %r_V = add nsw i49 268435456, %tmp_2

ST_9: roundedNoise_V (216)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:236
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:37  %roundedNoise_V = call i19 @_ssdm_op_PartSelect.i19.i49.i32.i32(i49 %r_V, i32 29, i32 47)

ST_9: tmp_20 (217)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:237
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:38  %tmp_20 = call i4 @_ssdm_op_PartSelect.i4.i49.i32.i32(i49 %r_V, i32 44, i32 47)

ST_9: icmp (218)  [1/1] 1.40ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:237
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:39  %icmp = icmp sgt i4 %tmp_20, 0

ST_9: tmp_5 (219)  [1/1] 1.93ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:240
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:40  %tmp_5 = icmp slt i19 %roundedNoise_V, -32767

ST_9: saturatedNoise_V (220)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:244 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:41  %saturatedNoise_V = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %r_V, i32 29, i32 44)

ST_9: saturatedNoise_V_1 (221)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:246 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:42  %saturatedNoise_V_1 = select i1 %icmp, i16 32767, i16 -32767

ST_9: tmp_6 (222)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:246 (grouped into LUT with out node ssdm_int_V_write_ass)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:43  %tmp_6 = or i1 %icmp, %tmp_5

ST_9: ssdm_int_V_write_ass (223)  [1/1] 1.15ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:246 (out node of the LUT)
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:44  %ssdm_int_V_write_ass = select i1 %tmp_6, i16 %saturatedNoise_V_1, i16 %saturatedNoise_V

ST_9: StgValue_223 (224)  [1/1] 0.00ns  loc: D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:248
_ZNK13ap_fixed_baseILi40ELi36ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEcviEv.exit_ifconv:45  ret i16 %ssdm_int_V_write_ass



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.31ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('noiseGen[3].V') with incoming values : ('noiseGen[3].V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169) [15]  (1.31 ns)

 <State 2>: 5.5ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169) [19]  (0 ns)
	'lshr' operation ('r.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:170) [40]  (3.11 ns)
	'store' operation (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194) of variable 'phitmp1', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:194 on array 'norm.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:155 [43]  (2.39 ns)

 <State 3>: 5.2ns
The critical path consists of the following:
	'load' operation ('bramChapter_3_V_1_l_2') on local variable 'bramChapter[3].V' [122]  (0 ns)
	'mux' operation ('tmp_10', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169) [127]  (1.31 ns)
	'add' operation ('tmp_12', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:209) [129]  (1.5 ns)
	'getelementptr' operation ('coarseContents_addr', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211) [132]  (0 ns)
	'load' operation ('coarseContents_load', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:211) on array 'coarseContents' [133]  (2.39 ns)

 <State 4>: 7.11ns
The critical path consists of the following:
	'load' operation ('norm_V_load', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:199) on array 'norm.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:155 [78]  (2.39 ns)
	'shl' operation ('r.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200) [116]  (2.33 ns)
	'store' operation (D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200) of variable 'r.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:200 on array 'norm.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:155 [117]  (2.39 ns)

 <State 5>: 7.94ns
The critical path consists of the following:
	'load' operation ('gradientContents_loa', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:212) on array 'gradientContents' [135]  (2.39 ns)
	'mul' operation ('r.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:215) [138]  (5.55 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'xor' operation ('sel_tmp4', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171) [144]  (1.15 ns)
	'and' operation ('sel_tmp5', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169) [145]  (1.15 ns)
	'select' operation ('newSel5', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169) [160]  (1.15 ns)
	'select' operation ('newSel6', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:171) [162]  (1.15 ns)
	'select' operation ('noiseGen[3].V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:169) [163]  (1.15 ns)

 <State 7>: 4ns
The critical path consists of the following:
	'add' operation ('tmp', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228) [203]  (2 ns)
	'add' operation ('centralLimitNoise.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:228) [207]  (2 ns)

 <State 8>: 7.95ns
The critical path consists of the following:
	'mul' operation ('r.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:235) [213]  (7.95 ns)

 <State 9>: 5.48ns
The critical path consists of the following:
	'add' operation ('r.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:236) [215]  (2.4 ns)
	'icmp' operation ('tmp_5', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:240) [219]  (1.93 ns)
	'or' operation ('tmp_6', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:246) [222]  (0 ns)
	'select' operation ('ssdm_int<16 + 1024 * 0, true>.V', D:/Xilinx/Vivado_HLS/2016.4/common/technology/autopilot/hls/dsp/hls_awgn.h:246) [223]  (1.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
