Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Apr 15 15:44:44 2019
| Host         : DESKTOP-K4NH1SP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_project_control_sets_placed.rpt
| Design       : main_project
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------+------------------+------------------+----------------+
|  Clock Signal  |                   Enable Signal                   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | MPG_1/eqOp                                        |                  |                1 |              2 |
|  clk_IBUF_BUFG | MPG_1/E[0]                                        | MPG_2/AR[0]      |                4 |             16 |
|  clk_IBUF_BUFG | IF_instruction_fetch/PC_program_counter/p_0_in    |                  |                4 |             16 |
|  clk_IBUF_BUFG |                                                   |                  |                6 |             20 |
|  clk_IBUF_BUFG | IF_instruction_fetch/PC_program_counter/p_0_in__0 |                  |                6 |             48 |
+----------------+---------------------------------------------------+------------------+------------------+----------------+


