# Comp_Arch_Assignment
Implementation of 8-bit Single Cycle and Pipelined RISC-V Processor for ADDI, SLL (shift left logical) and J (unconditional jump) 
