graph G {
    system_5_4 -- control_ancilla_8_th_3 [label="15"];
    system_1_3 -- control_ancilla_8_th_1 [label="15"];
    system_5_2 -- control_ancilla_8_th_3 [label="15"];
    system_0_3 -- control_ancilla_8_th_0 [label="24"];
    system_4_2 -- control_ancilla_8_th_3 [label="15"];
    system_1_2 -- control_ancilla_8_th_1 [label="15"];
    system_4_1 -- control_ancilla_8_th_3 [label="15"];
    system_1_1 -- control_ancilla_8_th_1 [label="15"];
    system_3_3 -- control_ancilla_8_th_2 [label="24"];
    system_2_4 -- control_ancilla_8_th_2 [label="15"];
    control_ancilla_5_th_3 -- control_6_th_3 [label="12"];
    control_ancilla_5_th_2 -- control_6_th_2 [label="12"];
    system_4_5 -- control_ancilla_8_th_3 [label="15"];
    system_2_3 -- control_ancilla_8_th_2 [label="15"];
    system_2_2 -- control_ancilla_8_th_2 [label="12"];
    system_4_4 -- control_ancilla_8_th_3 [label="21"];
    system_0_5 -- control_ancilla_8_th_1 [label="12"];
    system_1_4 -- control_ancilla_8_th_1 [label="18"];
    control_ancilla_6_th_1 -- control_7_th_1 [label="24"];
    control_ancilla_6_th_0 -- control_7_th_0 [label="24"];
    system_3_2 -- control_ancilla_8_th_2 [label="24"];
    control_ancilla_7_th_2 -- control_8_th_2 [label="48"];
    system_2_2 -- control_ancilla_8_th_1 [label="12"];
    system_4_3 -- control_ancilla_8_th_3 [label="18"];
    system_3_1 -- control_ancilla_8_th_2 [label="20"];
    system_2_1 -- control_ancilla_8_th_1 [label="19"];
    control_ancilla_7_th_3 -- control_8_th_3 [label="48"];
    system_1_5 -- control_ancilla_8_th_1 [label="12"];
    control_ancilla_8_th_1 -- control_ancilla_7_th_1 [label="143"];
    control_ancilla_8_th_3 -- control_8_th_3 [label="48"];
    control_ancilla_8_th_0 -- control_8_th_0 [label="48"];
    control_ancilla_7_th_2 -- control_ancilla_6_th_2 [label="72"];
    control_ancilla_7_th_0 -- control_7_th_0 [label="24"];
    control_ancilla_6_th_3 -- control_ancilla_5_th_3 [label="36"];
    control_ancilla_6_th_0 -- control_6_th_0 [label="12"];
    control_ancilla_6_th_2 -- control_6_th_2 [label="12"];
    control_ancilla_6_th_1 -- control_6_th_1 [label="12"];
    control_ancilla_5_th_3 -- control_ancilla_4_th_3 [label="18"];
    control_ancilla_5_th_1 -- control_ancilla_4_th_1 [label="18"];
    control_ancilla_8_th_2 -- control_ancilla_7_th_2 [label="143"];
    control_ancilla_5_th_0 -- control_ancilla_4_th_0 [label="18"];
    control_ancilla_5_th_0 -- control_6_th_0 [label="12"];
    control_ancilla_7_th_1 -- control_7_th_1 [label="24"];
    control_ancilla_7_th_1 -- control_ancilla_6_th_1 [label="72"];
    control_ancilla_8_th_1 -- control_8_th_1 [label="48"];
    system_3_4 -- control_ancilla_8_th_2 [label="14"];
    control_ancilla_6_th_1 -- control_ancilla_5_th_1 [label="36"];
    control_ancilla_7_th_3 -- control_ancilla_6_th_3 [label="72"];
    system_0_0 -- control_ancilla_8_th_0 [label="15"];
    control_ancilla_8_th_0 -- control_ancilla_7_th_0 [label="143"];
    control_ancilla_5_th_2 -- control_ancilla_4_th_2 [label="18"];
    control_ancilla_7_th_1 -- control_8_th_1 [label="48"];
    control_ancilla_6_th_0 -- control_ancilla_5_th_0 [label="36"];
    control_ancilla_7_th_0 -- control_8_th_0 [label="48"];
    control_ancilla_7_th_3 -- control_7_th_3 [label="24"];
    control_ancilla_6_th_2 -- control_7_th_2 [label="24"];
    control_ancilla_6_th_3 -- control_6_th_3 [label="12"];
    system_5_1 -- control_ancilla_8_th_3 [label="15"];
    control_ancilla_5_th_1 -- control_6_th_1 [label="12"];
    control_ancilla_7_th_2 -- control_7_th_2 [label="24"];
    control_ancilla_8_th_3 -- control_ancilla_7_th_3 [label="143"];
    system_0_4 -- control_ancilla_8_th_0 [label="20"];
    control_ancilla_7_th_0 -- control_ancilla_6_th_0 [label="72"];
    system_5_3 -- control_ancilla_8_th_3 [label="15"];
    system_0_1 -- control_ancilla_8_th_0 [label="24"];
    control_ancilla_6_th_2 -- control_ancilla_5_th_2 [label="36"];
    system_0_2 -- control_ancilla_8_th_0 [label="24"];
    control_ancilla_6_th_3 -- control_7_th_3 [label="24"];
    system_2_0 -- control_ancilla_8_th_1 [label="15"];
    control_ancilla_8_th_2 -- control_8_th_2 [label="48"];
}
