{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697591974657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697591974658 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 17 21:19:34 2023 " "Processing started: Tue Oct 17 21:19:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697591974658 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591974658 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project1_ads -c project1_ads " "Command: quartus_map --read_settings_files=on --write_settings_files=off project1_ads -c project1_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591974658 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697591974853 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697591974853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_ads.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project1_ads.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1_ads-top_level " "Found design unit 1: project1_ads-top_level" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982694 ""} { "Info" "ISGN_ENTITY_NAME" "1 project1_ads " "Found entity 1: project1_ads" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ro_puf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ro_puf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ro_puf-ro_puf_arch " "Found design unit 1: ro_puf-ro_puf_arch" {  } { { "ro_puf.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ro_puf.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982696 ""} { "Info" "ISGN_ENTITY_NAME" "1 ro_puf " "Found entity 1: ro_puf" {  } { { "ro_puf.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ro_puf.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_oscillator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_oscillator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_oscillator-ro_arch " "Found design unit 1: ring_oscillator-ro_arch" {  } { { "ring_oscillator.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ring_oscillator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982697 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_oscillator " "Found entity 1: ring_oscillator" {  } { { "ring_oscillator.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/ring_oscillator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project1_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file project1_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project1_pkg " "Found design unit 1: project1_pkg" {  } { { "project1_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982698 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 project1_pkg-body " "Found design unit 2: project1_pkg-body" {  } { { "project1_pkg.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_pkg.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-counter_arch " "Found design unit 1: counter-counter_arch" {  } { { "counter.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/counter.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982699 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/counter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_inverter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_inverter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_inverter-inverter_arch " "Found design unit 1: my_inverter-inverter_arch" {  } { { "my_inverter.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/my_inverter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982700 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_inverter " "Found entity 1: my_inverter" {  } { { "my_inverter.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/my_inverter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_nand2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_nand2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_nand2-nand2_arch " "Found design unit 1: my_nand2-nand2_arch" {  } { { "my_nand2.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/my_nand2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982700 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_nand2 " "Found entity 1: my_nand2" {  } { { "my_nand2.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/my_nand2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-fsm " "Found design unit 1: control_unit-fsm" {  } { { "control_unit.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/control_unit.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982701 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/control_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697591982701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982701 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project1_ads " "Elaborating entity \"project1_ads\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697591982744 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset project1_ads.vhd(22) " "VHDL Signal Declaration warning at project1_ads.vhd(22): used implicit default value for signal \"reset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697591982746 "|project1_ads"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done project1_ads.vhd(26) " "VHDL Signal Declaration warning at project1_ads.vhd(26): used implicit default value for signal \"done\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697591982746 "|project1_ads"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_enable project1_ads.vhd(28) " "VHDL Signal Declaration warning at project1_ads.vhd(28): used implicit default value for signal \"top_enable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697591982746 "|project1_ads"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "counter_selects project1_ads.vhd(38) " "VHDL Signal Declaration warning at project1_ads.vhd(38): used implicit default value for signal \"counter_selects\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697591982747 "|project1_ads"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "compare_result project1_ads.vhd(39) " "Verilog HDL or VHDL warning at project1_ads.vhd(39): object \"compare_result\" assigned a value but never read" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697591982747 "|project1_ads"}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"UUUUUUUU\" 8 9 project1_ads.vhd(50) " "VHDL Expression error at project1_ads.vhd(50): expression \"\"UUUUUUUU\"\" has 8 elements ; expected 9 elements." {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 50 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1697591982747 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "challenge project1_ads.vhd(41) " "VHDL error at project1_ads.vhd(41): formal port or parameter \"challenge\" must have actual or default value" {  } { { "project1_ads.vhd" "" { Text "/home/smcginn-adsd/src/ads/project_1_ads/project1_ads.vhd" 41 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1697591982748 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697591982748 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697591982824 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 17 21:19:42 2023 " "Processing ended: Tue Oct 17 21:19:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697591982824 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697591982824 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697591982824 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697591982824 ""}
