

================================================================
== Vitis HLS Report for 'set3DFloatArray_5'
================================================================
* Date:           Sun Dec 24 00:40:11 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.529 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   107652|   107652|  1.077 ms|  1.077 ms|  107652|  107652|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                         Loop Name                        |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- set3DFloatArray1_set3DFloatArray1_2_set3DFloatArray1_3  |   107650|   107650|         4|          1|          1|  107648|       yes|
        +----------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    205|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     97|    -|
|Register         |        -|    -|     209|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     209|    366|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------+-------------------------+-----------+
    |          Instance          |          Module         | Expression|
    +----------------------------+-------------------------+-----------+
    |mul_mul_6ns_12ns_17_4_1_U1  |mul_mul_6ns_12ns_17_4_1  |    i0 * i1|
    +----------------------------+-------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln10_1_fu_169_p2            |         +|   0|  0|  19|          12|           1|
    |add_ln10_fu_215_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln12_fu_242_p2              |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_288_p2              |         +|   0|  0|  24|          17|          17|
    |add_ln8_1_fu_151_p2             |         +|   0|  0|  13|           6|           1|
    |add_ln8_fu_133_p2               |         +|   0|  0|  24|          17|           1|
    |icmp_ln12_mid216_fu_209_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln10_fu_145_p2             |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln12_fu_203_p2             |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln8_fu_139_p2              |      icmp|   0|  0|  13|          17|          16|
    |or_ln10_fu_221_p2               |        or|   0|  0|   2|           1|           1|
    |ii_mid27_fu_191_p3              |    select|   0|  0|   6|           1|           1|
    |mul7_mid2_v_v_fu_157_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln10_1_fu_261_p3         |    select|   0|  0|  10|           1|          11|
    |select_ln10_2_fu_234_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln10_3_fu_175_p3         |    select|   0|  0|  12|           1|           1|
    |select_ln10_fu_226_p3           |    select|   0|  0|   6|           1|           1|
    |zext_ln12_mid214_fu_248_p3      |    select|   0|  0|  10|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_198_p2  |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0| 205|         110|          89|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_enable_reg_pp0_iter2    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_93_p4  |   9|          2|    6|         12|
    |i_reg_89                   |   9|          2|    6|         12|
    |ii_reg_111                 |   9|          2|    6|         12|
    |iii_reg_122                |   9|          2|    6|         12|
    |indvar_flatten17_reg_78    |   9|          2|   17|         34|
    |indvar_flatten_reg_100     |   9|          2|   12|         24|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  97|         21|   56|        115|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_348          |   6|   0|    6|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |i_reg_89                  |   6|   0|    6|          0|
    |icmp_ln10_reg_315         |   1|   0|    1|          0|
    |icmp_ln12_mid216_reg_343  |   1|   0|    1|          0|
    |icmp_ln8_reg_311          |   1|   0|    1|          0|
    |ii_reg_111                |   6|   0|    6|          0|
    |iii_reg_122               |   6|   0|    6|          0|
    |indvar_flatten17_reg_78   |  17|   0|   17|          0|
    |indvar_flatten_reg_100    |  12|   0|   12|          0|
    |mul7_mid2_v_v_reg_323     |   6|   0|    6|          0|
    |select_ln10_reg_353       |   6|   0|    6|          0|
    |tmp_2_reg_338             |   6|   0|   11|          5|
    |icmp_ln10_reg_315         |  64|  32|    1|          0|
    |icmp_ln8_reg_311          |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 209|  64|   88|          5|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  set3DFloatArray.5|  return value|
|array_r_address0  |  out|   17|   ap_memory|            array_r|         array|
|array_r_ce0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_we0       |  out|    1|   ap_memory|            array_r|         array|
|array_r_d0        |  out|   32|   ap_memory|            array_r|         array|
+------------------+-----+-----+------------+-------------------+--------------+

