# XST (Creating Lso File) : 
sdi_generator.lso
# xst flow : RunXST
sdi_generator.syr
sdi_generator.prj
sdi_generator.sprj
sdi_generator.ana
sdi_generator.stx
sdi_generator.cmd_log
# XST (Creating Lso File) : 
sdi_generator.lso
# xst flow : RunXST
sdi_generator.syr
sdi_generator.prj
sdi_generator.sprj
sdi_generator.ana
sdi_generator.stx
sdi_generator.cmd_log
sdi_generator.ngc
sdi_generator.ngr
# XST (Creating Lso File) : 
pack_crc.lso
# Check Syntax
pack_crc.stx
# Project -> New Source -> CoreGen IP
__projnav/coregenApp_tcl.rsp
__projnav/coregen.rsp
coregen.prj
coregen.fin
# Editing Cores
__projnav/_createCoregen.rsp
__projnav/launchCoregen.rsp
# Editing Cores
__projnav/_createCoregen.rsp
__projnav/launchCoregen.rsp
# XST (Creating Lso File) : 
sdi_generator.lso
# xst flow : RunXST
sdi_generator.syr
sdi_generator.prj
sdi_generator.sprj
sdi_generator.ana
sdi_generator.stx
sdi_generator.cmd_log
sdi_generator.ngc
sdi_generator.ngr
# XST (Creating Lso File) : 
sdi_generator.lso
# xst flow : RunXST
sdi_generator.syr
sdi_generator.prj
sdi_generator.sprj
sdi_generator.ana
sdi_generator.stx
sdi_generator.cmd_log
sdi_generator.ngc
sdi_generator.ngr
# XST (Creating Lso File) : 
sdi_generator.lso
# xst flow : RunXST
sdi_generator.syr
sdi_generator.prj
sdi_generator.sprj
sdi_generator.ana
sdi_generator.stx
sdi_generator.cmd_log
sdi_generator.ngc
sdi_generator.ngr
# XST (Creating Lso File) : 
sdi_generator.lso
# xst flow : RunXST
sdi_generator.syr
sdi_generator.prj
sdi_generator.sprj
sdi_generator.ana
sdi_generator.stx
sdi_generator.cmd_log
sdi_generator.ngc
sdi_generator.ngr
# HDL Converter
# XST (Creating Lso File) : 
sdi_generator.lso
# xst flow : RunXST
sdi_generator.syr
sdi_generator.prj
sdi_generator.sprj
sdi_generator.ana
sdi_generator.stx
sdi_generator.cmd_log
sdi_generator.ngc
sdi_generator.ngr
# ModelSim : Launch ModelSim Simulator
hd_frame.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
sd_frame.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ProjNav -> New Source -> TBW
F:\PT8612\VHDL\xilinx\sdigen\sdigenerator\__projnav\hb_cmds
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
f4m_genlock_regen.ldo
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# ModelSim : Launch ModelSim Simulator
vsim.wlf
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# Bencher Waveform : PDCL (jhdparse)
# XST (Creating Lso File) : 
sdi_generator.lso
# xst flow : RunXST
sdi_generator.syr
sdi_generator.prj
sdi_generator.sprj
sdi_generator.ana
sdi_generator.stx
sdi_generator.cmd_log
sdi_generator.ngc
sdi_generator.ngr
