
BtnPotent_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004208  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  080043c4  080043c4  000053c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004404  08004404  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004404  08004404  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004404  08004404  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004404  08004404  00005404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004408  08004408  00005408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20040000  0800440c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  2004000c  08004418  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20040104  08004418  00006104  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd0c  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d88  00000000  00000000  00011d48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b30  00000000  00000000  00013ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000863  00000000  00000000  00014600  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002976b  00000000  00000000  00014e63  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b643  00000000  00000000  0003e5ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00104419  00000000  00000000  00049c11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014e02a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d9c  00000000  00000000  0014e070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00150e0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004000c 	.word	0x2004000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080043ac 	.word	0x080043ac

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040010 	.word	0x20040010
 80001f8:	080043ac 	.word	0x080043ac

080001fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000200:	f000 fabd 	bl	800077e <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000204:	f000 f81c 	bl	8000240 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000208:	f000 f91e 	bl	8000448 <MX_GPIO_Init>
  MX_DMA_Init();
 800020c:	f000 f8f2 	bl	80003f4 <MX_DMA_Init>
  MX_ADC1_Init();
 8000210:	f000 f85c 	bl	80002cc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
 HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000214:	217f      	movs	r1, #127	@ 0x7f
 8000216:	4807      	ldr	r0, [pc, #28]	@ (8000234 <main+0x38>)
 8000218:	f001 fe78 	bl	8001f0c <HAL_ADCEx_Calibration_Start>
 //HAL_ADC_Start(&hadc1);
 HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, 4);
 800021c:	2204      	movs	r2, #4
 800021e:	4906      	ldr	r1, [pc, #24]	@ (8000238 <main+0x3c>)
 8000220:	4804      	ldr	r0, [pc, #16]	@ (8000234 <main+0x38>)
 8000222:	f000 fe7b 	bl	8000f1c <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    while (1)
    {
    	count++;
 8000226:	4b05      	ldr	r3, [pc, #20]	@ (800023c <main+0x40>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	3301      	adds	r3, #1
 800022c:	4a03      	ldr	r2, [pc, #12]	@ (800023c <main+0x40>)
 800022e:	6013      	str	r3, [r2, #0]
 8000230:	e7f9      	b.n	8000226 <main+0x2a>
 8000232:	bf00      	nop
 8000234:	20040028 	.word	0x20040028
 8000238:	200400f0 	.word	0x200400f0
 800023c:	200400fc 	.word	0x200400fc

08000240 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b096      	sub	sp, #88	@ 0x58
 8000244:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000246:	f107 0314 	add.w	r3, r7, #20
 800024a:	2244      	movs	r2, #68	@ 0x44
 800024c:	2100      	movs	r1, #0
 800024e:	4618      	mov	r0, r3
 8000250:	f004 f880 	bl	8004354 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000254:	463b      	mov	r3, r7
 8000256:	2200      	movs	r2, #0
 8000258:	601a      	str	r2, [r3, #0]
 800025a:	605a      	str	r2, [r3, #4]
 800025c:	609a      	str	r2, [r3, #8]
 800025e:	60da      	str	r2, [r3, #12]
 8000260:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000262:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000266:	f002 fc19 	bl	8002a9c <HAL_PWREx_ControlVoltageScaling>
 800026a:	4603      	mov	r3, r0
 800026c:	2b00      	cmp	r3, #0
 800026e:	d001      	beq.n	8000274 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000270:	f000 f93c 	bl	80004ec <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000274:	2310      	movs	r3, #16
 8000276:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000278:	2301      	movs	r3, #1
 800027a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800027c:	2300      	movs	r3, #0
 800027e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000280:	2360      	movs	r3, #96	@ 0x60
 8000282:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000284:	2300      	movs	r3, #0
 8000286:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000288:	f107 0314 	add.w	r3, r7, #20
 800028c:	4618      	mov	r0, r3
 800028e:	f002 fca9 	bl	8002be4 <HAL_RCC_OscConfig>
 8000292:	4603      	mov	r3, r0
 8000294:	2b00      	cmp	r3, #0
 8000296:	d001      	beq.n	800029c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000298:	f000 f928 	bl	80004ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800029c:	230f      	movs	r3, #15
 800029e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80002a0:	2300      	movs	r3, #0
 80002a2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002a4:	2300      	movs	r3, #0
 80002a6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80002a8:	2300      	movs	r3, #0
 80002aa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80002b0:	463b      	mov	r3, r7
 80002b2:	2100      	movs	r1, #0
 80002b4:	4618      	mov	r0, r3
 80002b6:	f003 f8af 	bl	8003418 <HAL_RCC_ClockConfig>
 80002ba:	4603      	mov	r3, r0
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d001      	beq.n	80002c4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80002c0:	f000 f914 	bl	80004ec <Error_Handler>
  }
}
 80002c4:	bf00      	nop
 80002c6:	3758      	adds	r7, #88	@ 0x58
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bd80      	pop	{r7, pc}

080002cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80002cc:	b580      	push	{r7, lr}
 80002ce:	b086      	sub	sp, #24
 80002d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80002d2:	463b      	mov	r3, r7
 80002d4:	2200      	movs	r2, #0
 80002d6:	601a      	str	r2, [r3, #0]
 80002d8:	605a      	str	r2, [r3, #4]
 80002da:	609a      	str	r2, [r3, #8]
 80002dc:	60da      	str	r2, [r3, #12]
 80002de:	611a      	str	r2, [r3, #16]
 80002e0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80002e2:	4b3e      	ldr	r3, [pc, #248]	@ (80003dc <MX_ADC1_Init+0x110>)
 80002e4:	4a3e      	ldr	r2, [pc, #248]	@ (80003e0 <MX_ADC1_Init+0x114>)
 80002e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80002e8:	4b3c      	ldr	r3, [pc, #240]	@ (80003dc <MX_ADC1_Init+0x110>)
 80002ea:	2200      	movs	r2, #0
 80002ec:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80002ee:	4b3b      	ldr	r3, [pc, #236]	@ (80003dc <MX_ADC1_Init+0x110>)
 80002f0:	2200      	movs	r2, #0
 80002f2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80002f4:	4b39      	ldr	r3, [pc, #228]	@ (80003dc <MX_ADC1_Init+0x110>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80002fa:	4b38      	ldr	r3, [pc, #224]	@ (80003dc <MX_ADC1_Init+0x110>)
 80002fc:	2201      	movs	r2, #1
 80002fe:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000300:	4b36      	ldr	r3, [pc, #216]	@ (80003dc <MX_ADC1_Init+0x110>)
 8000302:	2204      	movs	r2, #4
 8000304:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000306:	4b35      	ldr	r3, [pc, #212]	@ (80003dc <MX_ADC1_Init+0x110>)
 8000308:	2200      	movs	r2, #0
 800030a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800030c:	4b33      	ldr	r3, [pc, #204]	@ (80003dc <MX_ADC1_Init+0x110>)
 800030e:	2201      	movs	r2, #1
 8000310:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 8000312:	4b32      	ldr	r3, [pc, #200]	@ (80003dc <MX_ADC1_Init+0x110>)
 8000314:	2204      	movs	r2, #4
 8000316:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000318:	4b30      	ldr	r3, [pc, #192]	@ (80003dc <MX_ADC1_Init+0x110>)
 800031a:	2200      	movs	r2, #0
 800031c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000320:	4b2e      	ldr	r3, [pc, #184]	@ (80003dc <MX_ADC1_Init+0x110>)
 8000322:	2200      	movs	r2, #0
 8000324:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000326:	4b2d      	ldr	r3, [pc, #180]	@ (80003dc <MX_ADC1_Init+0x110>)
 8000328:	2200      	movs	r2, #0
 800032a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800032c:	4b2b      	ldr	r3, [pc, #172]	@ (80003dc <MX_ADC1_Init+0x110>)
 800032e:	2201      	movs	r2, #1
 8000330:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000334:	4b29      	ldr	r3, [pc, #164]	@ (80003dc <MX_ADC1_Init+0x110>)
 8000336:	2200      	movs	r2, #0
 8000338:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800033a:	4b28      	ldr	r3, [pc, #160]	@ (80003dc <MX_ADC1_Init+0x110>)
 800033c:	2200      	movs	r2, #0
 800033e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000342:	4826      	ldr	r0, [pc, #152]	@ (80003dc <MX_ADC1_Init+0x110>)
 8000344:	f000 fca4 	bl	8000c90 <HAL_ADC_Init>
 8000348:	4603      	mov	r3, r0
 800034a:	2b00      	cmp	r3, #0
 800034c:	d001      	beq.n	8000352 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800034e:	f000 f8cd 	bl	80004ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000352:	4b24      	ldr	r3, [pc, #144]	@ (80003e4 <MX_ADC1_Init+0x118>)
 8000354:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000356:	2306      	movs	r3, #6
 8000358:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 800035a:	2304      	movs	r3, #4
 800035c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800035e:	237f      	movs	r3, #127	@ 0x7f
 8000360:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000362:	2304      	movs	r3, #4
 8000364:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000366:	2300      	movs	r3, #0
 8000368:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800036a:	463b      	mov	r3, r7
 800036c:	4619      	mov	r1, r3
 800036e:	481b      	ldr	r0, [pc, #108]	@ (80003dc <MX_ADC1_Init+0x110>)
 8000370:	f001 f82a 	bl	80013c8 <HAL_ADC_ConfigChannel>
 8000374:	4603      	mov	r3, r0
 8000376:	2b00      	cmp	r3, #0
 8000378:	d001      	beq.n	800037e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800037a:	f000 f8b7 	bl	80004ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800037e:	4b1a      	ldr	r3, [pc, #104]	@ (80003e8 <MX_ADC1_Init+0x11c>)
 8000380:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000382:	230c      	movs	r3, #12
 8000384:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000386:	463b      	mov	r3, r7
 8000388:	4619      	mov	r1, r3
 800038a:	4814      	ldr	r0, [pc, #80]	@ (80003dc <MX_ADC1_Init+0x110>)
 800038c:	f001 f81c 	bl	80013c8 <HAL_ADC_ConfigChannel>
 8000390:	4603      	mov	r3, r0
 8000392:	2b00      	cmp	r3, #0
 8000394:	d001      	beq.n	800039a <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8000396:	f000 f8a9 	bl	80004ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800039a:	4b14      	ldr	r3, [pc, #80]	@ (80003ec <MX_ADC1_Init+0x120>)
 800039c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800039e:	2312      	movs	r3, #18
 80003a0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003a2:	463b      	mov	r3, r7
 80003a4:	4619      	mov	r1, r3
 80003a6:	480d      	ldr	r0, [pc, #52]	@ (80003dc <MX_ADC1_Init+0x110>)
 80003a8:	f001 f80e 	bl	80013c8 <HAL_ADC_ConfigChannel>
 80003ac:	4603      	mov	r3, r0
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	d001      	beq.n	80003b6 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80003b2:	f000 f89b 	bl	80004ec <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80003b6:	4b0e      	ldr	r3, [pc, #56]	@ (80003f0 <MX_ADC1_Init+0x124>)
 80003b8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80003ba:	2318      	movs	r3, #24
 80003bc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003be:	463b      	mov	r3, r7
 80003c0:	4619      	mov	r1, r3
 80003c2:	4806      	ldr	r0, [pc, #24]	@ (80003dc <MX_ADC1_Init+0x110>)
 80003c4:	f001 f800 	bl	80013c8 <HAL_ADC_ConfigChannel>
 80003c8:	4603      	mov	r3, r0
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	d001      	beq.n	80003d2 <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 80003ce:	f000 f88d 	bl	80004ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003d2:	bf00      	nop
 80003d4:	3718      	adds	r7, #24
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	20040028 	.word	0x20040028
 80003e0:	50040000 	.word	0x50040000
 80003e4:	14f00020 	.word	0x14f00020
 80003e8:	19200040 	.word	0x19200040
 80003ec:	1d500080 	.word	0x1d500080
 80003f0:	21800100 	.word	0x21800100

080003f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b082      	sub	sp, #8
 80003f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80003fa:	4b12      	ldr	r3, [pc, #72]	@ (8000444 <MX_DMA_Init+0x50>)
 80003fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80003fe:	4a11      	ldr	r2, [pc, #68]	@ (8000444 <MX_DMA_Init+0x50>)
 8000400:	f043 0304 	orr.w	r3, r3, #4
 8000404:	6493      	str	r3, [r2, #72]	@ 0x48
 8000406:	4b0f      	ldr	r3, [pc, #60]	@ (8000444 <MX_DMA_Init+0x50>)
 8000408:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800040a:	f003 0304 	and.w	r3, r3, #4
 800040e:	607b      	str	r3, [r7, #4]
 8000410:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000412:	4b0c      	ldr	r3, [pc, #48]	@ (8000444 <MX_DMA_Init+0x50>)
 8000414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000416:	4a0b      	ldr	r2, [pc, #44]	@ (8000444 <MX_DMA_Init+0x50>)
 8000418:	f043 0301 	orr.w	r3, r3, #1
 800041c:	6493      	str	r3, [r2, #72]	@ 0x48
 800041e:	4b09      	ldr	r3, [pc, #36]	@ (8000444 <MX_DMA_Init+0x50>)
 8000420:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000422:	f003 0301 	and.w	r3, r3, #1
 8000426:	603b      	str	r3, [r7, #0]
 8000428:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800042a:	2200      	movs	r2, #0
 800042c:	2100      	movs	r1, #0
 800042e:	200b      	movs	r0, #11
 8000430:	f001 fed9 	bl	80021e6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000434:	200b      	movs	r0, #11
 8000436:	f001 fef2 	bl	800221e <HAL_NVIC_EnableIRQ>

}
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}
 8000442:	bf00      	nop
 8000444:	40021000 	.word	0x40021000

08000448 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000448:	b580      	push	{r7, lr}
 800044a:	b088      	sub	sp, #32
 800044c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800044e:	f107 030c 	add.w	r3, r7, #12
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
 8000456:	605a      	str	r2, [r3, #4]
 8000458:	609a      	str	r2, [r3, #8]
 800045a:	60da      	str	r2, [r3, #12]
 800045c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800045e:	4b14      	ldr	r3, [pc, #80]	@ (80004b0 <MX_GPIO_Init+0x68>)
 8000460:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000462:	4a13      	ldr	r2, [pc, #76]	@ (80004b0 <MX_GPIO_Init+0x68>)
 8000464:	f043 0301 	orr.w	r3, r3, #1
 8000468:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800046a:	4b11      	ldr	r3, [pc, #68]	@ (80004b0 <MX_GPIO_Init+0x68>)
 800046c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800046e:	f003 0301 	and.w	r3, r3, #1
 8000472:	60bb      	str	r3, [r7, #8]
 8000474:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000476:	4b0e      	ldr	r3, [pc, #56]	@ (80004b0 <MX_GPIO_Init+0x68>)
 8000478:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800047a:	4a0d      	ldr	r2, [pc, #52]	@ (80004b0 <MX_GPIO_Init+0x68>)
 800047c:	f043 0320 	orr.w	r3, r3, #32
 8000480:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000482:	4b0b      	ldr	r3, [pc, #44]	@ (80004b0 <MX_GPIO_Init+0x68>)
 8000484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000486:	f003 0320 	and.w	r3, r3, #32
 800048a:	607b      	str	r3, [r7, #4]
 800048c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pins : REWIND_Pin PAUSE_Pin FORWARD_Pin */
  GPIO_InitStruct.Pin = REWIND_Pin|PAUSE_Pin|FORWARD_Pin;
 800048e:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000492:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000494:	2300      	movs	r3, #0
 8000496:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000498:	2300      	movs	r3, #0
 800049a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800049c:	f107 030c 	add.w	r3, r7, #12
 80004a0:	4619      	mov	r1, r3
 80004a2:	4804      	ldr	r0, [pc, #16]	@ (80004b4 <MX_GPIO_Init+0x6c>)
 80004a4:	f002 f948 	bl	8002738 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80004a8:	bf00      	nop
 80004aa:	3720      	adds	r7, #32
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	40021000 	.word	0x40021000
 80004b4:	48001400 	.word	0x48001400

080004b8 <HAL_ADC_ConvCpltCallback>:
        forward_flag = 1;
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80004b8:	b480      	push	{r7}
 80004ba:	b083      	sub	sp, #12
 80004bc:	af00      	add	r7, sp, #0
 80004be:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a07      	ldr	r2, [pc, #28]	@ (80004e4 <HAL_ADC_ConvCpltCallback+0x2c>)
 80004c6:	4293      	cmp	r3, r2
 80004c8:	d105      	bne.n	80004d6 <HAL_ADC_ConvCpltCallback+0x1e>
    {

        adc_irq_count++;
 80004ca:	4b07      	ldr	r3, [pc, #28]	@ (80004e8 <HAL_ADC_ConvCpltCallback+0x30>)
 80004cc:	681b      	ldr	r3, [r3, #0]
 80004ce:	3301      	adds	r3, #1
 80004d0:	4a05      	ldr	r2, [pc, #20]	@ (80004e8 <HAL_ADC_ConvCpltCallback+0x30>)
 80004d2:	6013      	str	r3, [r2, #0]

        // breakpoint here if debugging
        __NOP();
 80004d4:	bf00      	nop
    }
}
 80004d6:	bf00      	nop
 80004d8:	370c      	adds	r7, #12
 80004da:	46bd      	mov	sp, r7
 80004dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e0:	4770      	bx	lr
 80004e2:	bf00      	nop
 80004e4:	50040000 	.word	0x50040000
 80004e8:	200400f8 	.word	0x200400f8

080004ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004ec:	b480      	push	{r7}
 80004ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004f0:	b672      	cpsid	i
}
 80004f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004f4:	bf00      	nop
 80004f6:	e7fd      	b.n	80004f4 <Error_Handler+0x8>

080004f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004f8:	b480      	push	{r7}
 80004fa:	b083      	sub	sp, #12
 80004fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004fe:	4b0f      	ldr	r3, [pc, #60]	@ (800053c <HAL_MspInit+0x44>)
 8000500:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000502:	4a0e      	ldr	r2, [pc, #56]	@ (800053c <HAL_MspInit+0x44>)
 8000504:	f043 0301 	orr.w	r3, r3, #1
 8000508:	6613      	str	r3, [r2, #96]	@ 0x60
 800050a:	4b0c      	ldr	r3, [pc, #48]	@ (800053c <HAL_MspInit+0x44>)
 800050c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800050e:	f003 0301 	and.w	r3, r3, #1
 8000512:	607b      	str	r3, [r7, #4]
 8000514:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000516:	4b09      	ldr	r3, [pc, #36]	@ (800053c <HAL_MspInit+0x44>)
 8000518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800051a:	4a08      	ldr	r2, [pc, #32]	@ (800053c <HAL_MspInit+0x44>)
 800051c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000520:	6593      	str	r3, [r2, #88]	@ 0x58
 8000522:	4b06      	ldr	r3, [pc, #24]	@ (800053c <HAL_MspInit+0x44>)
 8000524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000526:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800052a:	603b      	str	r3, [r7, #0]
 800052c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800052e:	bf00      	nop
 8000530:	370c      	adds	r7, #12
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	40021000 	.word	0x40021000

08000540 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b0ae      	sub	sp, #184	@ 0xb8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000548:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800054c:	2200      	movs	r2, #0
 800054e:	601a      	str	r2, [r3, #0]
 8000550:	605a      	str	r2, [r3, #4]
 8000552:	609a      	str	r2, [r3, #8]
 8000554:	60da      	str	r2, [r3, #12]
 8000556:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000558:	f107 0310 	add.w	r3, r7, #16
 800055c:	2294      	movs	r2, #148	@ 0x94
 800055e:	2100      	movs	r1, #0
 8000560:	4618      	mov	r0, r3
 8000562:	f003 fef7 	bl	8004354 <memset>
  if(hadc->Instance==ADC1)
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	4a41      	ldr	r2, [pc, #260]	@ (8000670 <HAL_ADC_MspInit+0x130>)
 800056c:	4293      	cmp	r3, r2
 800056e:	d17a      	bne.n	8000666 <HAL_ADC_MspInit+0x126>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000570:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000574:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000576:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800057a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800057e:	2301      	movs	r3, #1
 8000580:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000582:	2301      	movs	r3, #1
 8000584:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000586:	2310      	movs	r3, #16
 8000588:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800058a:	2302      	movs	r3, #2
 800058c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800058e:	2302      	movs	r3, #2
 8000590:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000592:	2302      	movs	r3, #2
 8000594:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000596:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800059a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800059c:	f107 0310 	add.w	r3, r7, #16
 80005a0:	4618      	mov	r0, r3
 80005a2:	f003 f9bf 	bl	8003924 <HAL_RCCEx_PeriphCLKConfig>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	d001      	beq.n	80005b0 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80005ac:	f7ff ff9e 	bl	80004ec <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80005b0:	4b30      	ldr	r3, [pc, #192]	@ (8000674 <HAL_ADC_MspInit+0x134>)
 80005b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b4:	4a2f      	ldr	r2, [pc, #188]	@ (8000674 <HAL_ADC_MspInit+0x134>)
 80005b6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80005ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005bc:	4b2d      	ldr	r3, [pc, #180]	@ (8000674 <HAL_ADC_MspInit+0x134>)
 80005be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80005c4:	60fb      	str	r3, [r7, #12]
 80005c6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80005c8:	4b2a      	ldr	r3, [pc, #168]	@ (8000674 <HAL_ADC_MspInit+0x134>)
 80005ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005cc:	4a29      	ldr	r2, [pc, #164]	@ (8000674 <HAL_ADC_MspInit+0x134>)
 80005ce:	f043 0301 	orr.w	r3, r3, #1
 80005d2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005d4:	4b27      	ldr	r3, [pc, #156]	@ (8000674 <HAL_ADC_MspInit+0x134>)
 80005d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005d8:	f003 0301 	and.w	r3, r3, #1
 80005dc:	60bb      	str	r3, [r7, #8]
 80005de:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = LOW_FILTER_Pin|MID_FILTER_Pin|HIGH_FILTER_Pin|DYNAMIC_FILTER_Pin;
 80005e0:	230f      	movs	r3, #15
 80005e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80005e6:	230b      	movs	r3, #11
 80005e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ec:	2300      	movs	r3, #0
 80005ee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f2:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80005f6:	4619      	mov	r1, r3
 80005f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005fc:	f002 f89c 	bl	8002738 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000600:	4b1d      	ldr	r3, [pc, #116]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 8000602:	4a1e      	ldr	r2, [pc, #120]	@ (800067c <HAL_ADC_MspInit+0x13c>)
 8000604:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000606:	4b1c      	ldr	r3, [pc, #112]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 8000608:	2205      	movs	r2, #5
 800060a:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800060c:	4b1a      	ldr	r3, [pc, #104]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000612:	4b19      	ldr	r3, [pc, #100]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 8000614:	2200      	movs	r2, #0
 8000616:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000618:	4b17      	ldr	r3, [pc, #92]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 800061a:	2280      	movs	r2, #128	@ 0x80
 800061c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800061e:	4b16      	ldr	r3, [pc, #88]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 8000620:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000624:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000626:	4b14      	ldr	r3, [pc, #80]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 8000628:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800062c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800062e:	4b12      	ldr	r3, [pc, #72]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 8000630:	2220      	movs	r2, #32
 8000632:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8000634:	4b10      	ldr	r3, [pc, #64]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 8000636:	2200      	movs	r2, #0
 8000638:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800063a:	480f      	ldr	r0, [pc, #60]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 800063c:	f001 fe0a 	bl	8002254 <HAL_DMA_Init>
 8000640:	4603      	mov	r3, r0
 8000642:	2b00      	cmp	r3, #0
 8000644:	d001      	beq.n	800064a <HAL_ADC_MspInit+0x10a>
    {
      Error_Handler();
 8000646:	f7ff ff51 	bl	80004ec <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	4a0a      	ldr	r2, [pc, #40]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 800064e:	651a      	str	r2, [r3, #80]	@ 0x50
 8000650:	4a09      	ldr	r2, [pc, #36]	@ (8000678 <HAL_ADC_MspInit+0x138>)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8000656:	2200      	movs	r2, #0
 8000658:	2100      	movs	r1, #0
 800065a:	2012      	movs	r0, #18
 800065c:	f001 fdc3 	bl	80021e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8000660:	2012      	movs	r0, #18
 8000662:	f001 fddc 	bl	800221e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000666:	bf00      	nop
 8000668:	37b8      	adds	r7, #184	@ 0xb8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	50040000 	.word	0x50040000
 8000674:	40021000 	.word	0x40021000
 8000678:	20040090 	.word	0x20040090
 800067c:	40020008 	.word	0x40020008

08000680 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000680:	b480      	push	{r7}
 8000682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <NMI_Handler+0x4>

08000688 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800068c:	bf00      	nop
 800068e:	e7fd      	b.n	800068c <HardFault_Handler+0x4>

08000690 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000694:	bf00      	nop
 8000696:	e7fd      	b.n	8000694 <MemManage_Handler+0x4>

08000698 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800069c:	bf00      	nop
 800069e:	e7fd      	b.n	800069c <BusFault_Handler+0x4>

080006a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006a4:	bf00      	nop
 80006a6:	e7fd      	b.n	80006a4 <UsageFault_Handler+0x4>

080006a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80006a8:	b480      	push	{r7}
 80006aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80006ac:	bf00      	nop
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr

080006b6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006b6:	b480      	push	{r7}
 80006b8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006ba:	bf00      	nop
 80006bc:	46bd      	mov	sp, r7
 80006be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c2:	4770      	bx	lr

080006c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80006c4:	b480      	push	{r7}
 80006c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80006c8:	bf00      	nop
 80006ca:	46bd      	mov	sp, r7
 80006cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d0:	4770      	bx	lr

080006d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006d2:	b580      	push	{r7, lr}
 80006d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006d6:	f000 f8a7 	bl	8000828 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80006e4:	4802      	ldr	r0, [pc, #8]	@ (80006f0 <DMA1_Channel1_IRQHandler+0x10>)
 80006e6:	f001 fed8 	bl	800249a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	20040090 	.word	0x20040090

080006f4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80006f8:	4802      	ldr	r0, [pc, #8]	@ (8000704 <ADC1_IRQHandler+0x10>)
 80006fa:	f000 fc93 	bl	8001024 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80006fe:	bf00      	nop
 8000700:	bd80      	pop	{r7, pc}
 8000702:	bf00      	nop
 8000704:	20040028 	.word	0x20040028

08000708 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800070c:	4b06      	ldr	r3, [pc, #24]	@ (8000728 <SystemInit+0x20>)
 800070e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000712:	4a05      	ldr	r2, [pc, #20]	@ (8000728 <SystemInit+0x20>)
 8000714:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000718:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800071c:	bf00      	nop
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800072c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000764 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000730:	f7ff ffea 	bl	8000708 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000734:	480c      	ldr	r0, [pc, #48]	@ (8000768 <LoopForever+0x6>)
  ldr r1, =_edata
 8000736:	490d      	ldr	r1, [pc, #52]	@ (800076c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000738:	4a0d      	ldr	r2, [pc, #52]	@ (8000770 <LoopForever+0xe>)
  movs r3, #0
 800073a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800073c:	e002      	b.n	8000744 <LoopCopyDataInit>

0800073e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800073e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000740:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000742:	3304      	adds	r3, #4

08000744 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000744:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000746:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000748:	d3f9      	bcc.n	800073e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800074a:	4a0a      	ldr	r2, [pc, #40]	@ (8000774 <LoopForever+0x12>)
  ldr r4, =_ebss
 800074c:	4c0a      	ldr	r4, [pc, #40]	@ (8000778 <LoopForever+0x16>)
  movs r3, #0
 800074e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000750:	e001      	b.n	8000756 <LoopFillZerobss>

08000752 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000752:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000754:	3204      	adds	r2, #4

08000756 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000756:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000758:	d3fb      	bcc.n	8000752 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800075a:	f003 fe03 	bl	8004364 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800075e:	f7ff fd4d 	bl	80001fc <main>

08000762 <LoopForever>:

LoopForever:
    b LoopForever
 8000762:	e7fe      	b.n	8000762 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000764:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000768:	20040000 	.word	0x20040000
  ldr r1, =_edata
 800076c:	2004000c 	.word	0x2004000c
  ldr r2, =_sidata
 8000770:	0800440c 	.word	0x0800440c
  ldr r2, =_sbss
 8000774:	2004000c 	.word	0x2004000c
  ldr r4, =_ebss
 8000778:	20040104 	.word	0x20040104

0800077c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800077c:	e7fe      	b.n	800077c <CAN1_RX0_IRQHandler>

0800077e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800077e:	b580      	push	{r7, lr}
 8000780:	b082      	sub	sp, #8
 8000782:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000784:	2300      	movs	r3, #0
 8000786:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000788:	2003      	movs	r0, #3
 800078a:	f001 fd21 	bl	80021d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800078e:	200f      	movs	r0, #15
 8000790:	f000 f80e 	bl	80007b0 <HAL_InitTick>
 8000794:	4603      	mov	r3, r0
 8000796:	2b00      	cmp	r3, #0
 8000798:	d002      	beq.n	80007a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800079a:	2301      	movs	r3, #1
 800079c:	71fb      	strb	r3, [r7, #7]
 800079e:	e001      	b.n	80007a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007a0:	f7ff feaa 	bl	80004f8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007a4:	79fb      	ldrb	r3, [r7, #7]
}
 80007a6:	4618      	mov	r0, r3
 80007a8:	3708      	adds	r7, #8
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
	...

080007b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b084      	sub	sp, #16
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007b8:	2300      	movs	r3, #0
 80007ba:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80007bc:	4b17      	ldr	r3, [pc, #92]	@ (800081c <HAL_InitTick+0x6c>)
 80007be:	781b      	ldrb	r3, [r3, #0]
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d023      	beq.n	800080c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80007c4:	4b16      	ldr	r3, [pc, #88]	@ (8000820 <HAL_InitTick+0x70>)
 80007c6:	681a      	ldr	r2, [r3, #0]
 80007c8:	4b14      	ldr	r3, [pc, #80]	@ (800081c <HAL_InitTick+0x6c>)
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	4619      	mov	r1, r3
 80007ce:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80007d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80007da:	4618      	mov	r0, r3
 80007dc:	f001 fd2d 	bl	800223a <HAL_SYSTICK_Config>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d10f      	bne.n	8000806 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	2b0f      	cmp	r3, #15
 80007ea:	d809      	bhi.n	8000800 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007ec:	2200      	movs	r2, #0
 80007ee:	6879      	ldr	r1, [r7, #4]
 80007f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80007f4:	f001 fcf7 	bl	80021e6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007f8:	4a0a      	ldr	r2, [pc, #40]	@ (8000824 <HAL_InitTick+0x74>)
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	6013      	str	r3, [r2, #0]
 80007fe:	e007      	b.n	8000810 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000800:	2301      	movs	r3, #1
 8000802:	73fb      	strb	r3, [r7, #15]
 8000804:	e004      	b.n	8000810 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000806:	2301      	movs	r3, #1
 8000808:	73fb      	strb	r3, [r7, #15]
 800080a:	e001      	b.n	8000810 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800080c:	2301      	movs	r3, #1
 800080e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000810:	7bfb      	ldrb	r3, [r7, #15]
}
 8000812:	4618      	mov	r0, r3
 8000814:	3710      	adds	r7, #16
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	20040008 	.word	0x20040008
 8000820:	20040000 	.word	0x20040000
 8000824:	20040004 	.word	0x20040004

08000828 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800082c:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <HAL_IncTick+0x20>)
 800082e:	781b      	ldrb	r3, [r3, #0]
 8000830:	461a      	mov	r2, r3
 8000832:	4b06      	ldr	r3, [pc, #24]	@ (800084c <HAL_IncTick+0x24>)
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	4413      	add	r3, r2
 8000838:	4a04      	ldr	r2, [pc, #16]	@ (800084c <HAL_IncTick+0x24>)
 800083a:	6013      	str	r3, [r2, #0]
}
 800083c:	bf00      	nop
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	20040008 	.word	0x20040008
 800084c:	20040100 	.word	0x20040100

08000850 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
  return uwTick;
 8000854:	4b03      	ldr	r3, [pc, #12]	@ (8000864 <HAL_GetTick+0x14>)
 8000856:	681b      	ldr	r3, [r3, #0]
}
 8000858:	4618      	mov	r0, r3
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr
 8000862:	bf00      	nop
 8000864:	20040100 	.word	0x20040100

08000868 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8000868:	b480      	push	{r7}
 800086a:	b083      	sub	sp, #12
 800086c:	af00      	add	r7, sp, #0
 800086e:	6078      	str	r0, [r7, #4]
 8000870:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	689b      	ldr	r3, [r3, #8]
 8000876:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	431a      	orrs	r2, r3
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	609a      	str	r2, [r3, #8]
}
 8000882:	bf00      	nop
 8000884:	370c      	adds	r7, #12
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr

0800088e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800088e:	b480      	push	{r7}
 8000890:	b083      	sub	sp, #12
 8000892:	af00      	add	r7, sp, #0
 8000894:	6078      	str	r0, [r7, #4]
 8000896:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	689b      	ldr	r3, [r3, #8]
 800089c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	431a      	orrs	r2, r3
 80008a4:	687b      	ldr	r3, [r7, #4]
 80008a6:	609a      	str	r2, [r3, #8]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr

080008b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b083      	sub	sp, #12
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	689b      	ldr	r3, [r3, #8]
 80008c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	370c      	adds	r7, #12
 80008c8:	46bd      	mov	sp, r7
 80008ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ce:	4770      	bx	lr

080008d0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b087      	sub	sp, #28
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	60f8      	str	r0, [r7, #12]
 80008d8:	60b9      	str	r1, [r7, #8]
 80008da:	607a      	str	r2, [r7, #4]
 80008dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80008de:	68fb      	ldr	r3, [r7, #12]
 80008e0:	3360      	adds	r3, #96	@ 0x60
 80008e2:	461a      	mov	r2, r3
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	4413      	add	r3, r2
 80008ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80008ec:	697b      	ldr	r3, [r7, #20]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <LL_ADC_SetOffset+0x44>)
 80008f2:	4013      	ands	r3, r2
 80008f4:	687a      	ldr	r2, [r7, #4]
 80008f6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80008fa:	683a      	ldr	r2, [r7, #0]
 80008fc:	430a      	orrs	r2, r1
 80008fe:	4313      	orrs	r3, r2
 8000900:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8000904:	697b      	ldr	r3, [r7, #20]
 8000906:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8000908:	bf00      	nop
 800090a:	371c      	adds	r7, #28
 800090c:	46bd      	mov	sp, r7
 800090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000912:	4770      	bx	lr
 8000914:	03fff000 	.word	0x03fff000

08000918 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
 8000920:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	3360      	adds	r3, #96	@ 0x60
 8000926:	461a      	mov	r2, r3
 8000928:	683b      	ldr	r3, [r7, #0]
 800092a:	009b      	lsls	r3, r3, #2
 800092c:	4413      	add	r3, r2
 800092e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000930:	68fb      	ldr	r3, [r7, #12]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8000938:	4618      	mov	r0, r3
 800093a:	3714      	adds	r7, #20
 800093c:	46bd      	mov	sp, r7
 800093e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000942:	4770      	bx	lr

08000944 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8000944:	b480      	push	{r7}
 8000946:	b087      	sub	sp, #28
 8000948:	af00      	add	r7, sp, #0
 800094a:	60f8      	str	r0, [r7, #12]
 800094c:	60b9      	str	r1, [r7, #8]
 800094e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000950:	68fb      	ldr	r3, [r7, #12]
 8000952:	3360      	adds	r3, #96	@ 0x60
 8000954:	461a      	mov	r2, r3
 8000956:	68bb      	ldr	r3, [r7, #8]
 8000958:	009b      	lsls	r3, r3, #2
 800095a:	4413      	add	r3, r2
 800095c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800095e:	697b      	ldr	r3, [r7, #20]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8000966:	687b      	ldr	r3, [r7, #4]
 8000968:	431a      	orrs	r2, r3
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800096e:	bf00      	nop
 8000970:	371c      	adds	r7, #28
 8000972:	46bd      	mov	sp, r7
 8000974:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000978:	4770      	bx	lr

0800097a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800097a:	b480      	push	{r7}
 800097c:	b083      	sub	sp, #12
 800097e:	af00      	add	r7, sp, #0
 8000980:	6078      	str	r0, [r7, #4]
 8000982:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	695b      	ldr	r3, [r3, #20]
 8000988:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800098c:	683b      	ldr	r3, [r7, #0]
 800098e:	431a      	orrs	r2, r3
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	615a      	str	r2, [r3, #20]
}
 8000994:	bf00      	nop
 8000996:	370c      	adds	r7, #12
 8000998:	46bd      	mov	sp, r7
 800099a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800099e:	4770      	bx	lr

080009a0 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80009a0:	b480      	push	{r7}
 80009a2:	b083      	sub	sp, #12
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d101      	bne.n	80009b8 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80009b4:	2301      	movs	r3, #1
 80009b6:	e000      	b.n	80009ba <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80009b8:	2300      	movs	r3, #0
}
 80009ba:	4618      	mov	r0, r3
 80009bc:	370c      	adds	r7, #12
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80009c6:	b480      	push	{r7}
 80009c8:	b087      	sub	sp, #28
 80009ca:	af00      	add	r7, sp, #0
 80009cc:	60f8      	str	r0, [r7, #12]
 80009ce:	60b9      	str	r1, [r7, #8]
 80009d0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80009d2:	68fb      	ldr	r3, [r7, #12]
 80009d4:	3330      	adds	r3, #48	@ 0x30
 80009d6:	461a      	mov	r2, r3
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	0a1b      	lsrs	r3, r3, #8
 80009dc:	009b      	lsls	r3, r3, #2
 80009de:	f003 030c 	and.w	r3, r3, #12
 80009e2:	4413      	add	r3, r2
 80009e4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	68bb      	ldr	r3, [r7, #8]
 80009ec:	f003 031f 	and.w	r3, r3, #31
 80009f0:	211f      	movs	r1, #31
 80009f2:	fa01 f303 	lsl.w	r3, r1, r3
 80009f6:	43db      	mvns	r3, r3
 80009f8:	401a      	ands	r2, r3
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	0e9b      	lsrs	r3, r3, #26
 80009fe:	f003 011f 	and.w	r1, r3, #31
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	f003 031f 	and.w	r3, r3, #31
 8000a08:	fa01 f303 	lsl.w	r3, r1, r3
 8000a0c:	431a      	orrs	r2, r3
 8000a0e:	697b      	ldr	r3, [r7, #20]
 8000a10:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000a12:	bf00      	nop
 8000a14:	371c      	adds	r7, #28
 8000a16:	46bd      	mov	sp, r7
 8000a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a1c:	4770      	bx	lr

08000a1e <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000a1e:	b480      	push	{r7}
 8000a20:	b083      	sub	sp, #12
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a2a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d101      	bne.n	8000a36 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8000a32:	2301      	movs	r3, #1
 8000a34:	e000      	b.n	8000a38 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8000a36:	2300      	movs	r3, #0
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	370c      	adds	r7, #12
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a42:	4770      	bx	lr

08000a44 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000a44:	b480      	push	{r7}
 8000a46:	b087      	sub	sp, #28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	60f8      	str	r0, [r7, #12]
 8000a4c:	60b9      	str	r1, [r7, #8]
 8000a4e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	3314      	adds	r3, #20
 8000a54:	461a      	mov	r2, r3
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	0e5b      	lsrs	r3, r3, #25
 8000a5a:	009b      	lsls	r3, r3, #2
 8000a5c:	f003 0304 	and.w	r3, r3, #4
 8000a60:	4413      	add	r3, r2
 8000a62:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8000a64:	697b      	ldr	r3, [r7, #20]
 8000a66:	681a      	ldr	r2, [r3, #0]
 8000a68:	68bb      	ldr	r3, [r7, #8]
 8000a6a:	0d1b      	lsrs	r3, r3, #20
 8000a6c:	f003 031f 	and.w	r3, r3, #31
 8000a70:	2107      	movs	r1, #7
 8000a72:	fa01 f303 	lsl.w	r3, r1, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	401a      	ands	r2, r3
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	0d1b      	lsrs	r3, r3, #20
 8000a7e:	f003 031f 	and.w	r3, r3, #31
 8000a82:	6879      	ldr	r1, [r7, #4]
 8000a84:	fa01 f303 	lsl.w	r3, r1, r3
 8000a88:	431a      	orrs	r2, r3
 8000a8a:	697b      	ldr	r3, [r7, #20]
 8000a8c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000a8e:	bf00      	nop
 8000a90:	371c      	adds	r7, #28
 8000a92:	46bd      	mov	sp, r7
 8000a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a98:	4770      	bx	lr
	...

08000a9c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	b085      	sub	sp, #20
 8000aa0:	af00      	add	r7, sp, #0
 8000aa2:	60f8      	str	r0, [r7, #12]
 8000aa4:	60b9      	str	r1, [r7, #8]
 8000aa6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000aa8:	68fb      	ldr	r3, [r7, #12]
 8000aaa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000ab4:	43db      	mvns	r3, r3
 8000ab6:	401a      	ands	r2, r3
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	f003 0318 	and.w	r3, r3, #24
 8000abe:	4908      	ldr	r1, [pc, #32]	@ (8000ae0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000ac0:	40d9      	lsrs	r1, r3
 8000ac2:	68bb      	ldr	r3, [r7, #8]
 8000ac4:	400b      	ands	r3, r1
 8000ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000aca:	431a      	orrs	r2, r3
 8000acc:	68fb      	ldr	r3, [r7, #12]
 8000ace:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000ad2:	bf00      	nop
 8000ad4:	3714      	adds	r7, #20
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	0007ffff 	.word	0x0007ffff

08000ae4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	689b      	ldr	r3, [r3, #8]
 8000af0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8000af4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000af8:	687a      	ldr	r2, [r7, #4]
 8000afa:	6093      	str	r3, [r2, #8]
}
 8000afc:	bf00      	nop
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	689b      	ldr	r3, [r3, #8]
 8000b14:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b18:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b1c:	d101      	bne.n	8000b22 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e000      	b.n	8000b24 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000b22:	2300      	movs	r3, #0
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr

08000b30 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	689b      	ldr	r3, [r3, #8]
 8000b3c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8000b40:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b44:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000b4c:	bf00      	nop
 8000b4e:	370c      	adds	r7, #12
 8000b50:	46bd      	mov	sp, r7
 8000b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b56:	4770      	bx	lr

08000b58 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8000b6c:	d101      	bne.n	8000b72 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e000      	b.n	8000b74 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000b72:	2300      	movs	r3, #0
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr

08000b80 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000b80:	b480      	push	{r7}
 8000b82:	b083      	sub	sp, #12
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	689b      	ldr	r3, [r3, #8]
 8000b8c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000b90:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000b94:	f043 0201 	orr.w	r2, r3, #1
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000b9c:	bf00      	nop
 8000b9e:	370c      	adds	r7, #12
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba6:	4770      	bx	lr

08000ba8 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	689b      	ldr	r3, [r3, #8]
 8000bb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000bb8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000bbc:	f043 0202 	orr.w	r2, r3, #2
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000bc4:	bf00      	nop
 8000bc6:	370c      	adds	r7, #12
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bce:	4770      	bx	lr

08000bd0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	b083      	sub	sp, #12
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	689b      	ldr	r3, [r3, #8]
 8000bdc:	f003 0301 	and.w	r3, r3, #1
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d101      	bne.n	8000be8 <LL_ADC_IsEnabled+0x18>
 8000be4:	2301      	movs	r3, #1
 8000be6:	e000      	b.n	8000bea <LL_ADC_IsEnabled+0x1a>
 8000be8:	2300      	movs	r3, #0
}
 8000bea:	4618      	mov	r0, r3
 8000bec:	370c      	adds	r7, #12
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr

08000bf6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8000bf6:	b480      	push	{r7}
 8000bf8:	b083      	sub	sp, #12
 8000bfa:	af00      	add	r7, sp, #0
 8000bfc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	689b      	ldr	r3, [r3, #8]
 8000c02:	f003 0302 	and.w	r3, r3, #2
 8000c06:	2b02      	cmp	r3, #2
 8000c08:	d101      	bne.n	8000c0e <LL_ADC_IsDisableOngoing+0x18>
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e000      	b.n	8000c10 <LL_ADC_IsDisableOngoing+0x1a>
 8000c0e:	2300      	movs	r3, #0
}
 8000c10:	4618      	mov	r0, r3
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	689b      	ldr	r3, [r3, #8]
 8000c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000c2c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8000c30:	f043 0204 	orr.w	r2, r3, #4
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8000c38:	bf00      	nop
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	689b      	ldr	r3, [r3, #8]
 8000c50:	f003 0304 	and.w	r3, r3, #4
 8000c54:	2b04      	cmp	r3, #4
 8000c56:	d101      	bne.n	8000c5c <LL_ADC_REG_IsConversionOngoing+0x18>
 8000c58:	2301      	movs	r3, #1
 8000c5a:	e000      	b.n	8000c5e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	370c      	adds	r7, #12
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr

08000c6a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8000c6a:	b480      	push	{r7}
 8000c6c:	b083      	sub	sp, #12
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	689b      	ldr	r3, [r3, #8]
 8000c76:	f003 0308 	and.w	r3, r3, #8
 8000c7a:	2b08      	cmp	r3, #8
 8000c7c:	d101      	bne.n	8000c82 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8000c7e:	2301      	movs	r3, #1
 8000c80:	e000      	b.n	8000c84 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8000c82:	2300      	movs	r3, #0
}
 8000c84:	4618      	mov	r0, r3
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b088      	sub	sp, #32
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d101      	bne.n	8000caa <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	e129      	b.n	8000efe <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	691b      	ldr	r3, [r3, #16]
 8000cae:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d109      	bne.n	8000ccc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000cb8:	6878      	ldr	r0, [r7, #4]
 8000cba:	f7ff fc41 	bl	8000540 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff ff19 	bl	8000b08 <LL_ADC_IsDeepPowerDownEnabled>
 8000cd6:	4603      	mov	r3, r0
 8000cd8:	2b00      	cmp	r3, #0
 8000cda:	d004      	beq.n	8000ce6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	f7ff feff 	bl	8000ae4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	4618      	mov	r0, r3
 8000cec:	f7ff ff34 	bl	8000b58 <LL_ADC_IsInternalRegulatorEnabled>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d115      	bne.n	8000d22 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f7ff ff18 	bl	8000b30 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8000d00:	4b81      	ldr	r3, [pc, #516]	@ (8000f08 <HAL_ADC_Init+0x278>)
 8000d02:	681b      	ldr	r3, [r3, #0]
 8000d04:	099b      	lsrs	r3, r3, #6
 8000d06:	4a81      	ldr	r2, [pc, #516]	@ (8000f0c <HAL_ADC_Init+0x27c>)
 8000d08:	fba2 2303 	umull	r2, r3, r2, r3
 8000d0c:	099b      	lsrs	r3, r3, #6
 8000d0e:	3301      	adds	r3, #1
 8000d10:	005b      	lsls	r3, r3, #1
 8000d12:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000d14:	e002      	b.n	8000d1c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	3b01      	subs	r3, #1
 8000d1a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d1f9      	bne.n	8000d16 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	4618      	mov	r0, r3
 8000d28:	f7ff ff16 	bl	8000b58 <LL_ADC_IsInternalRegulatorEnabled>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d10d      	bne.n	8000d4e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d36:	f043 0210 	orr.w	r2, r3, #16
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000d42:	f043 0201 	orr.w	r2, r3, #1
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	4618      	mov	r0, r3
 8000d54:	f7ff ff76 	bl	8000c44 <LL_ADC_REG_IsConversionOngoing>
 8000d58:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5e:	f003 0310 	and.w	r3, r3, #16
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 80c2 	bne.w	8000eec <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000d68:	697b      	ldr	r3, [r7, #20]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	f040 80be 	bne.w	8000eec <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d74:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000d78:	f043 0202 	orr.w	r2, r3, #2
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f7ff ff23 	bl	8000bd0 <LL_ADC_IsEnabled>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d10b      	bne.n	8000da8 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000d90:	485f      	ldr	r0, [pc, #380]	@ (8000f10 <HAL_ADC_Init+0x280>)
 8000d92:	f7ff ff1d 	bl	8000bd0 <LL_ADC_IsEnabled>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d105      	bne.n	8000da8 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	685b      	ldr	r3, [r3, #4]
 8000da0:	4619      	mov	r1, r3
 8000da2:	485c      	ldr	r0, [pc, #368]	@ (8000f14 <HAL_ADC_Init+0x284>)
 8000da4:	f7ff fd60 	bl	8000868 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	7e5b      	ldrb	r3, [r3, #25]
 8000dac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000db2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8000db8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8000dbe:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dc6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000dd2:	2b01      	cmp	r3, #1
 8000dd4:	d106      	bne.n	8000de4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000dda:	3b01      	subs	r3, #1
 8000ddc:	045b      	lsls	r3, r3, #17
 8000dde:	69ba      	ldr	r2, [r7, #24]
 8000de0:	4313      	orrs	r3, r2
 8000de2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d009      	beq.n	8000e00 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000df0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000df8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000dfa:	69ba      	ldr	r2, [r7, #24]
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	681b      	ldr	r3, [r3, #0]
 8000e04:	68da      	ldr	r2, [r3, #12]
 8000e06:	4b44      	ldr	r3, [pc, #272]	@ (8000f18 <HAL_ADC_Init+0x288>)
 8000e08:	4013      	ands	r3, r2
 8000e0a:	687a      	ldr	r2, [r7, #4]
 8000e0c:	6812      	ldr	r2, [r2, #0]
 8000e0e:	69b9      	ldr	r1, [r7, #24]
 8000e10:	430b      	orrs	r3, r1
 8000e12:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	f7ff ff26 	bl	8000c6a <LL_ADC_INJ_IsConversionOngoing>
 8000e1e:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8000e20:	697b      	ldr	r3, [r7, #20]
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d140      	bne.n	8000ea8 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8000e26:	693b      	ldr	r3, [r7, #16]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d13d      	bne.n	8000ea8 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	7e1b      	ldrb	r3, [r3, #24]
 8000e34:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000e36:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000e3e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8000e40:	4313      	orrs	r3, r2
 8000e42:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	68db      	ldr	r3, [r3, #12]
 8000e4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000e4e:	f023 0306 	bic.w	r3, r3, #6
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	6812      	ldr	r2, [r2, #0]
 8000e56:	69b9      	ldr	r1, [r7, #24]
 8000e58:	430b      	orrs	r3, r1
 8000e5a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d118      	bne.n	8000e98 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	691b      	ldr	r3, [r3, #16]
 8000e6c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8000e70:	f023 0304 	bic.w	r3, r3, #4
 8000e74:	687a      	ldr	r2, [r7, #4]
 8000e76:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8000e7c:	4311      	orrs	r1, r2
 8000e7e:	687a      	ldr	r2, [r7, #4]
 8000e80:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8000e82:	4311      	orrs	r1, r2
 8000e84:	687a      	ldr	r2, [r7, #4]
 8000e86:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8000e88:	430a      	orrs	r2, r1
 8000e8a:	431a      	orrs	r2, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f042 0201 	orr.w	r2, r2, #1
 8000e94:	611a      	str	r2, [r3, #16]
 8000e96:	e007      	b.n	8000ea8 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	691a      	ldr	r2, [r3, #16]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f022 0201 	bic.w	r2, r2, #1
 8000ea6:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	691b      	ldr	r3, [r3, #16]
 8000eac:	2b01      	cmp	r3, #1
 8000eae:	d10c      	bne.n	8000eca <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb6:	f023 010f 	bic.w	r1, r3, #15
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	69db      	ldr	r3, [r3, #28]
 8000ebe:	1e5a      	subs	r2, r3, #1
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	430a      	orrs	r2, r1
 8000ec6:	631a      	str	r2, [r3, #48]	@ 0x30
 8000ec8:	e007      	b.n	8000eda <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	f022 020f 	bic.w	r2, r2, #15
 8000ed8:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ede:	f023 0303 	bic.w	r3, r3, #3
 8000ee2:	f043 0201 	orr.w	r2, r3, #1
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	659a      	str	r2, [r3, #88]	@ 0x58
 8000eea:	e007      	b.n	8000efc <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ef0:	f043 0210 	orr.w	r2, r3, #16
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8000efc:	7ffb      	ldrb	r3, [r7, #31]
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	3720      	adds	r7, #32
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bd80      	pop	{r7, pc}
 8000f06:	bf00      	nop
 8000f08:	20040000 	.word	0x20040000
 8000f0c:	053e2d63 	.word	0x053e2d63
 8000f10:	50040000 	.word	0x50040000
 8000f14:	50040300 	.word	0x50040300
 8000f18:	fff0c007 	.word	0xfff0c007

08000f1c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b086      	sub	sp, #24
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	60f8      	str	r0, [r7, #12]
 8000f24:	60b9      	str	r1, [r7, #8]
 8000f26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000f28:	68fb      	ldr	r3, [r7, #12]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fe89 	bl	8000c44 <LL_ADC_REG_IsConversionOngoing>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d167      	bne.n	8001008 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000f3e:	2b01      	cmp	r3, #1
 8000f40:	d101      	bne.n	8000f46 <HAL_ADC_Start_DMA+0x2a>
 8000f42:	2302      	movs	r3, #2
 8000f44:	e063      	b.n	800100e <HAL_ADC_Start_DMA+0xf2>
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	2201      	movs	r2, #1
 8000f4a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8000f4e:	68f8      	ldr	r0, [r7, #12]
 8000f50:	f000 fe36 	bl	8001bc0 <ADC_Enable>
 8000f54:	4603      	mov	r3, r0
 8000f56:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8000f58:	7dfb      	ldrb	r3, [r7, #23]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d14f      	bne.n	8000ffe <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f62:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000f66:	f023 0301 	bic.w	r3, r3, #1
 8000f6a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8000f72:	68fb      	ldr	r3, [r7, #12]
 8000f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000f76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d006      	beq.n	8000f8c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000f82:	f023 0206 	bic.w	r2, r3, #6
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	65da      	str	r2, [r3, #92]	@ 0x5c
 8000f8a:	e002      	b.n	8000f92 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f96:	4a20      	ldr	r2, [pc, #128]	@ (8001018 <HAL_ADC_Start_DMA+0xfc>)
 8000f98:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800101c <HAL_ADC_Start_DMA+0x100>)
 8000fa0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000fa6:	4a1e      	ldr	r2, [pc, #120]	@ (8001020 <HAL_ADC_Start_DMA+0x104>)
 8000fa8:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	221c      	movs	r2, #28
 8000fb0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	685a      	ldr	r2, [r3, #4]
 8000fc0:	68fb      	ldr	r3, [r7, #12]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f042 0210 	orr.w	r2, r2, #16
 8000fc8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	68da      	ldr	r2, [r3, #12]
 8000fd0:	68fb      	ldr	r3, [r7, #12]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f042 0201 	orr.w	r2, r2, #1
 8000fd8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	3340      	adds	r3, #64	@ 0x40
 8000fe4:	4619      	mov	r1, r3
 8000fe6:	68ba      	ldr	r2, [r7, #8]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	f001 f9db 	bl	80023a4 <HAL_DMA_Start_IT>
 8000fee:	4603      	mov	r3, r0
 8000ff0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff fe10 	bl	8000c1c <LL_ADC_REG_StartConversion>
 8000ffc:	e006      	b.n	800100c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	2200      	movs	r2, #0
 8001002:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001006:	e001      	b.n	800100c <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001008:	2302      	movs	r3, #2
 800100a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800100c:	7dfb      	ldrb	r3, [r7, #23]
}
 800100e:	4618      	mov	r0, r3
 8001010:	3718      	adds	r7, #24
 8001012:	46bd      	mov	sp, r7
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	08001d8b 	.word	0x08001d8b
 800101c:	08001e63 	.word	0x08001e63
 8001020:	08001e7f 	.word	0x08001e7f

08001024 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b088      	sub	sp, #32
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800102c:	2300      	movs	r3, #0
 800102e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001040:	69bb      	ldr	r3, [r7, #24]
 8001042:	f003 0302 	and.w	r3, r3, #2
 8001046:	2b00      	cmp	r3, #0
 8001048:	d017      	beq.n	800107a <HAL_ADC_IRQHandler+0x56>
 800104a:	697b      	ldr	r3, [r7, #20]
 800104c:	f003 0302 	and.w	r3, r3, #2
 8001050:	2b00      	cmp	r3, #0
 8001052:	d012      	beq.n	800107a <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001058:	f003 0310 	and.w	r3, r3, #16
 800105c:	2b00      	cmp	r3, #0
 800105e:	d105      	bne.n	800106c <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001064:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f000 ffd5 	bl	800201c <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	2202      	movs	r2, #2
 8001078:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800107a:	69bb      	ldr	r3, [r7, #24]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	2b00      	cmp	r3, #0
 8001082:	d004      	beq.n	800108e <HAL_ADC_IRQHandler+0x6a>
 8001084:	697b      	ldr	r3, [r7, #20]
 8001086:	f003 0304 	and.w	r3, r3, #4
 800108a:	2b00      	cmp	r3, #0
 800108c:	d109      	bne.n	80010a2 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800108e:	69bb      	ldr	r3, [r7, #24]
 8001090:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001094:	2b00      	cmp	r3, #0
 8001096:	d05e      	beq.n	8001156 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001098:	697b      	ldr	r3, [r7, #20]
 800109a:	f003 0308 	and.w	r3, r3, #8
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d059      	beq.n	8001156 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010a6:	f003 0310 	and.w	r3, r3, #16
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d105      	bne.n	80010ba <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010b2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4618      	mov	r0, r3
 80010c0:	f7ff fc6e 	bl	80009a0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d03e      	beq.n	8001148 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	68db      	ldr	r3, [r3, #12]
 80010d0:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80010d2:	693b      	ldr	r3, [r7, #16]
 80010d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d135      	bne.n	8001148 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	f003 0308 	and.w	r3, r3, #8
 80010e6:	2b08      	cmp	r3, #8
 80010e8:	d12e      	bne.n	8001148 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	4618      	mov	r0, r3
 80010f0:	f7ff fda8 	bl	8000c44 <LL_ADC_REG_IsConversionOngoing>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d11a      	bne.n	8001130 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	685a      	ldr	r2, [r3, #4]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f022 020c 	bic.w	r2, r2, #12
 8001108:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800110e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800111a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800111e:	2b00      	cmp	r3, #0
 8001120:	d112      	bne.n	8001148 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001126:	f043 0201 	orr.w	r2, r3, #1
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	659a      	str	r2, [r3, #88]	@ 0x58
 800112e:	e00b      	b.n	8001148 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001134:	f043 0210 	orr.w	r2, r3, #16
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001140:	f043 0201 	orr.w	r2, r3, #1
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001148:	6878      	ldr	r0, [r7, #4]
 800114a:	f7ff f9b5 	bl	80004b8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	220c      	movs	r2, #12
 8001154:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	f003 0320 	and.w	r3, r3, #32
 800115c:	2b00      	cmp	r3, #0
 800115e:	d004      	beq.n	800116a <HAL_ADC_IRQHandler+0x146>
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	f003 0320 	and.w	r3, r3, #32
 8001166:	2b00      	cmp	r3, #0
 8001168:	d109      	bne.n	800117e <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800116a:	69bb      	ldr	r3, [r7, #24]
 800116c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8001170:	2b00      	cmp	r3, #0
 8001172:	d072      	beq.n	800125a <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800117a:	2b00      	cmp	r3, #0
 800117c:	d06d      	beq.n	800125a <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001182:	f003 0310 	and.w	r3, r3, #16
 8001186:	2b00      	cmp	r3, #0
 8001188:	d105      	bne.n	8001196 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800118e:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff fc3f 	bl	8000a1e <LL_ADC_INJ_IsTriggerSourceSWStart>
 80011a0:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff fbfa 	bl	80009a0 <LL_ADC_REG_IsTriggerSourceSWStart>
 80011ac:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 80011b6:	68fb      	ldr	r3, [r7, #12]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d047      	beq.n	800124c <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d007      	beq.n	80011d6 <HAL_ADC_IRQHandler+0x1b2>
 80011c6:	68bb      	ldr	r3, [r7, #8]
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d03f      	beq.n	800124c <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 80011cc:	693b      	ldr	r3, [r7, #16]
 80011ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d13a      	bne.n	800124c <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011e0:	2b40      	cmp	r3, #64	@ 0x40
 80011e2:	d133      	bne.n	800124c <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d12e      	bne.n	800124c <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4618      	mov	r0, r3
 80011f4:	f7ff fd39 	bl	8000c6a <LL_ADC_INJ_IsConversionOngoing>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d11a      	bne.n	8001234 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	685a      	ldr	r2, [r3, #4]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800120c:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001212:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800121e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001222:	2b00      	cmp	r3, #0
 8001224:	d112      	bne.n	800124c <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122a:	f043 0201 	orr.w	r2, r3, #1
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	659a      	str	r2, [r3, #88]	@ 0x58
 8001232:	e00b      	b.n	800124c <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001238:	f043 0210 	orr.w	r2, r3, #16
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001244:	f043 0201 	orr.w	r2, r3, #1
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 febd 	bl	8001fcc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	2260      	movs	r2, #96	@ 0x60
 8001258:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800125a:	69bb      	ldr	r3, [r7, #24]
 800125c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001260:	2b00      	cmp	r3, #0
 8001262:	d011      	beq.n	8001288 <HAL_ADC_IRQHandler+0x264>
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800126a:	2b00      	cmp	r3, #0
 800126c:	d00c      	beq.n	8001288 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001272:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800127a:	6878      	ldr	r0, [r7, #4]
 800127c:	f000 f890 	bl	80013a0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	2280      	movs	r2, #128	@ 0x80
 8001286:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001288:	69bb      	ldr	r3, [r7, #24]
 800128a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800128e:	2b00      	cmp	r3, #0
 8001290:	d012      	beq.n	80012b8 <HAL_ADC_IRQHandler+0x294>
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001298:	2b00      	cmp	r3, #0
 800129a:	d00d      	beq.n	80012b8 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012a0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80012a8:	6878      	ldr	r0, [r7, #4]
 80012aa:	f000 fea3 	bl	8001ff4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012b6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80012b8:	69bb      	ldr	r3, [r7, #24]
 80012ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d012      	beq.n	80012e8 <HAL_ADC_IRQHandler+0x2c4>
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d00d      	beq.n	80012e8 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012d0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80012d8:	6878      	ldr	r0, [r7, #4]
 80012da:	f000 fe95 	bl	8002008 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80012e6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80012e8:	69bb      	ldr	r3, [r7, #24]
 80012ea:	f003 0310 	and.w	r3, r3, #16
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d02a      	beq.n	8001348 <HAL_ADC_IRQHandler+0x324>
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	f003 0310 	and.w	r3, r3, #16
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d025      	beq.n	8001348 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001300:	2b00      	cmp	r3, #0
 8001302:	d102      	bne.n	800130a <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8001304:	2301      	movs	r3, #1
 8001306:	61fb      	str	r3, [r7, #28]
 8001308:	e008      	b.n	800131c <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	f003 0301 	and.w	r3, r3, #1
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8001318:	2301      	movs	r3, #1
 800131a:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 800131c:	69fb      	ldr	r3, [r7, #28]
 800131e:	2b01      	cmp	r3, #1
 8001320:	d10e      	bne.n	8001340 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001326:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001332:	f043 0202 	orr.w	r2, r3, #2
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800133a:	6878      	ldr	r0, [r7, #4]
 800133c:	f000 f83a 	bl	80013b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	2210      	movs	r2, #16
 8001346:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800134e:	2b00      	cmp	r3, #0
 8001350:	d018      	beq.n	8001384 <HAL_ADC_IRQHandler+0x360>
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001358:	2b00      	cmp	r3, #0
 800135a:	d013      	beq.n	8001384 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001360:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800136c:	f043 0208 	orr.w	r2, r3, #8
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800137c:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f000 fe2e 	bl	8001fe0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8001384:	bf00      	nop
 8001386:	3720      	adds	r7, #32
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}

0800138c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800138c:	b480      	push	{r7}
 800138e:	b083      	sub	sp, #12
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr

080013a0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b2:	4770      	bx	lr

080013b4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80013bc:	bf00      	nop
 80013be:	370c      	adds	r7, #12
 80013c0:	46bd      	mov	sp, r7
 80013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c6:	4770      	bx	lr

080013c8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	b0b6      	sub	sp, #216	@ 0xd8
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
 80013d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80013d8:	2300      	movs	r3, #0
 80013da:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80013e2:	2b01      	cmp	r3, #1
 80013e4:	d101      	bne.n	80013ea <HAL_ADC_ConfigChannel+0x22>
 80013e6:	2302      	movs	r3, #2
 80013e8:	e3d5      	b.n	8001b96 <HAL_ADC_ConfigChannel+0x7ce>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2201      	movs	r2, #1
 80013ee:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff fc24 	bl	8000c44 <LL_ADC_REG_IsConversionOngoing>
 80013fc:	4603      	mov	r3, r0
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f040 83ba 	bne.w	8001b78 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	2b05      	cmp	r3, #5
 8001412:	d824      	bhi.n	800145e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	3b02      	subs	r3, #2
 800141a:	2b03      	cmp	r3, #3
 800141c:	d81b      	bhi.n	8001456 <HAL_ADC_ConfigChannel+0x8e>
 800141e:	a201      	add	r2, pc, #4	@ (adr r2, 8001424 <HAL_ADC_ConfigChannel+0x5c>)
 8001420:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001424:	08001435 	.word	0x08001435
 8001428:	0800143d 	.word	0x0800143d
 800142c:	08001445 	.word	0x08001445
 8001430:	0800144d 	.word	0x0800144d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001434:	230c      	movs	r3, #12
 8001436:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800143a:	e010      	b.n	800145e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800143c:	2312      	movs	r3, #18
 800143e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001442:	e00c      	b.n	800145e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001444:	2318      	movs	r3, #24
 8001446:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800144a:	e008      	b.n	800145e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800144c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001450:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001454:	e003      	b.n	800145e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001456:	2306      	movs	r3, #6
 8001458:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800145c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	6818      	ldr	r0, [r3, #0]
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800146c:	f7ff faab 	bl	80009c6 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4618      	mov	r0, r3
 8001476:	f7ff fbe5 	bl	8000c44 <LL_ADC_REG_IsConversionOngoing>
 800147a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4618      	mov	r0, r3
 8001484:	f7ff fbf1 	bl	8000c6a <LL_ADC_INJ_IsConversionOngoing>
 8001488:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800148c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001490:	2b00      	cmp	r3, #0
 8001492:	f040 81bf 	bne.w	8001814 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001496:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800149a:	2b00      	cmp	r3, #0
 800149c:	f040 81ba 	bne.w	8001814 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80014a8:	d10f      	bne.n	80014ca <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6818      	ldr	r0, [r3, #0]
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	2200      	movs	r2, #0
 80014b4:	4619      	mov	r1, r3
 80014b6:	f7ff fac5 	bl	8000a44 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff fa59 	bl	800097a <LL_ADC_SetSamplingTimeCommonConfig>
 80014c8:	e00e      	b.n	80014e8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6818      	ldr	r0, [r3, #0]
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	6819      	ldr	r1, [r3, #0]
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	461a      	mov	r2, r3
 80014d8:	f7ff fab4 	bl	8000a44 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff fa49 	bl	800097a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	695a      	ldr	r2, [r3, #20]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	08db      	lsrs	r3, r3, #3
 80014f4:	f003 0303 	and.w	r3, r3, #3
 80014f8:	005b      	lsls	r3, r3, #1
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001502:	683b      	ldr	r3, [r7, #0]
 8001504:	691b      	ldr	r3, [r3, #16]
 8001506:	2b04      	cmp	r3, #4
 8001508:	d00a      	beq.n	8001520 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6818      	ldr	r0, [r3, #0]
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	6919      	ldr	r1, [r3, #16]
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800151a:	f7ff f9d9 	bl	80008d0 <LL_ADC_SetOffset>
 800151e:	e179      	b.n	8001814 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	2100      	movs	r1, #0
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff f9f6 	bl	8000918 <LL_ADC_GetOffsetChannel>
 800152c:	4603      	mov	r3, r0
 800152e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001532:	2b00      	cmp	r3, #0
 8001534:	d10a      	bne.n	800154c <HAL_ADC_ConfigChannel+0x184>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	2100      	movs	r1, #0
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff f9eb 	bl	8000918 <LL_ADC_GetOffsetChannel>
 8001542:	4603      	mov	r3, r0
 8001544:	0e9b      	lsrs	r3, r3, #26
 8001546:	f003 021f 	and.w	r2, r3, #31
 800154a:	e01e      	b.n	800158a <HAL_ADC_ConfigChannel+0x1c2>
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	2100      	movs	r1, #0
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff f9e0 	bl	8000918 <LL_ADC_GetOffsetChannel>
 8001558:	4603      	mov	r3, r0
 800155a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800155e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001562:	fa93 f3a3 	rbit	r3, r3
 8001566:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800156a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800156e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001572:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001576:	2b00      	cmp	r3, #0
 8001578:	d101      	bne.n	800157e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800157a:	2320      	movs	r3, #32
 800157c:	e004      	b.n	8001588 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800157e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001582:	fab3 f383 	clz	r3, r3
 8001586:	b2db      	uxtb	r3, r3
 8001588:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001592:	2b00      	cmp	r3, #0
 8001594:	d105      	bne.n	80015a2 <HAL_ADC_ConfigChannel+0x1da>
 8001596:	683b      	ldr	r3, [r7, #0]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	0e9b      	lsrs	r3, r3, #26
 800159c:	f003 031f 	and.w	r3, r3, #31
 80015a0:	e018      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x20c>
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80015ae:	fa93 f3a3 	rbit	r3, r3
 80015b2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80015b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80015be:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d101      	bne.n	80015ca <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80015c6:	2320      	movs	r3, #32
 80015c8:	e004      	b.n	80015d4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80015ca:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80015ce:	fab3 f383 	clz	r3, r3
 80015d2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d106      	bne.n	80015e6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2200      	movs	r2, #0
 80015de:	2100      	movs	r1, #0
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff f9af 	bl	8000944 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2101      	movs	r1, #1
 80015ec:	4618      	mov	r0, r3
 80015ee:	f7ff f993 	bl	8000918 <LL_ADC_GetOffsetChannel>
 80015f2:	4603      	mov	r3, r0
 80015f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d10a      	bne.n	8001612 <HAL_ADC_ConfigChannel+0x24a>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	2101      	movs	r1, #1
 8001602:	4618      	mov	r0, r3
 8001604:	f7ff f988 	bl	8000918 <LL_ADC_GetOffsetChannel>
 8001608:	4603      	mov	r3, r0
 800160a:	0e9b      	lsrs	r3, r3, #26
 800160c:	f003 021f 	and.w	r2, r3, #31
 8001610:	e01e      	b.n	8001650 <HAL_ADC_ConfigChannel+0x288>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2101      	movs	r1, #1
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff f97d 	bl	8000918 <LL_ADC_GetOffsetChannel>
 800161e:	4603      	mov	r3, r0
 8001620:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001624:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001630:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001634:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001638:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800163c:	2b00      	cmp	r3, #0
 800163e:	d101      	bne.n	8001644 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8001640:	2320      	movs	r3, #32
 8001642:	e004      	b.n	800164e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8001644:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001648:	fab3 f383 	clz	r3, r3
 800164c:	b2db      	uxtb	r3, r3
 800164e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001658:	2b00      	cmp	r3, #0
 800165a:	d105      	bne.n	8001668 <HAL_ADC_ConfigChannel+0x2a0>
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	0e9b      	lsrs	r3, r3, #26
 8001662:	f003 031f 	and.w	r3, r3, #31
 8001666:	e018      	b.n	800169a <HAL_ADC_ConfigChannel+0x2d2>
 8001668:	683b      	ldr	r3, [r7, #0]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001670:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001674:	fa93 f3a3 	rbit	r3, r3
 8001678:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800167c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001680:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001684:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001688:	2b00      	cmp	r3, #0
 800168a:	d101      	bne.n	8001690 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800168c:	2320      	movs	r3, #32
 800168e:	e004      	b.n	800169a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8001690:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001694:	fab3 f383 	clz	r3, r3
 8001698:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800169a:	429a      	cmp	r2, r3
 800169c:	d106      	bne.n	80016ac <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2200      	movs	r2, #0
 80016a4:	2101      	movs	r1, #1
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff f94c 	bl	8000944 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2102      	movs	r1, #2
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff f930 	bl	8000918 <LL_ADC_GetOffsetChannel>
 80016b8:	4603      	mov	r3, r0
 80016ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d10a      	bne.n	80016d8 <HAL_ADC_ConfigChannel+0x310>
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	2102      	movs	r1, #2
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7ff f925 	bl	8000918 <LL_ADC_GetOffsetChannel>
 80016ce:	4603      	mov	r3, r0
 80016d0:	0e9b      	lsrs	r3, r3, #26
 80016d2:	f003 021f 	and.w	r2, r3, #31
 80016d6:	e01e      	b.n	8001716 <HAL_ADC_ConfigChannel+0x34e>
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2102      	movs	r1, #2
 80016de:	4618      	mov	r0, r3
 80016e0:	f7ff f91a 	bl	8000918 <LL_ADC_GetOffsetChannel>
 80016e4:	4603      	mov	r3, r0
 80016e6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80016ee:	fa93 f3a3 	rbit	r3, r3
 80016f2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80016f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80016fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80016fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001702:	2b00      	cmp	r3, #0
 8001704:	d101      	bne.n	800170a <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8001706:	2320      	movs	r3, #32
 8001708:	e004      	b.n	8001714 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 800170a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800170e:	fab3 f383 	clz	r3, r3
 8001712:	b2db      	uxtb	r3, r3
 8001714:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800171e:	2b00      	cmp	r3, #0
 8001720:	d105      	bne.n	800172e <HAL_ADC_ConfigChannel+0x366>
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	0e9b      	lsrs	r3, r3, #26
 8001728:	f003 031f 	and.w	r3, r3, #31
 800172c:	e014      	b.n	8001758 <HAL_ADC_ConfigChannel+0x390>
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001734:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001736:	fa93 f3a3 	rbit	r3, r3
 800173a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800173c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800173e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8001742:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001746:	2b00      	cmp	r3, #0
 8001748:	d101      	bne.n	800174e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800174a:	2320      	movs	r3, #32
 800174c:	e004      	b.n	8001758 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800174e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001752:	fab3 f383 	clz	r3, r3
 8001756:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001758:	429a      	cmp	r2, r3
 800175a:	d106      	bne.n	800176a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2200      	movs	r2, #0
 8001762:	2102      	movs	r1, #2
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff f8ed 	bl	8000944 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	2103      	movs	r1, #3
 8001770:	4618      	mov	r0, r3
 8001772:	f7ff f8d1 	bl	8000918 <LL_ADC_GetOffsetChannel>
 8001776:	4603      	mov	r3, r0
 8001778:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10a      	bne.n	8001796 <HAL_ADC_ConfigChannel+0x3ce>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	2103      	movs	r1, #3
 8001786:	4618      	mov	r0, r3
 8001788:	f7ff f8c6 	bl	8000918 <LL_ADC_GetOffsetChannel>
 800178c:	4603      	mov	r3, r0
 800178e:	0e9b      	lsrs	r3, r3, #26
 8001790:	f003 021f 	and.w	r2, r3, #31
 8001794:	e017      	b.n	80017c6 <HAL_ADC_ConfigChannel+0x3fe>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2103      	movs	r1, #3
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff f8bb 	bl	8000918 <LL_ADC_GetOffsetChannel>
 80017a2:	4603      	mov	r3, r0
 80017a4:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017a6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80017a8:	fa93 f3a3 	rbit	r3, r3
 80017ac:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80017ae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80017b0:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 80017b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d101      	bne.n	80017bc <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 80017b8:	2320      	movs	r3, #32
 80017ba:	e003      	b.n	80017c4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 80017bc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80017be:	fab3 f383 	clz	r3, r3
 80017c2:	b2db      	uxtb	r3, r3
 80017c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d105      	bne.n	80017de <HAL_ADC_ConfigChannel+0x416>
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	0e9b      	lsrs	r3, r3, #26
 80017d8:	f003 031f 	and.w	r3, r3, #31
 80017dc:	e011      	b.n	8001802 <HAL_ADC_ConfigChannel+0x43a>
 80017de:	683b      	ldr	r3, [r7, #0]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80017e4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80017e6:	fa93 f3a3 	rbit	r3, r3
 80017ea:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80017ec:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80017ee:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80017f0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d101      	bne.n	80017fa <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80017f6:	2320      	movs	r3, #32
 80017f8:	e003      	b.n	8001802 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80017fa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80017fc:	fab3 f383 	clz	r3, r3
 8001800:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001802:	429a      	cmp	r2, r3
 8001804:	d106      	bne.n	8001814 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2200      	movs	r2, #0
 800180c:	2103      	movs	r1, #3
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff f898 	bl	8000944 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4618      	mov	r0, r3
 800181a:	f7ff f9d9 	bl	8000bd0 <LL_ADC_IsEnabled>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	f040 813f 	bne.w	8001aa4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6818      	ldr	r0, [r3, #0]
 800182a:	683b      	ldr	r3, [r7, #0]
 800182c:	6819      	ldr	r1, [r3, #0]
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	68db      	ldr	r3, [r3, #12]
 8001832:	461a      	mov	r2, r3
 8001834:	f7ff f932 	bl	8000a9c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	4a8e      	ldr	r2, [pc, #568]	@ (8001a78 <HAL_ADC_ConfigChannel+0x6b0>)
 800183e:	4293      	cmp	r3, r2
 8001840:	f040 8130 	bne.w	8001aa4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001850:	2b00      	cmp	r3, #0
 8001852:	d10b      	bne.n	800186c <HAL_ADC_ConfigChannel+0x4a4>
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	0e9b      	lsrs	r3, r3, #26
 800185a:	3301      	adds	r3, #1
 800185c:	f003 031f 	and.w	r3, r3, #31
 8001860:	2b09      	cmp	r3, #9
 8001862:	bf94      	ite	ls
 8001864:	2301      	movls	r3, #1
 8001866:	2300      	movhi	r3, #0
 8001868:	b2db      	uxtb	r3, r3
 800186a:	e019      	b.n	80018a0 <HAL_ADC_ConfigChannel+0x4d8>
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001872:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001874:	fa93 f3a3 	rbit	r3, r3
 8001878:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800187a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800187c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800187e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001880:	2b00      	cmp	r3, #0
 8001882:	d101      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8001884:	2320      	movs	r3, #32
 8001886:	e003      	b.n	8001890 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8001888:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800188a:	fab3 f383 	clz	r3, r3
 800188e:	b2db      	uxtb	r3, r3
 8001890:	3301      	adds	r3, #1
 8001892:	f003 031f 	and.w	r3, r3, #31
 8001896:	2b09      	cmp	r3, #9
 8001898:	bf94      	ite	ls
 800189a:	2301      	movls	r3, #1
 800189c:	2300      	movhi	r3, #0
 800189e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d079      	beq.n	8001998 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80018a4:	683b      	ldr	r3, [r7, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d107      	bne.n	80018c0 <HAL_ADC_ConfigChannel+0x4f8>
 80018b0:	683b      	ldr	r3, [r7, #0]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	0e9b      	lsrs	r3, r3, #26
 80018b6:	3301      	adds	r3, #1
 80018b8:	069b      	lsls	r3, r3, #26
 80018ba:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018be:	e015      	b.n	80018ec <HAL_ADC_ConfigChannel+0x524>
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018c8:	fa93 f3a3 	rbit	r3, r3
 80018cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80018ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018d0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80018d2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d101      	bne.n	80018dc <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80018d8:	2320      	movs	r3, #32
 80018da:	e003      	b.n	80018e4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80018dc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80018de:	fab3 f383 	clz	r3, r3
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	3301      	adds	r3, #1
 80018e6:	069b      	lsls	r3, r3, #26
 80018e8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d109      	bne.n	800190c <HAL_ADC_ConfigChannel+0x544>
 80018f8:	683b      	ldr	r3, [r7, #0]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	0e9b      	lsrs	r3, r3, #26
 80018fe:	3301      	adds	r3, #1
 8001900:	f003 031f 	and.w	r3, r3, #31
 8001904:	2101      	movs	r1, #1
 8001906:	fa01 f303 	lsl.w	r3, r1, r3
 800190a:	e017      	b.n	800193c <HAL_ADC_ConfigChannel+0x574>
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001912:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001914:	fa93 f3a3 	rbit	r3, r3
 8001918:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 800191a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800191c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 800191e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001920:	2b00      	cmp	r3, #0
 8001922:	d101      	bne.n	8001928 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8001924:	2320      	movs	r3, #32
 8001926:	e003      	b.n	8001930 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8001928:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800192a:	fab3 f383 	clz	r3, r3
 800192e:	b2db      	uxtb	r3, r3
 8001930:	3301      	adds	r3, #1
 8001932:	f003 031f 	and.w	r3, r3, #31
 8001936:	2101      	movs	r1, #1
 8001938:	fa01 f303 	lsl.w	r3, r1, r3
 800193c:	ea42 0103 	orr.w	r1, r2, r3
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001948:	2b00      	cmp	r3, #0
 800194a:	d10a      	bne.n	8001962 <HAL_ADC_ConfigChannel+0x59a>
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	0e9b      	lsrs	r3, r3, #26
 8001952:	3301      	adds	r3, #1
 8001954:	f003 021f 	and.w	r2, r3, #31
 8001958:	4613      	mov	r3, r2
 800195a:	005b      	lsls	r3, r3, #1
 800195c:	4413      	add	r3, r2
 800195e:	051b      	lsls	r3, r3, #20
 8001960:	e018      	b.n	8001994 <HAL_ADC_ConfigChannel+0x5cc>
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001968:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800196a:	fa93 f3a3 	rbit	r3, r3
 800196e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8001970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001972:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8001974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001976:	2b00      	cmp	r3, #0
 8001978:	d101      	bne.n	800197e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800197a:	2320      	movs	r3, #32
 800197c:	e003      	b.n	8001986 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800197e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001980:	fab3 f383 	clz	r3, r3
 8001984:	b2db      	uxtb	r3, r3
 8001986:	3301      	adds	r3, #1
 8001988:	f003 021f 	and.w	r2, r3, #31
 800198c:	4613      	mov	r3, r2
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	4413      	add	r3, r2
 8001992:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001994:	430b      	orrs	r3, r1
 8001996:	e080      	b.n	8001a9a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d107      	bne.n	80019b4 <HAL_ADC_ConfigChannel+0x5ec>
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	0e9b      	lsrs	r3, r3, #26
 80019aa:	3301      	adds	r3, #1
 80019ac:	069b      	lsls	r3, r3, #26
 80019ae:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80019b2:	e015      	b.n	80019e0 <HAL_ADC_ConfigChannel+0x618>
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80019bc:	fa93 f3a3 	rbit	r3, r3
 80019c0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80019c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80019c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d101      	bne.n	80019d0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80019cc:	2320      	movs	r3, #32
 80019ce:	e003      	b.n	80019d8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80019d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80019d2:	fab3 f383 	clz	r3, r3
 80019d6:	b2db      	uxtb	r3, r3
 80019d8:	3301      	adds	r3, #1
 80019da:	069b      	lsls	r3, r3, #26
 80019dc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d109      	bne.n	8001a00 <HAL_ADC_ConfigChannel+0x638>
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	0e9b      	lsrs	r3, r3, #26
 80019f2:	3301      	adds	r3, #1
 80019f4:	f003 031f 	and.w	r3, r3, #31
 80019f8:	2101      	movs	r1, #1
 80019fa:	fa01 f303 	lsl.w	r3, r1, r3
 80019fe:	e017      	b.n	8001a30 <HAL_ADC_ConfigChannel+0x668>
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a06:	69fb      	ldr	r3, [r7, #28]
 8001a08:	fa93 f3a3 	rbit	r3, r3
 8001a0c:	61bb      	str	r3, [r7, #24]
  return result;
 8001a0e:	69bb      	ldr	r3, [r7, #24]
 8001a10:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8001a12:	6a3b      	ldr	r3, [r7, #32]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 8001a18:	2320      	movs	r3, #32
 8001a1a:	e003      	b.n	8001a24 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 8001a1c:	6a3b      	ldr	r3, [r7, #32]
 8001a1e:	fab3 f383 	clz	r3, r3
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	3301      	adds	r3, #1
 8001a26:	f003 031f 	and.w	r3, r3, #31
 8001a2a:	2101      	movs	r1, #1
 8001a2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a30:	ea42 0103 	orr.w	r1, r2, r3
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d10d      	bne.n	8001a5c <HAL_ADC_ConfigChannel+0x694>
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	0e9b      	lsrs	r3, r3, #26
 8001a46:	3301      	adds	r3, #1
 8001a48:	f003 021f 	and.w	r2, r3, #31
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	4413      	add	r3, r2
 8001a52:	3b1e      	subs	r3, #30
 8001a54:	051b      	lsls	r3, r3, #20
 8001a56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a5a:	e01d      	b.n	8001a98 <HAL_ADC_ConfigChannel+0x6d0>
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	fa93 f3a3 	rbit	r3, r3
 8001a68:	60fb      	str	r3, [r7, #12]
  return result;
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8001a6e:	697b      	ldr	r3, [r7, #20]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d103      	bne.n	8001a7c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8001a74:	2320      	movs	r3, #32
 8001a76:	e005      	b.n	8001a84 <HAL_ADC_ConfigChannel+0x6bc>
 8001a78:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001a7c:	697b      	ldr	r3, [r7, #20]
 8001a7e:	fab3 f383 	clz	r3, r3
 8001a82:	b2db      	uxtb	r3, r3
 8001a84:	3301      	adds	r3, #1
 8001a86:	f003 021f 	and.w	r2, r3, #31
 8001a8a:	4613      	mov	r3, r2
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	4413      	add	r3, r2
 8001a90:	3b1e      	subs	r3, #30
 8001a92:	051b      	lsls	r3, r3, #20
 8001a94:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a98:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8001a9a:	683a      	ldr	r2, [r7, #0]
 8001a9c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	f7fe ffd0 	bl	8000a44 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	4b3d      	ldr	r3, [pc, #244]	@ (8001ba0 <HAL_ADC_ConfigChannel+0x7d8>)
 8001aaa:	4013      	ands	r3, r2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d06c      	beq.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ab0:	483c      	ldr	r0, [pc, #240]	@ (8001ba4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001ab2:	f7fe feff 	bl	80008b4 <LL_ADC_GetCommonPathInternalCh>
 8001ab6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4a3a      	ldr	r2, [pc, #232]	@ (8001ba8 <HAL_ADC_ConfigChannel+0x7e0>)
 8001ac0:	4293      	cmp	r3, r2
 8001ac2:	d127      	bne.n	8001b14 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001ac4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ac8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d121      	bne.n	8001b14 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a35      	ldr	r2, [pc, #212]	@ (8001bac <HAL_ADC_ConfigChannel+0x7e4>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d157      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ada:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ade:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	482f      	ldr	r0, [pc, #188]	@ (8001ba4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001ae6:	f7fe fed2 	bl	800088e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001aea:	4b31      	ldr	r3, [pc, #196]	@ (8001bb0 <HAL_ADC_ConfigChannel+0x7e8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	099b      	lsrs	r3, r3, #6
 8001af0:	4a30      	ldr	r2, [pc, #192]	@ (8001bb4 <HAL_ADC_ConfigChannel+0x7ec>)
 8001af2:	fba2 2303 	umull	r2, r3, r2, r3
 8001af6:	099b      	lsrs	r3, r3, #6
 8001af8:	1c5a      	adds	r2, r3, #1
 8001afa:	4613      	mov	r3, r2
 8001afc:	005b      	lsls	r3, r3, #1
 8001afe:	4413      	add	r3, r2
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001b04:	e002      	b.n	8001b0c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	3b01      	subs	r3, #1
 8001b0a:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001b0c:	68bb      	ldr	r3, [r7, #8]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d1f9      	bne.n	8001b06 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001b12:	e03a      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	4a27      	ldr	r2, [pc, #156]	@ (8001bb8 <HAL_ADC_ConfigChannel+0x7f0>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d113      	bne.n	8001b46 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001b1e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b22:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d10d      	bne.n	8001b46 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4a1f      	ldr	r2, [pc, #124]	@ (8001bac <HAL_ADC_ConfigChannel+0x7e4>)
 8001b30:	4293      	cmp	r3, r2
 8001b32:	d12a      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b34:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b38:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4819      	ldr	r0, [pc, #100]	@ (8001ba4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001b40:	f7fe fea5 	bl	800088e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001b44:	e021      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	4a1c      	ldr	r2, [pc, #112]	@ (8001bbc <HAL_ADC_ConfigChannel+0x7f4>)
 8001b4c:	4293      	cmp	r3, r2
 8001b4e:	d11c      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001b50:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b54:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d116      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a12      	ldr	r2, [pc, #72]	@ (8001bac <HAL_ADC_ConfigChannel+0x7e4>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d111      	bne.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001b6a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001b6e:	4619      	mov	r1, r3
 8001b70:	480c      	ldr	r0, [pc, #48]	@ (8001ba4 <HAL_ADC_ConfigChannel+0x7dc>)
 8001b72:	f7fe fe8c 	bl	800088e <LL_ADC_SetCommonPathInternalCh>
 8001b76:	e008      	b.n	8001b8a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b7c:	f043 0220 	orr.w	r2, r3, #32
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001b92:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	37d8      	adds	r7, #216	@ 0xd8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
 8001b9e:	bf00      	nop
 8001ba0:	80080000 	.word	0x80080000
 8001ba4:	50040300 	.word	0x50040300
 8001ba8:	c7520000 	.word	0xc7520000
 8001bac:	50040000 	.word	0x50040000
 8001bb0:	20040000 	.word	0x20040000
 8001bb4:	053e2d63 	.word	0x053e2d63
 8001bb8:	cb840000 	.word	0xcb840000
 8001bbc:	80000001 	.word	0x80000001

08001bc0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b084      	sub	sp, #16
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4618      	mov	r0, r3
 8001bd2:	f7fe fffd 	bl	8000bd0 <LL_ADC_IsEnabled>
 8001bd6:	4603      	mov	r3, r0
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d169      	bne.n	8001cb0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689a      	ldr	r2, [r3, #8]
 8001be2:	4b36      	ldr	r3, [pc, #216]	@ (8001cbc <ADC_Enable+0xfc>)
 8001be4:	4013      	ands	r3, r2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d00d      	beq.n	8001c06 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bee:	f043 0210 	orr.w	r2, r3, #16
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bfa:	f043 0201 	orr.w	r2, r3, #1
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e055      	b.n	8001cb2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7fe ffb8 	bl	8000b80 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001c10:	482b      	ldr	r0, [pc, #172]	@ (8001cc0 <ADC_Enable+0x100>)
 8001c12:	f7fe fe4f 	bl	80008b4 <LL_ADC_GetCommonPathInternalCh>
 8001c16:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8001c18:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d013      	beq.n	8001c48 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c20:	4b28      	ldr	r3, [pc, #160]	@ (8001cc4 <ADC_Enable+0x104>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	099b      	lsrs	r3, r3, #6
 8001c26:	4a28      	ldr	r2, [pc, #160]	@ (8001cc8 <ADC_Enable+0x108>)
 8001c28:	fba2 2303 	umull	r2, r3, r2, r3
 8001c2c:	099b      	lsrs	r3, r3, #6
 8001c2e:	1c5a      	adds	r2, r3, #1
 8001c30:	4613      	mov	r3, r2
 8001c32:	005b      	lsls	r3, r3, #1
 8001c34:	4413      	add	r3, r2
 8001c36:	009b      	lsls	r3, r3, #2
 8001c38:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c3a:	e002      	b.n	8001c42 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c42:	68bb      	ldr	r3, [r7, #8]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d1f9      	bne.n	8001c3c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8001c48:	f7fe fe02 	bl	8000850 <HAL_GetTick>
 8001c4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c4e:	e028      	b.n	8001ca2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7fe ffbb 	bl	8000bd0 <LL_ADC_IsEnabled>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d104      	bne.n	8001c6a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7fe ff8b 	bl	8000b80 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001c6a:	f7fe fdf1 	bl	8000850 <HAL_GetTick>
 8001c6e:	4602      	mov	r2, r0
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	2b02      	cmp	r3, #2
 8001c76:	d914      	bls.n	8001ca2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f003 0301 	and.w	r3, r3, #1
 8001c82:	2b01      	cmp	r3, #1
 8001c84:	d00d      	beq.n	8001ca2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c8a:	f043 0210 	orr.w	r2, r3, #16
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c96:	f043 0201 	orr.w	r2, r3, #1
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	e007      	b.n	8001cb2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f003 0301 	and.w	r3, r3, #1
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d1cf      	bne.n	8001c50 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001cb0:	2300      	movs	r3, #0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3710      	adds	r7, #16
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	8000003f 	.word	0x8000003f
 8001cc0:	50040300 	.word	0x50040300
 8001cc4:	20040000 	.word	0x20040000
 8001cc8:	053e2d63 	.word	0x053e2d63

08001ccc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b084      	sub	sp, #16
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f7fe ff8c 	bl	8000bf6 <LL_ADC_IsDisableOngoing>
 8001cde:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f7fe ff73 	bl	8000bd0 <LL_ADC_IsEnabled>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d047      	beq.n	8001d80 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d144      	bne.n	8001d80 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	f003 030d 	and.w	r3, r3, #13
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d10c      	bne.n	8001d1e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f7fe ff4d 	bl	8000ba8 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	2203      	movs	r2, #3
 8001d14:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d16:	f7fe fd9b 	bl	8000850 <HAL_GetTick>
 8001d1a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001d1c:	e029      	b.n	8001d72 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d22:	f043 0210 	orr.w	r2, r3, #16
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d2e:	f043 0201 	orr.w	r2, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e023      	b.n	8001d82 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d3a:	f7fe fd89 	bl	8000850 <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d914      	bls.n	8001d72 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d00d      	beq.n	8001d72 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5a:	f043 0210 	orr.w	r2, r3, #16
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d66:	f043 0201 	orr.w	r2, r3, #1
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e007      	b.n	8001d82 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	f003 0301 	and.w	r3, r3, #1
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d1dc      	bne.n	8001d3a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001d80:	2300      	movs	r3, #0
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3710      	adds	r7, #16
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001d8a:	b580      	push	{r7, lr}
 8001d8c:	b084      	sub	sp, #16
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d96:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d9c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d14b      	bne.n	8001e3c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001da8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f003 0308 	and.w	r3, r3, #8
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d021      	beq.n	8001e02 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f7fe fdec 	bl	80009a0 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d032      	beq.n	8001e34 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	68db      	ldr	r3, [r3, #12]
 8001dd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d12b      	bne.n	8001e34 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dec:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d11f      	bne.n	8001e34 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df8:	f043 0201 	orr.w	r2, r3, #1
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e00:	e018      	b.n	8001e34 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	68db      	ldr	r3, [r3, #12]
 8001e08:	f003 0302 	and.w	r3, r3, #2
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d111      	bne.n	8001e34 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e14:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e20:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d105      	bne.n	8001e34 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e2c:	f043 0201 	orr.w	r2, r3, #1
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f7fe fb3f 	bl	80004b8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001e3a:	e00e      	b.n	8001e5a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8001e48:	68f8      	ldr	r0, [r7, #12]
 8001e4a:	f7ff fab3 	bl	80013b4 <HAL_ADC_ErrorCallback>
}
 8001e4e:	e004      	b.n	8001e5a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e56:	6878      	ldr	r0, [r7, #4]
 8001e58:	4798      	blx	r3
}
 8001e5a:	bf00      	nop
 8001e5c:	3710      	adds	r7, #16
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e62:	b580      	push	{r7, lr}
 8001e64:	b084      	sub	sp, #16
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e6e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f7ff fa8b 	bl	800138c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001e76:	bf00      	nop
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}

08001e7e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001e7e:	b580      	push	{r7, lr}
 8001e80:	b084      	sub	sp, #16
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e90:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e9c:	f043 0204 	orr.w	r2, r3, #4
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ea4:	68f8      	ldr	r0, [r7, #12]
 8001ea6:	f7ff fa85 	bl	80013b4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001eaa:	bf00      	nop
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}

08001eb2 <LL_ADC_StartCalibration>:
{
 8001eb2:	b480      	push	{r7}
 8001eb4:	b083      	sub	sp, #12
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
 8001eba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	689b      	ldr	r3, [r3, #8]
 8001ec0:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8001ec4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001ec8:	683a      	ldr	r2, [r7, #0]
 8001eca:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	609a      	str	r2, [r3, #8]
}
 8001ed8:	bf00      	nop
 8001eda:	370c      	adds	r7, #12
 8001edc:	46bd      	mov	sp, r7
 8001ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee2:	4770      	bx	lr

08001ee4 <LL_ADC_IsCalibrationOnGoing>:
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	b083      	sub	sp, #12
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	689b      	ldr	r3, [r3, #8]
 8001ef0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001ef4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001ef8:	d101      	bne.n	8001efe <LL_ADC_IsCalibrationOnGoing+0x1a>
 8001efa:	2301      	movs	r3, #1
 8001efc:	e000      	b.n	8001f00 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
 8001f14:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d101      	bne.n	8001f28 <HAL_ADCEx_Calibration_Start+0x1c>
 8001f24:	2302      	movs	r3, #2
 8001f26:	e04d      	b.n	8001fc4 <HAL_ADCEx_Calibration_Start+0xb8>
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8001f30:	6878      	ldr	r0, [r7, #4]
 8001f32:	f7ff fecb 	bl	8001ccc <ADC_Disable>
 8001f36:	4603      	mov	r3, r0
 8001f38:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8001f3a:	7bfb      	ldrb	r3, [r7, #15]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d136      	bne.n	8001fae <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f44:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f48:	f023 0302 	bic.w	r3, r3, #2
 8001f4c:	f043 0202 	orr.w	r2, r3, #2
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	6839      	ldr	r1, [r7, #0]
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff ffa9 	bl	8001eb2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001f60:	e014      	b.n	8001f8c <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	3301      	adds	r3, #1
 8001f66:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8001f68:	68bb      	ldr	r3, [r7, #8]
 8001f6a:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8001f6e:	d30d      	bcc.n	8001f8c <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f74:	f023 0312 	bic.w	r3, r3, #18
 8001f78:	f043 0210 	orr.w	r2, r3, #16
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e01b      	b.n	8001fc4 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4618      	mov	r0, r3
 8001f92:	f7ff ffa7 	bl	8001ee4 <LL_ADC_IsCalibrationOnGoing>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d1e2      	bne.n	8001f62 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fa0:	f023 0303 	bic.w	r3, r3, #3
 8001fa4:	f043 0201 	orr.w	r2, r3, #1
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	659a      	str	r2, [r3, #88]	@ 0x58
 8001fac:	e005      	b.n	8001fba <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001fb2:	f043 0210 	orr.w	r2, r3, #16
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3710      	adds	r7, #16
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}

08001fcc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr

08001fe0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8001fe8:	bf00      	nop
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002024:	bf00      	nop
 8002026:	370c      	adds	r7, #12
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr

08002030 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002030:	b480      	push	{r7}
 8002032:	b085      	sub	sp, #20
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f003 0307 	and.w	r3, r3, #7
 800203e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002040:	4b0c      	ldr	r3, [pc, #48]	@ (8002074 <__NVIC_SetPriorityGrouping+0x44>)
 8002042:	68db      	ldr	r3, [r3, #12]
 8002044:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002046:	68ba      	ldr	r2, [r7, #8]
 8002048:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800204c:	4013      	ands	r3, r2
 800204e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002054:	68bb      	ldr	r3, [r7, #8]
 8002056:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002058:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800205c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002060:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002062:	4a04      	ldr	r2, [pc, #16]	@ (8002074 <__NVIC_SetPriorityGrouping+0x44>)
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	60d3      	str	r3, [r2, #12]
}
 8002068:	bf00      	nop
 800206a:	3714      	adds	r7, #20
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800207c:	4b04      	ldr	r3, [pc, #16]	@ (8002090 <__NVIC_GetPriorityGrouping+0x18>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	0a1b      	lsrs	r3, r3, #8
 8002082:	f003 0307 	and.w	r3, r3, #7
}
 8002086:	4618      	mov	r0, r3
 8002088:	46bd      	mov	sp, r7
 800208a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208e:	4770      	bx	lr
 8002090:	e000ed00 	.word	0xe000ed00

08002094 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
 800209a:	4603      	mov	r3, r0
 800209c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800209e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	db0b      	blt.n	80020be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	f003 021f 	and.w	r2, r3, #31
 80020ac:	4907      	ldr	r1, [pc, #28]	@ (80020cc <__NVIC_EnableIRQ+0x38>)
 80020ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020b2:	095b      	lsrs	r3, r3, #5
 80020b4:	2001      	movs	r0, #1
 80020b6:	fa00 f202 	lsl.w	r2, r0, r2
 80020ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	e000e100 	.word	0xe000e100

080020d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	4603      	mov	r3, r0
 80020d8:	6039      	str	r1, [r7, #0]
 80020da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	db0a      	blt.n	80020fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	b2da      	uxtb	r2, r3
 80020e8:	490c      	ldr	r1, [pc, #48]	@ (800211c <__NVIC_SetPriority+0x4c>)
 80020ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ee:	0112      	lsls	r2, r2, #4
 80020f0:	b2d2      	uxtb	r2, r2
 80020f2:	440b      	add	r3, r1
 80020f4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80020f8:	e00a      	b.n	8002110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	b2da      	uxtb	r2, r3
 80020fe:	4908      	ldr	r1, [pc, #32]	@ (8002120 <__NVIC_SetPriority+0x50>)
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	f003 030f 	and.w	r3, r3, #15
 8002106:	3b04      	subs	r3, #4
 8002108:	0112      	lsls	r2, r2, #4
 800210a:	b2d2      	uxtb	r2, r2
 800210c:	440b      	add	r3, r1
 800210e:	761a      	strb	r2, [r3, #24]
}
 8002110:	bf00      	nop
 8002112:	370c      	adds	r7, #12
 8002114:	46bd      	mov	sp, r7
 8002116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211a:	4770      	bx	lr
 800211c:	e000e100 	.word	0xe000e100
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002124:	b480      	push	{r7}
 8002126:	b089      	sub	sp, #36	@ 0x24
 8002128:	af00      	add	r7, sp, #0
 800212a:	60f8      	str	r0, [r7, #12]
 800212c:	60b9      	str	r1, [r7, #8]
 800212e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f003 0307 	and.w	r3, r3, #7
 8002136:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002138:	69fb      	ldr	r3, [r7, #28]
 800213a:	f1c3 0307 	rsb	r3, r3, #7
 800213e:	2b04      	cmp	r3, #4
 8002140:	bf28      	it	cs
 8002142:	2304      	movcs	r3, #4
 8002144:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002146:	69fb      	ldr	r3, [r7, #28]
 8002148:	3304      	adds	r3, #4
 800214a:	2b06      	cmp	r3, #6
 800214c:	d902      	bls.n	8002154 <NVIC_EncodePriority+0x30>
 800214e:	69fb      	ldr	r3, [r7, #28]
 8002150:	3b03      	subs	r3, #3
 8002152:	e000      	b.n	8002156 <NVIC_EncodePriority+0x32>
 8002154:	2300      	movs	r3, #0
 8002156:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002158:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800215c:	69bb      	ldr	r3, [r7, #24]
 800215e:	fa02 f303 	lsl.w	r3, r2, r3
 8002162:	43da      	mvns	r2, r3
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	401a      	ands	r2, r3
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800216c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	fa01 f303 	lsl.w	r3, r1, r3
 8002176:	43d9      	mvns	r1, r3
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800217c:	4313      	orrs	r3, r2
         );
}
 800217e:	4618      	mov	r0, r3
 8002180:	3724      	adds	r7, #36	@ 0x24
 8002182:	46bd      	mov	sp, r7
 8002184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002188:	4770      	bx	lr
	...

0800218c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b082      	sub	sp, #8
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3b01      	subs	r3, #1
 8002198:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800219c:	d301      	bcc.n	80021a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800219e:	2301      	movs	r3, #1
 80021a0:	e00f      	b.n	80021c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021a2:	4a0a      	ldr	r2, [pc, #40]	@ (80021cc <SysTick_Config+0x40>)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	3b01      	subs	r3, #1
 80021a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021aa:	210f      	movs	r1, #15
 80021ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80021b0:	f7ff ff8e 	bl	80020d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021b4:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <SysTick_Config+0x40>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021ba:	4b04      	ldr	r3, [pc, #16]	@ (80021cc <SysTick_Config+0x40>)
 80021bc:	2207      	movs	r2, #7
 80021be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021c0:	2300      	movs	r3, #0
}
 80021c2:	4618      	mov	r0, r3
 80021c4:	3708      	adds	r7, #8
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	e000e010 	.word	0xe000e010

080021d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f7ff ff29 	bl	8002030 <__NVIC_SetPriorityGrouping>
}
 80021de:	bf00      	nop
 80021e0:	3708      	adds	r7, #8
 80021e2:	46bd      	mov	sp, r7
 80021e4:	bd80      	pop	{r7, pc}

080021e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80021e6:	b580      	push	{r7, lr}
 80021e8:	b086      	sub	sp, #24
 80021ea:	af00      	add	r7, sp, #0
 80021ec:	4603      	mov	r3, r0
 80021ee:	60b9      	str	r1, [r7, #8]
 80021f0:	607a      	str	r2, [r7, #4]
 80021f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80021f4:	2300      	movs	r3, #0
 80021f6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80021f8:	f7ff ff3e 	bl	8002078 <__NVIC_GetPriorityGrouping>
 80021fc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	68b9      	ldr	r1, [r7, #8]
 8002202:	6978      	ldr	r0, [r7, #20]
 8002204:	f7ff ff8e 	bl	8002124 <NVIC_EncodePriority>
 8002208:	4602      	mov	r2, r0
 800220a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800220e:	4611      	mov	r1, r2
 8002210:	4618      	mov	r0, r3
 8002212:	f7ff ff5d 	bl	80020d0 <__NVIC_SetPriority>
}
 8002216:	bf00      	nop
 8002218:	3718      	adds	r7, #24
 800221a:	46bd      	mov	sp, r7
 800221c:	bd80      	pop	{r7, pc}

0800221e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800221e:	b580      	push	{r7, lr}
 8002220:	b082      	sub	sp, #8
 8002222:	af00      	add	r7, sp, #0
 8002224:	4603      	mov	r3, r0
 8002226:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222c:	4618      	mov	r0, r3
 800222e:	f7ff ff31 	bl	8002094 <__NVIC_EnableIRQ>
}
 8002232:	bf00      	nop
 8002234:	3708      	adds	r7, #8
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}

0800223a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800223a:	b580      	push	{r7, lr}
 800223c:	b082      	sub	sp, #8
 800223e:	af00      	add	r7, sp, #0
 8002240:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f7ff ffa2 	bl	800218c <SysTick_Config>
 8002248:	4603      	mov	r3, r0
}
 800224a:	4618      	mov	r0, r3
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
	...

08002254 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e08d      	b.n	8002382 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	461a      	mov	r2, r3
 800226c:	4b47      	ldr	r3, [pc, #284]	@ (800238c <HAL_DMA_Init+0x138>)
 800226e:	429a      	cmp	r2, r3
 8002270:	d80f      	bhi.n	8002292 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	461a      	mov	r2, r3
 8002278:	4b45      	ldr	r3, [pc, #276]	@ (8002390 <HAL_DMA_Init+0x13c>)
 800227a:	4413      	add	r3, r2
 800227c:	4a45      	ldr	r2, [pc, #276]	@ (8002394 <HAL_DMA_Init+0x140>)
 800227e:	fba2 2303 	umull	r2, r3, r2, r3
 8002282:	091b      	lsrs	r3, r3, #4
 8002284:	009a      	lsls	r2, r3, #2
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a42      	ldr	r2, [pc, #264]	@ (8002398 <HAL_DMA_Init+0x144>)
 800228e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002290:	e00e      	b.n	80022b0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	4b40      	ldr	r3, [pc, #256]	@ (800239c <HAL_DMA_Init+0x148>)
 800229a:	4413      	add	r3, r2
 800229c:	4a3d      	ldr	r2, [pc, #244]	@ (8002394 <HAL_DMA_Init+0x140>)
 800229e:	fba2 2303 	umull	r2, r3, r2, r3
 80022a2:	091b      	lsrs	r3, r3, #4
 80022a4:	009a      	lsls	r2, r3, #2
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a3c      	ldr	r2, [pc, #240]	@ (80023a0 <HAL_DMA_Init+0x14c>)
 80022ae:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	2202      	movs	r2, #2
 80022b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80022c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80022ca:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80022d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	691b      	ldr	r3, [r3, #16]
 80022da:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80022e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	699b      	ldr	r3, [r3, #24]
 80022e6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80022ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
 80022f2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80022f4:	68fa      	ldr	r2, [r7, #12]
 80022f6:	4313      	orrs	r3, r2
 80022f8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	68fa      	ldr	r2, [r7, #12]
 8002300:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002302:	6878      	ldr	r0, [r7, #4]
 8002304:	f000 f9b6 	bl	8002674 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002310:	d102      	bne.n	8002318 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	2200      	movs	r2, #0
 8002316:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	685a      	ldr	r2, [r3, #4]
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002320:	b2d2      	uxtb	r2, r2
 8002322:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002328:	687a      	ldr	r2, [r7, #4]
 800232a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800232c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	2b00      	cmp	r3, #0
 8002334:	d010      	beq.n	8002358 <HAL_DMA_Init+0x104>
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2b04      	cmp	r3, #4
 800233c:	d80c      	bhi.n	8002358 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800233e:	6878      	ldr	r0, [r7, #4]
 8002340:	f000 f9d6 	bl	80026f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002348:	2200      	movs	r2, #0
 800234a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002350:	687a      	ldr	r2, [r7, #4]
 8002352:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002354:	605a      	str	r2, [r3, #4]
 8002356:	e008      	b.n	800236a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2200      	movs	r2, #0
 800235c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	2200      	movs	r2, #0
 8002362:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2200      	movs	r2, #0
 800236e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2200      	movs	r2, #0
 800237c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	3710      	adds	r7, #16
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40020407 	.word	0x40020407
 8002390:	bffdfff8 	.word	0xbffdfff8
 8002394:	cccccccd 	.word	0xcccccccd
 8002398:	40020000 	.word	0x40020000
 800239c:	bffdfbf8 	.word	0xbffdfbf8
 80023a0:	40020400 	.word	0x40020400

080023a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b086      	sub	sp, #24
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	60f8      	str	r0, [r7, #12]
 80023ac:	60b9      	str	r1, [r7, #8]
 80023ae:	607a      	str	r2, [r7, #4]
 80023b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023b2:	2300      	movs	r3, #0
 80023b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80023bc:	2b01      	cmp	r3, #1
 80023be:	d101      	bne.n	80023c4 <HAL_DMA_Start_IT+0x20>
 80023c0:	2302      	movs	r3, #2
 80023c2:	e066      	b.n	8002492 <HAL_DMA_Start_IT+0xee>
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b01      	cmp	r3, #1
 80023d6:	d155      	bne.n	8002484 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2202      	movs	r2, #2
 80023dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2200      	movs	r2, #0
 80023e4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	f022 0201 	bic.w	r2, r2, #1
 80023f4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	687a      	ldr	r2, [r7, #4]
 80023fa:	68b9      	ldr	r1, [r7, #8]
 80023fc:	68f8      	ldr	r0, [r7, #12]
 80023fe:	f000 f8fb 	bl	80025f8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002402:	68fb      	ldr	r3, [r7, #12]
 8002404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002406:	2b00      	cmp	r3, #0
 8002408:	d008      	beq.n	800241c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681a      	ldr	r2, [r3, #0]
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f042 020e 	orr.w	r2, r2, #14
 8002418:	601a      	str	r2, [r3, #0]
 800241a:	e00f      	b.n	800243c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	681a      	ldr	r2, [r3, #0]
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	f022 0204 	bic.w	r2, r2, #4
 800242a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	681a      	ldr	r2, [r3, #0]
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 020a 	orr.w	r2, r2, #10
 800243a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d007      	beq.n	800245a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002454:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002458:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800245e:	2b00      	cmp	r3, #0
 8002460:	d007      	beq.n	8002472 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	68fb      	ldr	r3, [r7, #12]
 800246a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800246c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002470:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	681a      	ldr	r2, [r3, #0]
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f042 0201 	orr.w	r2, r2, #1
 8002480:	601a      	str	r2, [r3, #0]
 8002482:	e005      	b.n	8002490 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800248c:	2302      	movs	r3, #2
 800248e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002490:	7dfb      	ldrb	r3, [r7, #23]
}
 8002492:	4618      	mov	r0, r3
 8002494:	3718      	adds	r7, #24
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b084      	sub	sp, #16
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b6:	f003 031c 	and.w	r3, r3, #28
 80024ba:	2204      	movs	r2, #4
 80024bc:	409a      	lsls	r2, r3
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	4013      	ands	r3, r2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d026      	beq.n	8002514 <HAL_DMA_IRQHandler+0x7a>
 80024c6:	68bb      	ldr	r3, [r7, #8]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d021      	beq.n	8002514 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f003 0320 	and.w	r3, r3, #32
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d107      	bne.n	80024ee <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f022 0204 	bic.w	r2, r2, #4
 80024ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024f2:	f003 021c 	and.w	r2, r3, #28
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024fa:	2104      	movs	r1, #4
 80024fc:	fa01 f202 	lsl.w	r2, r1, r2
 8002500:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002506:	2b00      	cmp	r3, #0
 8002508:	d071      	beq.n	80025ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800250e:	6878      	ldr	r0, [r7, #4]
 8002510:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002512:	e06c      	b.n	80025ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002518:	f003 031c 	and.w	r3, r3, #28
 800251c:	2202      	movs	r2, #2
 800251e:	409a      	lsls	r2, r3
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	4013      	ands	r3, r2
 8002524:	2b00      	cmp	r3, #0
 8002526:	d02e      	beq.n	8002586 <HAL_DMA_IRQHandler+0xec>
 8002528:	68bb      	ldr	r3, [r7, #8]
 800252a:	f003 0302 	and.w	r3, r3, #2
 800252e:	2b00      	cmp	r3, #0
 8002530:	d029      	beq.n	8002586 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0320 	and.w	r3, r3, #32
 800253c:	2b00      	cmp	r3, #0
 800253e:	d10b      	bne.n	8002558 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 020a 	bic.w	r2, r2, #10
 800254e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2201      	movs	r2, #1
 8002554:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800255c:	f003 021c 	and.w	r2, r3, #28
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002564:	2102      	movs	r1, #2
 8002566:	fa01 f202 	lsl.w	r2, r1, r2
 800256a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002578:	2b00      	cmp	r3, #0
 800257a:	d038      	beq.n	80025ee <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002584:	e033      	b.n	80025ee <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800258a:	f003 031c 	and.w	r3, r3, #28
 800258e:	2208      	movs	r2, #8
 8002590:	409a      	lsls	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	4013      	ands	r3, r2
 8002596:	2b00      	cmp	r3, #0
 8002598:	d02a      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x156>
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d025      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f022 020e 	bic.w	r2, r2, #14
 80025b2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b8:	f003 021c 	and.w	r2, r3, #28
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c0:	2101      	movs	r1, #1
 80025c2:	fa01 f202 	lsl.w	r2, r1, r2
 80025c6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	2200      	movs	r2, #0
 80025da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d004      	beq.n	80025f0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80025ee:	bf00      	nop
 80025f0:	bf00      	nop
}
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}

080025f8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
 8002604:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800260a:	68fa      	ldr	r2, [r7, #12]
 800260c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800260e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002614:	2b00      	cmp	r3, #0
 8002616:	d004      	beq.n	8002622 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002620:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002626:	f003 021c 	and.w	r2, r3, #28
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800262e:	2101      	movs	r1, #1
 8002630:	fa01 f202 	lsl.w	r2, r1, r2
 8002634:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	2b10      	cmp	r3, #16
 8002644:	d108      	bne.n	8002658 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	68ba      	ldr	r2, [r7, #8]
 8002654:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002656:	e007      	b.n	8002668 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68ba      	ldr	r2, [r7, #8]
 800265e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	687a      	ldr	r2, [r7, #4]
 8002666:	60da      	str	r2, [r3, #12]
}
 8002668:	bf00      	nop
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002674:	b480      	push	{r7}
 8002676:	b085      	sub	sp, #20
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	461a      	mov	r2, r3
 8002682:	4b17      	ldr	r3, [pc, #92]	@ (80026e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002684:	429a      	cmp	r2, r3
 8002686:	d80a      	bhi.n	800269e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800268c:	089b      	lsrs	r3, r3, #2
 800268e:	009b      	lsls	r3, r3, #2
 8002690:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002694:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002698:	687a      	ldr	r2, [r7, #4]
 800269a:	6493      	str	r3, [r2, #72]	@ 0x48
 800269c:	e007      	b.n	80026ae <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a2:	089b      	lsrs	r3, r3, #2
 80026a4:	009a      	lsls	r2, r3, #2
 80026a6:	4b0f      	ldr	r3, [pc, #60]	@ (80026e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80026a8:	4413      	add	r3, r2
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	3b08      	subs	r3, #8
 80026b6:	4a0c      	ldr	r2, [pc, #48]	@ (80026e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80026b8:	fba2 2303 	umull	r2, r3, r2, r3
 80026bc:	091b      	lsrs	r3, r3, #4
 80026be:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	4a0a      	ldr	r2, [pc, #40]	@ (80026ec <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80026c4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	f003 031f 	and.w	r3, r3, #31
 80026cc:	2201      	movs	r2, #1
 80026ce:	409a      	lsls	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80026d4:	bf00      	nop
 80026d6:	3714      	adds	r7, #20
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr
 80026e0:	40020407 	.word	0x40020407
 80026e4:	4002081c 	.word	0x4002081c
 80026e8:	cccccccd 	.word	0xcccccccd
 80026ec:	40020880 	.word	0x40020880

080026f0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	4b0b      	ldr	r3, [pc, #44]	@ (8002730 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002704:	4413      	add	r3, r2
 8002706:	009b      	lsls	r3, r3, #2
 8002708:	461a      	mov	r2, r3
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	4a08      	ldr	r2, [pc, #32]	@ (8002734 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002712:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	3b01      	subs	r3, #1
 8002718:	f003 0303 	and.w	r3, r3, #3
 800271c:	2201      	movs	r2, #1
 800271e:	409a      	lsls	r2, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002724:	bf00      	nop
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	1000823f 	.word	0x1000823f
 8002734:	40020940 	.word	0x40020940

08002738 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002738:	b480      	push	{r7}
 800273a:	b087      	sub	sp, #28
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
 8002740:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002742:	2300      	movs	r3, #0
 8002744:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002746:	e166      	b.n	8002a16 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002748:	683b      	ldr	r3, [r7, #0]
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	2101      	movs	r1, #1
 800274e:	697b      	ldr	r3, [r7, #20]
 8002750:	fa01 f303 	lsl.w	r3, r1, r3
 8002754:	4013      	ands	r3, r2
 8002756:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	f000 8158 	beq.w	8002a10 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	2b01      	cmp	r3, #1
 800276a:	d005      	beq.n	8002778 <HAL_GPIO_Init+0x40>
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 0303 	and.w	r3, r3, #3
 8002774:	2b02      	cmp	r3, #2
 8002776:	d130      	bne.n	80027da <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800277e:	697b      	ldr	r3, [r7, #20]
 8002780:	005b      	lsls	r3, r3, #1
 8002782:	2203      	movs	r2, #3
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	693a      	ldr	r2, [r7, #16]
 800278c:	4013      	ands	r3, r2
 800278e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	68da      	ldr	r2, [r3, #12]
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	fa02 f303 	lsl.w	r3, r2, r3
 800279c:	693a      	ldr	r2, [r7, #16]
 800279e:	4313      	orrs	r3, r2
 80027a0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	693a      	ldr	r2, [r7, #16]
 80027a6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	685b      	ldr	r3, [r3, #4]
 80027ac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027ae:	2201      	movs	r2, #1
 80027b0:	697b      	ldr	r3, [r7, #20]
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	43db      	mvns	r3, r3
 80027b8:	693a      	ldr	r2, [r7, #16]
 80027ba:	4013      	ands	r3, r2
 80027bc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	091b      	lsrs	r3, r3, #4
 80027c4:	f003 0201 	and.w	r2, r3, #1
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	fa02 f303 	lsl.w	r3, r2, r3
 80027ce:	693a      	ldr	r2, [r7, #16]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 0303 	and.w	r3, r3, #3
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d017      	beq.n	8002816 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	68db      	ldr	r3, [r3, #12]
 80027ea:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	005b      	lsls	r3, r3, #1
 80027f0:	2203      	movs	r2, #3
 80027f2:	fa02 f303 	lsl.w	r3, r2, r3
 80027f6:	43db      	mvns	r3, r3
 80027f8:	693a      	ldr	r2, [r7, #16]
 80027fa:	4013      	ands	r3, r2
 80027fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	689a      	ldr	r2, [r3, #8]
 8002802:	697b      	ldr	r3, [r7, #20]
 8002804:	005b      	lsls	r3, r3, #1
 8002806:	fa02 f303 	lsl.w	r3, r2, r3
 800280a:	693a      	ldr	r2, [r7, #16]
 800280c:	4313      	orrs	r3, r2
 800280e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	693a      	ldr	r2, [r7, #16]
 8002814:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	685b      	ldr	r3, [r3, #4]
 800281a:	f003 0303 	and.w	r3, r3, #3
 800281e:	2b02      	cmp	r3, #2
 8002820:	d123      	bne.n	800286a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	08da      	lsrs	r2, r3, #3
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	3208      	adds	r2, #8
 800282a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800282e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	009b      	lsls	r3, r3, #2
 8002838:	220f      	movs	r2, #15
 800283a:	fa02 f303 	lsl.w	r3, r2, r3
 800283e:	43db      	mvns	r3, r3
 8002840:	693a      	ldr	r2, [r7, #16]
 8002842:	4013      	ands	r3, r2
 8002844:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	691a      	ldr	r2, [r3, #16]
 800284a:	697b      	ldr	r3, [r7, #20]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	fa02 f303 	lsl.w	r3, r2, r3
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	4313      	orrs	r3, r2
 800285a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	08da      	lsrs	r2, r3, #3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3208      	adds	r2, #8
 8002864:	6939      	ldr	r1, [r7, #16]
 8002866:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	2203      	movs	r2, #3
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002882:	683b      	ldr	r3, [r7, #0]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	f003 0203 	and.w	r2, r3, #3
 800288a:	697b      	ldr	r3, [r7, #20]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	fa02 f303 	lsl.w	r3, r2, r3
 8002892:	693a      	ldr	r2, [r7, #16]
 8002894:	4313      	orrs	r3, r2
 8002896:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	693a      	ldr	r2, [r7, #16]
 800289c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 80b2 	beq.w	8002a10 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028ac:	4b61      	ldr	r3, [pc, #388]	@ (8002a34 <HAL_GPIO_Init+0x2fc>)
 80028ae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028b0:	4a60      	ldr	r2, [pc, #384]	@ (8002a34 <HAL_GPIO_Init+0x2fc>)
 80028b2:	f043 0301 	orr.w	r3, r3, #1
 80028b6:	6613      	str	r3, [r2, #96]	@ 0x60
 80028b8:	4b5e      	ldr	r3, [pc, #376]	@ (8002a34 <HAL_GPIO_Init+0x2fc>)
 80028ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028bc:	f003 0301 	and.w	r3, r3, #1
 80028c0:	60bb      	str	r3, [r7, #8]
 80028c2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028c4:	4a5c      	ldr	r2, [pc, #368]	@ (8002a38 <HAL_GPIO_Init+0x300>)
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	089b      	lsrs	r3, r3, #2
 80028ca:	3302      	adds	r3, #2
 80028cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028d0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028d2:	697b      	ldr	r3, [r7, #20]
 80028d4:	f003 0303 	and.w	r3, r3, #3
 80028d8:	009b      	lsls	r3, r3, #2
 80028da:	220f      	movs	r2, #15
 80028dc:	fa02 f303 	lsl.w	r3, r2, r3
 80028e0:	43db      	mvns	r3, r3
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4013      	ands	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028ee:	d02b      	beq.n	8002948 <HAL_GPIO_Init+0x210>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	4a52      	ldr	r2, [pc, #328]	@ (8002a3c <HAL_GPIO_Init+0x304>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d025      	beq.n	8002944 <HAL_GPIO_Init+0x20c>
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a51      	ldr	r2, [pc, #324]	@ (8002a40 <HAL_GPIO_Init+0x308>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d01f      	beq.n	8002940 <HAL_GPIO_Init+0x208>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a50      	ldr	r2, [pc, #320]	@ (8002a44 <HAL_GPIO_Init+0x30c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d019      	beq.n	800293c <HAL_GPIO_Init+0x204>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a4f      	ldr	r2, [pc, #316]	@ (8002a48 <HAL_GPIO_Init+0x310>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d013      	beq.n	8002938 <HAL_GPIO_Init+0x200>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a4e      	ldr	r2, [pc, #312]	@ (8002a4c <HAL_GPIO_Init+0x314>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d00d      	beq.n	8002934 <HAL_GPIO_Init+0x1fc>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a4d      	ldr	r2, [pc, #308]	@ (8002a50 <HAL_GPIO_Init+0x318>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d007      	beq.n	8002930 <HAL_GPIO_Init+0x1f8>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a4c      	ldr	r2, [pc, #304]	@ (8002a54 <HAL_GPIO_Init+0x31c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d101      	bne.n	800292c <HAL_GPIO_Init+0x1f4>
 8002928:	2307      	movs	r3, #7
 800292a:	e00e      	b.n	800294a <HAL_GPIO_Init+0x212>
 800292c:	2308      	movs	r3, #8
 800292e:	e00c      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002930:	2306      	movs	r3, #6
 8002932:	e00a      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002934:	2305      	movs	r3, #5
 8002936:	e008      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002938:	2304      	movs	r3, #4
 800293a:	e006      	b.n	800294a <HAL_GPIO_Init+0x212>
 800293c:	2303      	movs	r3, #3
 800293e:	e004      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002940:	2302      	movs	r3, #2
 8002942:	e002      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002944:	2301      	movs	r3, #1
 8002946:	e000      	b.n	800294a <HAL_GPIO_Init+0x212>
 8002948:	2300      	movs	r3, #0
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	f002 0203 	and.w	r2, r2, #3
 8002950:	0092      	lsls	r2, r2, #2
 8002952:	4093      	lsls	r3, r2
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4313      	orrs	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800295a:	4937      	ldr	r1, [pc, #220]	@ (8002a38 <HAL_GPIO_Init+0x300>)
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	089b      	lsrs	r3, r3, #2
 8002960:	3302      	adds	r3, #2
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002968:	4b3b      	ldr	r3, [pc, #236]	@ (8002a58 <HAL_GPIO_Init+0x320>)
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	43db      	mvns	r3, r3
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	4013      	ands	r3, r2
 8002976:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002980:	2b00      	cmp	r3, #0
 8002982:	d003      	beq.n	800298c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002984:	693a      	ldr	r2, [r7, #16]
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800298c:	4a32      	ldr	r2, [pc, #200]	@ (8002a58 <HAL_GPIO_Init+0x320>)
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002992:	4b31      	ldr	r3, [pc, #196]	@ (8002a58 <HAL_GPIO_Init+0x320>)
 8002994:	68db      	ldr	r3, [r3, #12]
 8002996:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	43db      	mvns	r3, r3
 800299c:	693a      	ldr	r2, [r7, #16]
 800299e:	4013      	ands	r3, r2
 80029a0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029b6:	4a28      	ldr	r2, [pc, #160]	@ (8002a58 <HAL_GPIO_Init+0x320>)
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029bc:	4b26      	ldr	r3, [pc, #152]	@ (8002a58 <HAL_GPIO_Init+0x320>)
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	43db      	mvns	r3, r3
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4013      	ands	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	4313      	orrs	r3, r2
 80029de:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029e0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a58 <HAL_GPIO_Init+0x320>)
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029e6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a58 <HAL_GPIO_Init+0x320>)
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	43db      	mvns	r3, r3
 80029f0:	693a      	ldr	r2, [r7, #16]
 80029f2:	4013      	ands	r3, r2
 80029f4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a0a:	4a13      	ldr	r2, [pc, #76]	@ (8002a58 <HAL_GPIO_Init+0x320>)
 8002a0c:	693b      	ldr	r3, [r7, #16]
 8002a0e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	3301      	adds	r3, #1
 8002a14:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	f47f ae91 	bne.w	8002748 <HAL_GPIO_Init+0x10>
  }
}
 8002a26:	bf00      	nop
 8002a28:	bf00      	nop
 8002a2a:	371c      	adds	r7, #28
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	40021000 	.word	0x40021000
 8002a38:	40010000 	.word	0x40010000
 8002a3c:	48000400 	.word	0x48000400
 8002a40:	48000800 	.word	0x48000800
 8002a44:	48000c00 	.word	0x48000c00
 8002a48:	48001000 	.word	0x48001000
 8002a4c:	48001400 	.word	0x48001400
 8002a50:	48001800 	.word	0x48001800
 8002a54:	48001c00 	.word	0x48001c00
 8002a58:	40010400 	.word	0x40010400

08002a5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a60:	4b0d      	ldr	r3, [pc, #52]	@ (8002a98 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a6c:	d102      	bne.n	8002a74 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002a6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a72:	e00b      	b.n	8002a8c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002a74:	4b08      	ldr	r3, [pc, #32]	@ (8002a98 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002a76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a82:	d102      	bne.n	8002a8a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002a84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a88:	e000      	b.n	8002a8c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002a8a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a94:	4770      	bx	lr
 8002a96:	bf00      	nop
 8002a98:	40007000 	.word	0x40007000

08002a9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b085      	sub	sp, #20
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d141      	bne.n	8002b2e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002aaa:	4b4b      	ldr	r3, [pc, #300]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002ab2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ab6:	d131      	bne.n	8002b1c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ab8:	4b47      	ldr	r3, [pc, #284]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002abe:	4a46      	ldr	r2, [pc, #280]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ac0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ac4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ac8:	4b43      	ldr	r3, [pc, #268]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002ad0:	4a41      	ldr	r2, [pc, #260]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ad2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ad6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002ad8:	4b40      	ldr	r3, [pc, #256]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2232      	movs	r2, #50	@ 0x32
 8002ade:	fb02 f303 	mul.w	r3, r2, r3
 8002ae2:	4a3f      	ldr	r2, [pc, #252]	@ (8002be0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002ae4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae8:	0c9b      	lsrs	r3, r3, #18
 8002aea:	3301      	adds	r3, #1
 8002aec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002aee:	e002      	b.n	8002af6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002af6:	4b38      	ldr	r3, [pc, #224]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002af8:	695b      	ldr	r3, [r3, #20]
 8002afa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b02:	d102      	bne.n	8002b0a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d1f2      	bne.n	8002af0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b0a:	4b33      	ldr	r3, [pc, #204]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b0c:	695b      	ldr	r3, [r3, #20]
 8002b0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b16:	d158      	bne.n	8002bca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b18:	2303      	movs	r3, #3
 8002b1a:	e057      	b.n	8002bcc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b1c:	4b2e      	ldr	r3, [pc, #184]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b22:	4a2d      	ldr	r2, [pc, #180]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002b28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002b2c:	e04d      	b.n	8002bca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002b34:	d141      	bne.n	8002bba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b36:	4b28      	ldr	r3, [pc, #160]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002b3e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b42:	d131      	bne.n	8002ba8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b44:	4b24      	ldr	r3, [pc, #144]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002b4a:	4a23      	ldr	r2, [pc, #140]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b4c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002b50:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b54:	4b20      	ldr	r3, [pc, #128]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002b5c:	4a1e      	ldr	r2, [pc, #120]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002b62:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002b64:	4b1d      	ldr	r3, [pc, #116]	@ (8002bdc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	2232      	movs	r2, #50	@ 0x32
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	4a1c      	ldr	r2, [pc, #112]	@ (8002be0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b70:	fba2 2303 	umull	r2, r3, r2, r3
 8002b74:	0c9b      	lsrs	r3, r3, #18
 8002b76:	3301      	adds	r3, #1
 8002b78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b7a:	e002      	b.n	8002b82 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b82:	4b15      	ldr	r3, [pc, #84]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b84:	695b      	ldr	r3, [r3, #20]
 8002b86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b8e:	d102      	bne.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f2      	bne.n	8002b7c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b96:	4b10      	ldr	r3, [pc, #64]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b98:	695b      	ldr	r3, [r3, #20]
 8002b9a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ba2:	d112      	bne.n	8002bca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ba4:	2303      	movs	r3, #3
 8002ba6:	e011      	b.n	8002bcc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ba8:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002baa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002bae:	4a0a      	ldr	r2, [pc, #40]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bb4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002bb8:	e007      	b.n	8002bca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002bba:	4b07      	ldr	r3, [pc, #28]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002bc2:	4a05      	ldr	r2, [pc, #20]	@ (8002bd8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002bc8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002bca:	2300      	movs	r3, #0
}
 8002bcc:	4618      	mov	r0, r3
 8002bce:	3714      	adds	r7, #20
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd6:	4770      	bx	lr
 8002bd8:	40007000 	.word	0x40007000
 8002bdc:	20040000 	.word	0x20040000
 8002be0:	431bde83 	.word	0x431bde83

08002be4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b088      	sub	sp, #32
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d102      	bne.n	8002bf8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002bf2:	2301      	movs	r3, #1
 8002bf4:	f000 bc08 	b.w	8003408 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002bf8:	4b96      	ldr	r3, [pc, #600]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 030c 	and.w	r3, r3, #12
 8002c00:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c02:	4b94      	ldr	r3, [pc, #592]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002c04:	68db      	ldr	r3, [r3, #12]
 8002c06:	f003 0303 	and.w	r3, r3, #3
 8002c0a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0310 	and.w	r3, r3, #16
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	f000 80e4 	beq.w	8002de2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d007      	beq.n	8002c30 <HAL_RCC_OscConfig+0x4c>
 8002c20:	69bb      	ldr	r3, [r7, #24]
 8002c22:	2b0c      	cmp	r3, #12
 8002c24:	f040 808b 	bne.w	8002d3e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	f040 8087 	bne.w	8002d3e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c30:	4b88      	ldr	r3, [pc, #544]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f003 0302 	and.w	r3, r3, #2
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d005      	beq.n	8002c48 <HAL_RCC_OscConfig+0x64>
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	699b      	ldr	r3, [r3, #24]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d101      	bne.n	8002c48 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e3df      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6a1a      	ldr	r2, [r3, #32]
 8002c4c:	4b81      	ldr	r3, [pc, #516]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	f003 0308 	and.w	r3, r3, #8
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d004      	beq.n	8002c62 <HAL_RCC_OscConfig+0x7e>
 8002c58:	4b7e      	ldr	r3, [pc, #504]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c60:	e005      	b.n	8002c6e <HAL_RCC_OscConfig+0x8a>
 8002c62:	4b7c      	ldr	r3, [pc, #496]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002c64:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c68:	091b      	lsrs	r3, r3, #4
 8002c6a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d223      	bcs.n	8002cba <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	4618      	mov	r0, r3
 8002c78:	f000 fd94 	bl	80037a4 <RCC_SetFlashLatencyFromMSIRange>
 8002c7c:	4603      	mov	r3, r0
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d001      	beq.n	8002c86 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002c82:	2301      	movs	r3, #1
 8002c84:	e3c0      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c86:	4b73      	ldr	r3, [pc, #460]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4a72      	ldr	r2, [pc, #456]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002c8c:	f043 0308 	orr.w	r3, r3, #8
 8002c90:	6013      	str	r3, [r2, #0]
 8002c92:	4b70      	ldr	r3, [pc, #448]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6a1b      	ldr	r3, [r3, #32]
 8002c9e:	496d      	ldr	r1, [pc, #436]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ca4:	4b6b      	ldr	r3, [pc, #428]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	69db      	ldr	r3, [r3, #28]
 8002cb0:	021b      	lsls	r3, r3, #8
 8002cb2:	4968      	ldr	r1, [pc, #416]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	604b      	str	r3, [r1, #4]
 8002cb8:	e025      	b.n	8002d06 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cba:	4b66      	ldr	r3, [pc, #408]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a65      	ldr	r2, [pc, #404]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002cc0:	f043 0308 	orr.w	r3, r3, #8
 8002cc4:	6013      	str	r3, [r2, #0]
 8002cc6:	4b63      	ldr	r3, [pc, #396]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6a1b      	ldr	r3, [r3, #32]
 8002cd2:	4960      	ldr	r1, [pc, #384]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002cd8:	4b5e      	ldr	r3, [pc, #376]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	69db      	ldr	r3, [r3, #28]
 8002ce4:	021b      	lsls	r3, r3, #8
 8002ce6:	495b      	ldr	r1, [pc, #364]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d109      	bne.n	8002d06 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6a1b      	ldr	r3, [r3, #32]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f000 fd54 	bl	80037a4 <RCC_SetFlashLatencyFromMSIRange>
 8002cfc:	4603      	mov	r3, r0
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d001      	beq.n	8002d06 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002d02:	2301      	movs	r3, #1
 8002d04:	e380      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d06:	f000 fcc1 	bl	800368c <HAL_RCC_GetSysClockFreq>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	4b51      	ldr	r3, [pc, #324]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	091b      	lsrs	r3, r3, #4
 8002d12:	f003 030f 	and.w	r3, r3, #15
 8002d16:	4950      	ldr	r1, [pc, #320]	@ (8002e58 <HAL_RCC_OscConfig+0x274>)
 8002d18:	5ccb      	ldrb	r3, [r1, r3]
 8002d1a:	f003 031f 	and.w	r3, r3, #31
 8002d1e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d22:	4a4e      	ldr	r2, [pc, #312]	@ (8002e5c <HAL_RCC_OscConfig+0x278>)
 8002d24:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d26:	4b4e      	ldr	r3, [pc, #312]	@ (8002e60 <HAL_RCC_OscConfig+0x27c>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7fd fd40 	bl	80007b0 <HAL_InitTick>
 8002d30:	4603      	mov	r3, r0
 8002d32:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d34:	7bfb      	ldrb	r3, [r7, #15]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d052      	beq.n	8002de0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
 8002d3c:	e364      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d032      	beq.n	8002dac <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002d46:	4b43      	ldr	r3, [pc, #268]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a42      	ldr	r2, [pc, #264]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d4c:	f043 0301 	orr.w	r3, r3, #1
 8002d50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002d52:	f7fd fd7d 	bl	8000850 <HAL_GetTick>
 8002d56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d58:	e008      	b.n	8002d6c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002d5a:	f7fd fd79 	bl	8000850 <HAL_GetTick>
 8002d5e:	4602      	mov	r2, r0
 8002d60:	693b      	ldr	r3, [r7, #16]
 8002d62:	1ad3      	subs	r3, r2, r3
 8002d64:	2b02      	cmp	r3, #2
 8002d66:	d901      	bls.n	8002d6c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002d68:	2303      	movs	r3, #3
 8002d6a:	e34d      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d6c:	4b39      	ldr	r3, [pc, #228]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f003 0302 	and.w	r3, r3, #2
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d0f0      	beq.n	8002d5a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d78:	4b36      	ldr	r3, [pc, #216]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a35      	ldr	r2, [pc, #212]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d7e:	f043 0308 	orr.w	r3, r3, #8
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	4b33      	ldr	r3, [pc, #204]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	4930      	ldr	r1, [pc, #192]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d92:	4313      	orrs	r3, r2
 8002d94:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d96:	4b2f      	ldr	r3, [pc, #188]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002d98:	685b      	ldr	r3, [r3, #4]
 8002d9a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	69db      	ldr	r3, [r3, #28]
 8002da2:	021b      	lsls	r3, r3, #8
 8002da4:	492b      	ldr	r1, [pc, #172]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	604b      	str	r3, [r1, #4]
 8002daa:	e01a      	b.n	8002de2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002dac:	4b29      	ldr	r3, [pc, #164]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a28      	ldr	r2, [pc, #160]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002db2:	f023 0301 	bic.w	r3, r3, #1
 8002db6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002db8:	f7fd fd4a 	bl	8000850 <HAL_GetTick>
 8002dbc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dbe:	e008      	b.n	8002dd2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dc0:	f7fd fd46 	bl	8000850 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	693b      	ldr	r3, [r7, #16]
 8002dc8:	1ad3      	subs	r3, r2, r3
 8002dca:	2b02      	cmp	r3, #2
 8002dcc:	d901      	bls.n	8002dd2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002dce:	2303      	movs	r3, #3
 8002dd0:	e31a      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002dd2:	4b20      	ldr	r3, [pc, #128]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f003 0302 	and.w	r3, r3, #2
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f0      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x1dc>
 8002dde:	e000      	b.n	8002de2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002de0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 0301 	and.w	r3, r3, #1
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d073      	beq.n	8002ed6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	2b08      	cmp	r3, #8
 8002df2:	d005      	beq.n	8002e00 <HAL_RCC_OscConfig+0x21c>
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	2b0c      	cmp	r3, #12
 8002df8:	d10e      	bne.n	8002e18 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	2b03      	cmp	r3, #3
 8002dfe:	d10b      	bne.n	8002e18 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e00:	4b14      	ldr	r3, [pc, #80]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d063      	beq.n	8002ed4 <HAL_RCC_OscConfig+0x2f0>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d15f      	bne.n	8002ed4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e2f7      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e20:	d106      	bne.n	8002e30 <HAL_RCC_OscConfig+0x24c>
 8002e22:	4b0c      	ldr	r3, [pc, #48]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a0b      	ldr	r2, [pc, #44]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002e28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e2c:	6013      	str	r3, [r2, #0]
 8002e2e:	e025      	b.n	8002e7c <HAL_RCC_OscConfig+0x298>
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	685b      	ldr	r3, [r3, #4]
 8002e34:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e38:	d114      	bne.n	8002e64 <HAL_RCC_OscConfig+0x280>
 8002e3a:	4b06      	ldr	r3, [pc, #24]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	4a05      	ldr	r2, [pc, #20]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e44:	6013      	str	r3, [r2, #0]
 8002e46:	4b03      	ldr	r3, [pc, #12]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	4a02      	ldr	r2, [pc, #8]	@ (8002e54 <HAL_RCC_OscConfig+0x270>)
 8002e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e50:	6013      	str	r3, [r2, #0]
 8002e52:	e013      	b.n	8002e7c <HAL_RCC_OscConfig+0x298>
 8002e54:	40021000 	.word	0x40021000
 8002e58:	080043c4 	.word	0x080043c4
 8002e5c:	20040000 	.word	0x20040000
 8002e60:	20040004 	.word	0x20040004
 8002e64:	4ba0      	ldr	r3, [pc, #640]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a9f      	ldr	r2, [pc, #636]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002e6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e6e:	6013      	str	r3, [r2, #0]
 8002e70:	4b9d      	ldr	r3, [pc, #628]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	4a9c      	ldr	r2, [pc, #624]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002e76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d013      	beq.n	8002eac <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e84:	f7fd fce4 	bl	8000850 <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e8c:	f7fd fce0 	bl	8000850 <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b64      	cmp	r3, #100	@ 0x64
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e2b4      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002e9e:	4b92      	ldr	r3, [pc, #584]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d0f0      	beq.n	8002e8c <HAL_RCC_OscConfig+0x2a8>
 8002eaa:	e014      	b.n	8002ed6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002eac:	f7fd fcd0 	bl	8000850 <HAL_GetTick>
 8002eb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002eb2:	e008      	b.n	8002ec6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002eb4:	f7fd fccc 	bl	8000850 <HAL_GetTick>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	1ad3      	subs	r3, r2, r3
 8002ebe:	2b64      	cmp	r3, #100	@ 0x64
 8002ec0:	d901      	bls.n	8002ec6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002ec2:	2303      	movs	r3, #3
 8002ec4:	e2a0      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002ec6:	4b88      	ldr	r3, [pc, #544]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1f0      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x2d0>
 8002ed2:	e000      	b.n	8002ed6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ed4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f003 0302 	and.w	r3, r3, #2
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d060      	beq.n	8002fa4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	2b04      	cmp	r3, #4
 8002ee6:	d005      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x310>
 8002ee8:	69bb      	ldr	r3, [r7, #24]
 8002eea:	2b0c      	cmp	r3, #12
 8002eec:	d119      	bne.n	8002f22 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d116      	bne.n	8002f22 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ef4:	4b7c      	ldr	r3, [pc, #496]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <HAL_RCC_OscConfig+0x328>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d101      	bne.n	8002f0c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e27d      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f0c:	4b76      	ldr	r3, [pc, #472]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	691b      	ldr	r3, [r3, #16]
 8002f18:	061b      	lsls	r3, r3, #24
 8002f1a:	4973      	ldr	r1, [pc, #460]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f20:	e040      	b.n	8002fa4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	68db      	ldr	r3, [r3, #12]
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d023      	beq.n	8002f72 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f2a:	4b6f      	ldr	r3, [pc, #444]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	4a6e      	ldr	r2, [pc, #440]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f30:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f36:	f7fd fc8b 	bl	8000850 <HAL_GetTick>
 8002f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f3c:	e008      	b.n	8002f50 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f3e:	f7fd fc87 	bl	8000850 <HAL_GetTick>
 8002f42:	4602      	mov	r2, r0
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	1ad3      	subs	r3, r2, r3
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d901      	bls.n	8002f50 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	e25b      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002f50:	4b65      	ldr	r3, [pc, #404]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d0f0      	beq.n	8002f3e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f5c:	4b62      	ldr	r3, [pc, #392]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	061b      	lsls	r3, r3, #24
 8002f6a:	495f      	ldr	r1, [pc, #380]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f6c:	4313      	orrs	r3, r2
 8002f6e:	604b      	str	r3, [r1, #4]
 8002f70:	e018      	b.n	8002fa4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f72:	4b5d      	ldr	r3, [pc, #372]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a5c      	ldr	r2, [pc, #368]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f78:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002f7c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f7e:	f7fd fc67 	bl	8000850 <HAL_GetTick>
 8002f82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f84:	e008      	b.n	8002f98 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f86:	f7fd fc63 	bl	8000850 <HAL_GetTick>
 8002f8a:	4602      	mov	r2, r0
 8002f8c:	693b      	ldr	r3, [r7, #16]
 8002f8e:	1ad3      	subs	r3, r2, r3
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	d901      	bls.n	8002f98 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002f94:	2303      	movs	r3, #3
 8002f96:	e237      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f98:	4b53      	ldr	r3, [pc, #332]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d1f0      	bne.n	8002f86 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0308 	and.w	r3, r3, #8
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d03c      	beq.n	800302a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	695b      	ldr	r3, [r3, #20]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d01c      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fb8:	4b4b      	ldr	r3, [pc, #300]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002fba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fbe:	4a4a      	ldr	r2, [pc, #296]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002fc0:	f043 0301 	orr.w	r3, r3, #1
 8002fc4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fc8:	f7fd fc42 	bl	8000850 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fd0:	f7fd fc3e 	bl	8000850 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e212      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002fe2:	4b41      	ldr	r3, [pc, #260]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002fe4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002fe8:	f003 0302 	and.w	r3, r3, #2
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d0ef      	beq.n	8002fd0 <HAL_RCC_OscConfig+0x3ec>
 8002ff0:	e01b      	b.n	800302a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ff2:	4b3d      	ldr	r3, [pc, #244]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002ff4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ff8:	4a3b      	ldr	r2, [pc, #236]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8002ffa:	f023 0301 	bic.w	r3, r3, #1
 8002ffe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003002:	f7fd fc25 	bl	8000850 <HAL_GetTick>
 8003006:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003008:	e008      	b.n	800301c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800300a:	f7fd fc21 	bl	8000850 <HAL_GetTick>
 800300e:	4602      	mov	r2, r0
 8003010:	693b      	ldr	r3, [r7, #16]
 8003012:	1ad3      	subs	r3, r2, r3
 8003014:	2b02      	cmp	r3, #2
 8003016:	d901      	bls.n	800301c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003018:	2303      	movs	r3, #3
 800301a:	e1f5      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800301c:	4b32      	ldr	r3, [pc, #200]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 800301e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d1ef      	bne.n	800300a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0304 	and.w	r3, r3, #4
 8003032:	2b00      	cmp	r3, #0
 8003034:	f000 80a6 	beq.w	8003184 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003038:	2300      	movs	r3, #0
 800303a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800303c:	4b2a      	ldr	r3, [pc, #168]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 800303e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003040:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d10d      	bne.n	8003064 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003048:	4b27      	ldr	r3, [pc, #156]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 800304a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304c:	4a26      	ldr	r2, [pc, #152]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 800304e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003052:	6593      	str	r3, [r2, #88]	@ 0x58
 8003054:	4b24      	ldr	r3, [pc, #144]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 8003056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003058:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800305c:	60bb      	str	r3, [r7, #8]
 800305e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003060:	2301      	movs	r3, #1
 8003062:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003064:	4b21      	ldr	r3, [pc, #132]	@ (80030ec <HAL_RCC_OscConfig+0x508>)
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800306c:	2b00      	cmp	r3, #0
 800306e:	d118      	bne.n	80030a2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003070:	4b1e      	ldr	r3, [pc, #120]	@ (80030ec <HAL_RCC_OscConfig+0x508>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a1d      	ldr	r2, [pc, #116]	@ (80030ec <HAL_RCC_OscConfig+0x508>)
 8003076:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800307a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800307c:	f7fd fbe8 	bl	8000850 <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003084:	f7fd fbe4 	bl	8000850 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b02      	cmp	r3, #2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e1b8      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003096:	4b15      	ldr	r3, [pc, #84]	@ (80030ec <HAL_RCC_OscConfig+0x508>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f0      	beq.n	8003084 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	689b      	ldr	r3, [r3, #8]
 80030a6:	2b01      	cmp	r3, #1
 80030a8:	d108      	bne.n	80030bc <HAL_RCC_OscConfig+0x4d8>
 80030aa:	4b0f      	ldr	r3, [pc, #60]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 80030ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030b0:	4a0d      	ldr	r2, [pc, #52]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 80030b2:	f043 0301 	orr.w	r3, r3, #1
 80030b6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030ba:	e029      	b.n	8003110 <HAL_RCC_OscConfig+0x52c>
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	689b      	ldr	r3, [r3, #8]
 80030c0:	2b05      	cmp	r3, #5
 80030c2:	d115      	bne.n	80030f0 <HAL_RCC_OscConfig+0x50c>
 80030c4:	4b08      	ldr	r3, [pc, #32]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 80030c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030ca:	4a07      	ldr	r2, [pc, #28]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 80030cc:	f043 0304 	orr.w	r3, r3, #4
 80030d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030d4:	4b04      	ldr	r3, [pc, #16]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 80030d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030da:	4a03      	ldr	r2, [pc, #12]	@ (80030e8 <HAL_RCC_OscConfig+0x504>)
 80030dc:	f043 0301 	orr.w	r3, r3, #1
 80030e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80030e4:	e014      	b.n	8003110 <HAL_RCC_OscConfig+0x52c>
 80030e6:	bf00      	nop
 80030e8:	40021000 	.word	0x40021000
 80030ec:	40007000 	.word	0x40007000
 80030f0:	4b9d      	ldr	r3, [pc, #628]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80030f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80030f6:	4a9c      	ldr	r2, [pc, #624]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80030f8:	f023 0301 	bic.w	r3, r3, #1
 80030fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003100:	4b99      	ldr	r3, [pc, #612]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003106:	4a98      	ldr	r2, [pc, #608]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003108:	f023 0304 	bic.w	r3, r3, #4
 800310c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d016      	beq.n	8003146 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003118:	f7fd fb9a 	bl	8000850 <HAL_GetTick>
 800311c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800311e:	e00a      	b.n	8003136 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003120:	f7fd fb96 	bl	8000850 <HAL_GetTick>
 8003124:	4602      	mov	r2, r0
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	1ad3      	subs	r3, r2, r3
 800312a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800312e:	4293      	cmp	r3, r2
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e168      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003136:	4b8c      	ldr	r3, [pc, #560]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003138:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800313c:	f003 0302 	and.w	r3, r3, #2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0ed      	beq.n	8003120 <HAL_RCC_OscConfig+0x53c>
 8003144:	e015      	b.n	8003172 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003146:	f7fd fb83 	bl	8000850 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800314c:	e00a      	b.n	8003164 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800314e:	f7fd fb7f 	bl	8000850 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	f241 3288 	movw	r2, #5000	@ 0x1388
 800315c:	4293      	cmp	r3, r2
 800315e:	d901      	bls.n	8003164 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e151      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003164:	4b80      	ldr	r3, [pc, #512]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003166:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800316a:	f003 0302 	and.w	r3, r3, #2
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1ed      	bne.n	800314e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003172:	7ffb      	ldrb	r3, [r7, #31]
 8003174:	2b01      	cmp	r3, #1
 8003176:	d105      	bne.n	8003184 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003178:	4b7b      	ldr	r3, [pc, #492]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 800317a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800317c:	4a7a      	ldr	r2, [pc, #488]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 800317e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003182:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f003 0320 	and.w	r3, r3, #32
 800318c:	2b00      	cmp	r3, #0
 800318e:	d03c      	beq.n	800320a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003194:	2b00      	cmp	r3, #0
 8003196:	d01c      	beq.n	80031d2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003198:	4b73      	ldr	r3, [pc, #460]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 800319a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800319e:	4a72      	ldr	r2, [pc, #456]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80031a0:	f043 0301 	orr.w	r3, r3, #1
 80031a4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a8:	f7fd fb52 	bl	8000850 <HAL_GetTick>
 80031ac:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031ae:	e008      	b.n	80031c2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031b0:	f7fd fb4e 	bl	8000850 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e122      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80031c2:	4b69      	ldr	r3, [pc, #420]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80031c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031c8:	f003 0302 	and.w	r3, r3, #2
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d0ef      	beq.n	80031b0 <HAL_RCC_OscConfig+0x5cc>
 80031d0:	e01b      	b.n	800320a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80031d2:	4b65      	ldr	r3, [pc, #404]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80031d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80031d8:	4a63      	ldr	r2, [pc, #396]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80031da:	f023 0301 	bic.w	r3, r3, #1
 80031de:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031e2:	f7fd fb35 	bl	8000850 <HAL_GetTick>
 80031e6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031e8:	e008      	b.n	80031fc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80031ea:	f7fd fb31 	bl	8000850 <HAL_GetTick>
 80031ee:	4602      	mov	r2, r0
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	2b02      	cmp	r3, #2
 80031f6:	d901      	bls.n	80031fc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80031f8:	2303      	movs	r3, #3
 80031fa:	e105      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80031fc:	4b5a      	ldr	r3, [pc, #360]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80031fe:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003202:	f003 0302 	and.w	r3, r3, #2
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1ef      	bne.n	80031ea <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800320e:	2b00      	cmp	r3, #0
 8003210:	f000 80f9 	beq.w	8003406 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003218:	2b02      	cmp	r3, #2
 800321a:	f040 80cf 	bne.w	80033bc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800321e:	4b52      	ldr	r3, [pc, #328]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003220:	68db      	ldr	r3, [r3, #12]
 8003222:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	f003 0203 	and.w	r2, r3, #3
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800322e:	429a      	cmp	r2, r3
 8003230:	d12c      	bne.n	800328c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800323c:	3b01      	subs	r3, #1
 800323e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003240:	429a      	cmp	r2, r3
 8003242:	d123      	bne.n	800328c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003244:	697b      	ldr	r3, [r7, #20]
 8003246:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800324e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003250:	429a      	cmp	r2, r3
 8003252:	d11b      	bne.n	800328c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003254:	697b      	ldr	r3, [r7, #20]
 8003256:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800325e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003260:	429a      	cmp	r2, r3
 8003262:	d113      	bne.n	800328c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003264:	697b      	ldr	r3, [r7, #20]
 8003266:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800326e:	085b      	lsrs	r3, r3, #1
 8003270:	3b01      	subs	r3, #1
 8003272:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003274:	429a      	cmp	r2, r3
 8003276:	d109      	bne.n	800328c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003278:	697b      	ldr	r3, [r7, #20]
 800327a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	085b      	lsrs	r3, r3, #1
 8003284:	3b01      	subs	r3, #1
 8003286:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003288:	429a      	cmp	r2, r3
 800328a:	d071      	beq.n	8003370 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800328c:	69bb      	ldr	r3, [r7, #24]
 800328e:	2b0c      	cmp	r3, #12
 8003290:	d068      	beq.n	8003364 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003292:	4b35      	ldr	r3, [pc, #212]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800329a:	2b00      	cmp	r3, #0
 800329c:	d105      	bne.n	80032aa <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800329e:	4b32      	ldr	r3, [pc, #200]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d001      	beq.n	80032ae <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e0ac      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80032ae:	4b2e      	ldr	r3, [pc, #184]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80032b4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032b8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80032ba:	f7fd fac9 	bl	8000850 <HAL_GetTick>
 80032be:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032c0:	e008      	b.n	80032d4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032c2:	f7fd fac5 	bl	8000850 <HAL_GetTick>
 80032c6:	4602      	mov	r2, r0
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	1ad3      	subs	r3, r2, r3
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	d901      	bls.n	80032d4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e099      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80032d4:	4b24      	ldr	r3, [pc, #144]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d1f0      	bne.n	80032c2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032e0:	4b21      	ldr	r3, [pc, #132]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 80032e2:	68da      	ldr	r2, [r3, #12]
 80032e4:	4b21      	ldr	r3, [pc, #132]	@ (800336c <HAL_RCC_OscConfig+0x788>)
 80032e6:	4013      	ands	r3, r2
 80032e8:	687a      	ldr	r2, [r7, #4]
 80032ea:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80032f0:	3a01      	subs	r2, #1
 80032f2:	0112      	lsls	r2, r2, #4
 80032f4:	4311      	orrs	r1, r2
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80032fa:	0212      	lsls	r2, r2, #8
 80032fc:	4311      	orrs	r1, r2
 80032fe:	687a      	ldr	r2, [r7, #4]
 8003300:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003302:	0852      	lsrs	r2, r2, #1
 8003304:	3a01      	subs	r2, #1
 8003306:	0552      	lsls	r2, r2, #21
 8003308:	4311      	orrs	r1, r2
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800330e:	0852      	lsrs	r2, r2, #1
 8003310:	3a01      	subs	r2, #1
 8003312:	0652      	lsls	r2, r2, #25
 8003314:	4311      	orrs	r1, r2
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800331a:	06d2      	lsls	r2, r2, #27
 800331c:	430a      	orrs	r2, r1
 800331e:	4912      	ldr	r1, [pc, #72]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003320:	4313      	orrs	r3, r2
 8003322:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003324:	4b10      	ldr	r3, [pc, #64]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a0f      	ldr	r2, [pc, #60]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 800332a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800332e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003330:	4b0d      	ldr	r3, [pc, #52]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003332:	68db      	ldr	r3, [r3, #12]
 8003334:	4a0c      	ldr	r2, [pc, #48]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003336:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800333a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800333c:	f7fd fa88 	bl	8000850 <HAL_GetTick>
 8003340:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003342:	e008      	b.n	8003356 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003344:	f7fd fa84 	bl	8000850 <HAL_GetTick>
 8003348:	4602      	mov	r2, r0
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	1ad3      	subs	r3, r2, r3
 800334e:	2b02      	cmp	r3, #2
 8003350:	d901      	bls.n	8003356 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003352:	2303      	movs	r3, #3
 8003354:	e058      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003356:	4b04      	ldr	r3, [pc, #16]	@ (8003368 <HAL_RCC_OscConfig+0x784>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d0f0      	beq.n	8003344 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003362:	e050      	b.n	8003406 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e04f      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
 8003368:	40021000 	.word	0x40021000
 800336c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003370:	4b27      	ldr	r3, [pc, #156]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d144      	bne.n	8003406 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800337c:	4b24      	ldr	r3, [pc, #144]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a23      	ldr	r2, [pc, #140]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 8003382:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003386:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003388:	4b21      	ldr	r3, [pc, #132]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 800338a:	68db      	ldr	r3, [r3, #12]
 800338c:	4a20      	ldr	r2, [pc, #128]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 800338e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003392:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003394:	f7fd fa5c 	bl	8000850 <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800339c:	f7fd fa58 	bl	8000850 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e02c      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033ae:	4b18      	ldr	r3, [pc, #96]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0f0      	beq.n	800339c <HAL_RCC_OscConfig+0x7b8>
 80033ba:	e024      	b.n	8003406 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033bc:	69bb      	ldr	r3, [r7, #24]
 80033be:	2b0c      	cmp	r3, #12
 80033c0:	d01f      	beq.n	8003402 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c2:	4b13      	ldr	r3, [pc, #76]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a12      	ldr	r2, [pc, #72]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 80033c8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033cc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033ce:	f7fd fa3f 	bl	8000850 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d6:	f7fd fa3b 	bl	8000850 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e00f      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80033e8:	4b09      	ldr	r3, [pc, #36]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1f0      	bne.n	80033d6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80033f4:	4b06      	ldr	r3, [pc, #24]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 80033f6:	68da      	ldr	r2, [r3, #12]
 80033f8:	4905      	ldr	r1, [pc, #20]	@ (8003410 <HAL_RCC_OscConfig+0x82c>)
 80033fa:	4b06      	ldr	r3, [pc, #24]	@ (8003414 <HAL_RCC_OscConfig+0x830>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	60cb      	str	r3, [r1, #12]
 8003400:	e001      	b.n	8003406 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003402:	2301      	movs	r3, #1
 8003404:	e000      	b.n	8003408 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003406:	2300      	movs	r3, #0
}
 8003408:	4618      	mov	r0, r3
 800340a:	3720      	adds	r7, #32
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}
 8003410:	40021000 	.word	0x40021000
 8003414:	feeefffc 	.word	0xfeeefffc

08003418 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b086      	sub	sp, #24
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d101      	bne.n	8003430 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e11d      	b.n	800366c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003430:	4b90      	ldr	r3, [pc, #576]	@ (8003674 <HAL_RCC_ClockConfig+0x25c>)
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 030f 	and.w	r3, r3, #15
 8003438:	683a      	ldr	r2, [r7, #0]
 800343a:	429a      	cmp	r2, r3
 800343c:	d910      	bls.n	8003460 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800343e:	4b8d      	ldr	r3, [pc, #564]	@ (8003674 <HAL_RCC_ClockConfig+0x25c>)
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f023 020f 	bic.w	r2, r3, #15
 8003446:	498b      	ldr	r1, [pc, #556]	@ (8003674 <HAL_RCC_ClockConfig+0x25c>)
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	4313      	orrs	r3, r2
 800344c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800344e:	4b89      	ldr	r3, [pc, #548]	@ (8003674 <HAL_RCC_ClockConfig+0x25c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	f003 030f 	and.w	r3, r3, #15
 8003456:	683a      	ldr	r2, [r7, #0]
 8003458:	429a      	cmp	r2, r3
 800345a:	d001      	beq.n	8003460 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	e105      	b.n	800366c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f003 0302 	and.w	r3, r3, #2
 8003468:	2b00      	cmp	r3, #0
 800346a:	d010      	beq.n	800348e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689a      	ldr	r2, [r3, #8]
 8003470:	4b81      	ldr	r3, [pc, #516]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003478:	429a      	cmp	r2, r3
 800347a:	d908      	bls.n	800348e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800347c:	4b7e      	ldr	r3, [pc, #504]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	497b      	ldr	r1, [pc, #492]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800348a:	4313      	orrs	r3, r2
 800348c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d079      	beq.n	800358e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b03      	cmp	r3, #3
 80034a0:	d11e      	bne.n	80034e0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034a2:	4b75      	ldr	r3, [pc, #468]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d101      	bne.n	80034b2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e0dc      	b.n	800366c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80034b2:	f000 f9d1 	bl	8003858 <RCC_GetSysClockFreqFromPLLSource>
 80034b6:	4603      	mov	r3, r0
 80034b8:	4a70      	ldr	r2, [pc, #448]	@ (800367c <HAL_RCC_ClockConfig+0x264>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d946      	bls.n	800354c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80034be:	4b6e      	ldr	r3, [pc, #440]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d140      	bne.n	800354c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80034ca:	4b6b      	ldr	r3, [pc, #428]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80034d2:	4a69      	ldr	r2, [pc, #420]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 80034d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80034d8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80034da:	2380      	movs	r3, #128	@ 0x80
 80034dc:	617b      	str	r3, [r7, #20]
 80034de:	e035      	b.n	800354c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d107      	bne.n	80034f8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80034e8:	4b63      	ldr	r3, [pc, #396]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d115      	bne.n	8003520 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e0b9      	b.n	800366c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d107      	bne.n	8003510 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003500:	4b5d      	ldr	r3, [pc, #372]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f003 0302 	and.w	r3, r3, #2
 8003508:	2b00      	cmp	r3, #0
 800350a:	d109      	bne.n	8003520 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800350c:	2301      	movs	r3, #1
 800350e:	e0ad      	b.n	800366c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003510:	4b59      	ldr	r3, [pc, #356]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003518:	2b00      	cmp	r3, #0
 800351a:	d101      	bne.n	8003520 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e0a5      	b.n	800366c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003520:	f000 f8b4 	bl	800368c <HAL_RCC_GetSysClockFreq>
 8003524:	4603      	mov	r3, r0
 8003526:	4a55      	ldr	r2, [pc, #340]	@ (800367c <HAL_RCC_ClockConfig+0x264>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d90f      	bls.n	800354c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800352c:	4b52      	ldr	r3, [pc, #328]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003534:	2b00      	cmp	r3, #0
 8003536:	d109      	bne.n	800354c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003538:	4b4f      	ldr	r3, [pc, #316]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003540:	4a4d      	ldr	r2, [pc, #308]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 8003542:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003546:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003548:	2380      	movs	r3, #128	@ 0x80
 800354a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800354c:	4b4a      	ldr	r3, [pc, #296]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	f023 0203 	bic.w	r2, r3, #3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	4947      	ldr	r1, [pc, #284]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800355a:	4313      	orrs	r3, r2
 800355c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800355e:	f7fd f977 	bl	8000850 <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003564:	e00a      	b.n	800357c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003566:	f7fd f973 	bl	8000850 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003574:	4293      	cmp	r3, r2
 8003576:	d901      	bls.n	800357c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003578:	2303      	movs	r3, #3
 800357a:	e077      	b.n	800366c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357c:	4b3e      	ldr	r3, [pc, #248]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f003 020c 	and.w	r2, r3, #12
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	685b      	ldr	r3, [r3, #4]
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	429a      	cmp	r2, r3
 800358c:	d1eb      	bne.n	8003566 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	2b80      	cmp	r3, #128	@ 0x80
 8003592:	d105      	bne.n	80035a0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003594:	4b38      	ldr	r3, [pc, #224]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	4a37      	ldr	r2, [pc, #220]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800359a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800359e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f003 0302 	and.w	r3, r3, #2
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d010      	beq.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	689a      	ldr	r2, [r3, #8]
 80035b0:	4b31      	ldr	r3, [pc, #196]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d208      	bcs.n	80035ce <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035bc:	4b2e      	ldr	r3, [pc, #184]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	492b      	ldr	r1, [pc, #172]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 80035ca:	4313      	orrs	r3, r2
 80035cc:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035ce:	4b29      	ldr	r3, [pc, #164]	@ (8003674 <HAL_RCC_ClockConfig+0x25c>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 030f 	and.w	r3, r3, #15
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d210      	bcs.n	80035fe <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035dc:	4b25      	ldr	r3, [pc, #148]	@ (8003674 <HAL_RCC_ClockConfig+0x25c>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f023 020f 	bic.w	r2, r3, #15
 80035e4:	4923      	ldr	r1, [pc, #140]	@ (8003674 <HAL_RCC_ClockConfig+0x25c>)
 80035e6:	683b      	ldr	r3, [r7, #0]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ec:	4b21      	ldr	r3, [pc, #132]	@ (8003674 <HAL_RCC_ClockConfig+0x25c>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 030f 	and.w	r3, r3, #15
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d001      	beq.n	80035fe <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80035fa:	2301      	movs	r3, #1
 80035fc:	e036      	b.n	800366c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0304 	and.w	r3, r3, #4
 8003606:	2b00      	cmp	r3, #0
 8003608:	d008      	beq.n	800361c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800360a:	4b1b      	ldr	r3, [pc, #108]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	68db      	ldr	r3, [r3, #12]
 8003616:	4918      	ldr	r1, [pc, #96]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 8003618:	4313      	orrs	r3, r2
 800361a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0308 	and.w	r3, r3, #8
 8003624:	2b00      	cmp	r3, #0
 8003626:	d009      	beq.n	800363c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003628:	4b13      	ldr	r3, [pc, #76]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	691b      	ldr	r3, [r3, #16]
 8003634:	00db      	lsls	r3, r3, #3
 8003636:	4910      	ldr	r1, [pc, #64]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 8003638:	4313      	orrs	r3, r2
 800363a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800363c:	f000 f826 	bl	800368c <HAL_RCC_GetSysClockFreq>
 8003640:	4602      	mov	r2, r0
 8003642:	4b0d      	ldr	r3, [pc, #52]	@ (8003678 <HAL_RCC_ClockConfig+0x260>)
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	091b      	lsrs	r3, r3, #4
 8003648:	f003 030f 	and.w	r3, r3, #15
 800364c:	490c      	ldr	r1, [pc, #48]	@ (8003680 <HAL_RCC_ClockConfig+0x268>)
 800364e:	5ccb      	ldrb	r3, [r1, r3]
 8003650:	f003 031f 	and.w	r3, r3, #31
 8003654:	fa22 f303 	lsr.w	r3, r2, r3
 8003658:	4a0a      	ldr	r2, [pc, #40]	@ (8003684 <HAL_RCC_ClockConfig+0x26c>)
 800365a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800365c:	4b0a      	ldr	r3, [pc, #40]	@ (8003688 <HAL_RCC_ClockConfig+0x270>)
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4618      	mov	r0, r3
 8003662:	f7fd f8a5 	bl	80007b0 <HAL_InitTick>
 8003666:	4603      	mov	r3, r0
 8003668:	73fb      	strb	r3, [r7, #15]

  return status;
 800366a:	7bfb      	ldrb	r3, [r7, #15]
}
 800366c:	4618      	mov	r0, r3
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	40022000 	.word	0x40022000
 8003678:	40021000 	.word	0x40021000
 800367c:	04c4b400 	.word	0x04c4b400
 8003680:	080043c4 	.word	0x080043c4
 8003684:	20040000 	.word	0x20040000
 8003688:	20040004 	.word	0x20040004

0800368c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800368c:	b480      	push	{r7}
 800368e:	b089      	sub	sp, #36	@ 0x24
 8003690:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003692:	2300      	movs	r3, #0
 8003694:	61fb      	str	r3, [r7, #28]
 8003696:	2300      	movs	r3, #0
 8003698:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800369a:	4b3e      	ldr	r3, [pc, #248]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	f003 030c 	and.w	r3, r3, #12
 80036a2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80036a4:	4b3b      	ldr	r3, [pc, #236]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f003 0303 	and.w	r3, r3, #3
 80036ac:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80036ae:	693b      	ldr	r3, [r7, #16]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d005      	beq.n	80036c0 <HAL_RCC_GetSysClockFreq+0x34>
 80036b4:	693b      	ldr	r3, [r7, #16]
 80036b6:	2b0c      	cmp	r3, #12
 80036b8:	d121      	bne.n	80036fe <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d11e      	bne.n	80036fe <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80036c0:	4b34      	ldr	r3, [pc, #208]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0308 	and.w	r3, r3, #8
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d107      	bne.n	80036dc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80036cc:	4b31      	ldr	r3, [pc, #196]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 80036ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036d2:	0a1b      	lsrs	r3, r3, #8
 80036d4:	f003 030f 	and.w	r3, r3, #15
 80036d8:	61fb      	str	r3, [r7, #28]
 80036da:	e005      	b.n	80036e8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80036dc:	4b2d      	ldr	r3, [pc, #180]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	091b      	lsrs	r3, r3, #4
 80036e2:	f003 030f 	and.w	r3, r3, #15
 80036e6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80036e8:	4a2b      	ldr	r2, [pc, #172]	@ (8003798 <HAL_RCC_GetSysClockFreq+0x10c>)
 80036ea:	69fb      	ldr	r3, [r7, #28]
 80036ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036f0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d10d      	bne.n	8003714 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80036fc:	e00a      	b.n	8003714 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	2b04      	cmp	r3, #4
 8003702:	d102      	bne.n	800370a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003704:	4b25      	ldr	r3, [pc, #148]	@ (800379c <HAL_RCC_GetSysClockFreq+0x110>)
 8003706:	61bb      	str	r3, [r7, #24]
 8003708:	e004      	b.n	8003714 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800370a:	693b      	ldr	r3, [r7, #16]
 800370c:	2b08      	cmp	r3, #8
 800370e:	d101      	bne.n	8003714 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003710:	4b23      	ldr	r3, [pc, #140]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003712:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	2b0c      	cmp	r3, #12
 8003718:	d134      	bne.n	8003784 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800371a:	4b1e      	ldr	r3, [pc, #120]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 800371c:	68db      	ldr	r3, [r3, #12]
 800371e:	f003 0303 	and.w	r3, r3, #3
 8003722:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003724:	68bb      	ldr	r3, [r7, #8]
 8003726:	2b02      	cmp	r3, #2
 8003728:	d003      	beq.n	8003732 <HAL_RCC_GetSysClockFreq+0xa6>
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	2b03      	cmp	r3, #3
 800372e:	d003      	beq.n	8003738 <HAL_RCC_GetSysClockFreq+0xac>
 8003730:	e005      	b.n	800373e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003732:	4b1a      	ldr	r3, [pc, #104]	@ (800379c <HAL_RCC_GetSysClockFreq+0x110>)
 8003734:	617b      	str	r3, [r7, #20]
      break;
 8003736:	e005      	b.n	8003744 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003738:	4b19      	ldr	r3, [pc, #100]	@ (80037a0 <HAL_RCC_GetSysClockFreq+0x114>)
 800373a:	617b      	str	r3, [r7, #20]
      break;
 800373c:	e002      	b.n	8003744 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800373e:	69fb      	ldr	r3, [r7, #28]
 8003740:	617b      	str	r3, [r7, #20]
      break;
 8003742:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003744:	4b13      	ldr	r3, [pc, #76]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	091b      	lsrs	r3, r3, #4
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	3301      	adds	r3, #1
 8003750:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003752:	4b10      	ldr	r3, [pc, #64]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 8003754:	68db      	ldr	r3, [r3, #12]
 8003756:	0a1b      	lsrs	r3, r3, #8
 8003758:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800375c:	697a      	ldr	r2, [r7, #20]
 800375e:	fb03 f202 	mul.w	r2, r3, r2
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	fbb2 f3f3 	udiv	r3, r2, r3
 8003768:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800376a:	4b0a      	ldr	r3, [pc, #40]	@ (8003794 <HAL_RCC_GetSysClockFreq+0x108>)
 800376c:	68db      	ldr	r3, [r3, #12]
 800376e:	0e5b      	lsrs	r3, r3, #25
 8003770:	f003 0303 	and.w	r3, r3, #3
 8003774:	3301      	adds	r3, #1
 8003776:	005b      	lsls	r3, r3, #1
 8003778:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800377a:	697a      	ldr	r2, [r7, #20]
 800377c:	683b      	ldr	r3, [r7, #0]
 800377e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003782:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003784:	69bb      	ldr	r3, [r7, #24]
}
 8003786:	4618      	mov	r0, r3
 8003788:	3724      	adds	r7, #36	@ 0x24
 800378a:	46bd      	mov	sp, r7
 800378c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003790:	4770      	bx	lr
 8003792:	bf00      	nop
 8003794:	40021000 	.word	0x40021000
 8003798:	080043d4 	.word	0x080043d4
 800379c:	00f42400 	.word	0x00f42400
 80037a0:	007a1200 	.word	0x007a1200

080037a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b086      	sub	sp, #24
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037ac:	2300      	movs	r3, #0
 80037ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80037b0:	4b27      	ldr	r3, [pc, #156]	@ (8003850 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d003      	beq.n	80037c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80037bc:	f7ff f94e 	bl	8002a5c <HAL_PWREx_GetVoltageRange>
 80037c0:	6178      	str	r0, [r7, #20]
 80037c2:	e014      	b.n	80037ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80037c4:	4b22      	ldr	r3, [pc, #136]	@ (8003850 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037c8:	4a21      	ldr	r2, [pc, #132]	@ (8003850 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80037ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80037d0:	4b1f      	ldr	r3, [pc, #124]	@ (8003850 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80037d8:	60fb      	str	r3, [r7, #12]
 80037da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80037dc:	f7ff f93e 	bl	8002a5c <HAL_PWREx_GetVoltageRange>
 80037e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80037e2:	4b1b      	ldr	r3, [pc, #108]	@ (8003850 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e6:	4a1a      	ldr	r2, [pc, #104]	@ (8003850 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80037e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80037ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80037f4:	d10b      	bne.n	800380e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	2b80      	cmp	r3, #128	@ 0x80
 80037fa:	d913      	bls.n	8003824 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2ba0      	cmp	r3, #160	@ 0xa0
 8003800:	d902      	bls.n	8003808 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003802:	2302      	movs	r3, #2
 8003804:	613b      	str	r3, [r7, #16]
 8003806:	e00d      	b.n	8003824 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003808:	2301      	movs	r3, #1
 800380a:	613b      	str	r3, [r7, #16]
 800380c:	e00a      	b.n	8003824 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2b7f      	cmp	r3, #127	@ 0x7f
 8003812:	d902      	bls.n	800381a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003814:	2302      	movs	r3, #2
 8003816:	613b      	str	r3, [r7, #16]
 8003818:	e004      	b.n	8003824 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2b70      	cmp	r3, #112	@ 0x70
 800381e:	d101      	bne.n	8003824 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003820:	2301      	movs	r3, #1
 8003822:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003824:	4b0b      	ldr	r3, [pc, #44]	@ (8003854 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f023 020f 	bic.w	r2, r3, #15
 800382c:	4909      	ldr	r1, [pc, #36]	@ (8003854 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	4313      	orrs	r3, r2
 8003832:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003834:	4b07      	ldr	r3, [pc, #28]	@ (8003854 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 030f 	and.w	r3, r3, #15
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	429a      	cmp	r2, r3
 8003840:	d001      	beq.n	8003846 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e000      	b.n	8003848 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003846:	2300      	movs	r3, #0
}
 8003848:	4618      	mov	r0, r3
 800384a:	3718      	adds	r7, #24
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40021000 	.word	0x40021000
 8003854:	40022000 	.word	0x40022000

08003858 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003858:	b480      	push	{r7}
 800385a:	b087      	sub	sp, #28
 800385c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800385e:	4b2d      	ldr	r3, [pc, #180]	@ (8003914 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003860:	68db      	ldr	r3, [r3, #12]
 8003862:	f003 0303 	and.w	r3, r3, #3
 8003866:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2b03      	cmp	r3, #3
 800386c:	d00b      	beq.n	8003886 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2b03      	cmp	r3, #3
 8003872:	d825      	bhi.n	80038c0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2b01      	cmp	r3, #1
 8003878:	d008      	beq.n	800388c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	2b02      	cmp	r3, #2
 800387e:	d11f      	bne.n	80038c0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003880:	4b25      	ldr	r3, [pc, #148]	@ (8003918 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003882:	613b      	str	r3, [r7, #16]
    break;
 8003884:	e01f      	b.n	80038c6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8003886:	4b25      	ldr	r3, [pc, #148]	@ (800391c <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003888:	613b      	str	r3, [r7, #16]
    break;
 800388a:	e01c      	b.n	80038c6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800388c:	4b21      	ldr	r3, [pc, #132]	@ (8003914 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f003 0308 	and.w	r3, r3, #8
 8003894:	2b00      	cmp	r3, #0
 8003896:	d107      	bne.n	80038a8 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003898:	4b1e      	ldr	r3, [pc, #120]	@ (8003914 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800389a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800389e:	0a1b      	lsrs	r3, r3, #8
 80038a0:	f003 030f 	and.w	r3, r3, #15
 80038a4:	617b      	str	r3, [r7, #20]
 80038a6:	e005      	b.n	80038b4 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80038a8:	4b1a      	ldr	r3, [pc, #104]	@ (8003914 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	091b      	lsrs	r3, r3, #4
 80038ae:	f003 030f 	and.w	r3, r3, #15
 80038b2:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80038b4:	4a1a      	ldr	r2, [pc, #104]	@ (8003920 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80038b6:	697b      	ldr	r3, [r7, #20]
 80038b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80038bc:	613b      	str	r3, [r7, #16]
    break;
 80038be:	e002      	b.n	80038c6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80038c0:	2300      	movs	r3, #0
 80038c2:	613b      	str	r3, [r7, #16]
    break;
 80038c4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038c6:	4b13      	ldr	r3, [pc, #76]	@ (8003914 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038c8:	68db      	ldr	r3, [r3, #12]
 80038ca:	091b      	lsrs	r3, r3, #4
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	3301      	adds	r3, #1
 80038d2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80038d4:	4b0f      	ldr	r3, [pc, #60]	@ (8003914 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	0a1b      	lsrs	r3, r3, #8
 80038da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038de:	693a      	ldr	r2, [r7, #16]
 80038e0:	fb03 f202 	mul.w	r2, r3, r2
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ea:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038ec:	4b09      	ldr	r3, [pc, #36]	@ (8003914 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	0e5b      	lsrs	r3, r3, #25
 80038f2:	f003 0303 	and.w	r3, r3, #3
 80038f6:	3301      	adds	r3, #1
 80038f8:	005b      	lsls	r3, r3, #1
 80038fa:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80038fc:	693a      	ldr	r2, [r7, #16]
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	fbb2 f3f3 	udiv	r3, r2, r3
 8003904:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8003906:	683b      	ldr	r3, [r7, #0]
}
 8003908:	4618      	mov	r0, r3
 800390a:	371c      	adds	r7, #28
 800390c:	46bd      	mov	sp, r7
 800390e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003912:	4770      	bx	lr
 8003914:	40021000 	.word	0x40021000
 8003918:	00f42400 	.word	0x00f42400
 800391c:	007a1200 	.word	0x007a1200
 8003920:	080043d4 	.word	0x080043d4

08003924 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b086      	sub	sp, #24
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800392c:	2300      	movs	r3, #0
 800392e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003930:	2300      	movs	r3, #0
 8003932:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800393c:	2b00      	cmp	r3, #0
 800393e:	d040      	beq.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003944:	2b80      	cmp	r3, #128	@ 0x80
 8003946:	d02a      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003948:	2b80      	cmp	r3, #128	@ 0x80
 800394a:	d825      	bhi.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800394c:	2b60      	cmp	r3, #96	@ 0x60
 800394e:	d026      	beq.n	800399e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003950:	2b60      	cmp	r3, #96	@ 0x60
 8003952:	d821      	bhi.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003954:	2b40      	cmp	r3, #64	@ 0x40
 8003956:	d006      	beq.n	8003966 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8003958:	2b40      	cmp	r3, #64	@ 0x40
 800395a:	d81d      	bhi.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800395c:	2b00      	cmp	r3, #0
 800395e:	d009      	beq.n	8003974 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8003960:	2b20      	cmp	r3, #32
 8003962:	d010      	beq.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8003964:	e018      	b.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003966:	4b89      	ldr	r3, [pc, #548]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	4a88      	ldr	r2, [pc, #544]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800396c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003970:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003972:	e015      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	3304      	adds	r3, #4
 8003978:	2100      	movs	r1, #0
 800397a:	4618      	mov	r0, r3
 800397c:	f000 fb02 	bl	8003f84 <RCCEx_PLLSAI1_Config>
 8003980:	4603      	mov	r3, r0
 8003982:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003984:	e00c      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	3320      	adds	r3, #32
 800398a:	2100      	movs	r1, #0
 800398c:	4618      	mov	r0, r3
 800398e:	f000 fbed 	bl	800416c <RCCEx_PLLSAI2_Config>
 8003992:	4603      	mov	r3, r0
 8003994:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003996:	e003      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003998:	2301      	movs	r3, #1
 800399a:	74fb      	strb	r3, [r7, #19]
      break;
 800399c:	e000      	b.n	80039a0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800399e:	bf00      	nop
    }

    if(ret == HAL_OK)
 80039a0:	7cfb      	ldrb	r3, [r7, #19]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d10b      	bne.n	80039be <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80039a6:	4b79      	ldr	r3, [pc, #484]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039a8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80039ac:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80039b4:	4975      	ldr	r1, [pc, #468]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80039bc:	e001      	b.n	80039c2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039be:	7cfb      	ldrb	r3, [r7, #19]
 80039c0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d047      	beq.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039d6:	d030      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80039d8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039dc:	d82a      	bhi.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80039de:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039e2:	d02a      	beq.n	8003a3a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80039e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039e8:	d824      	bhi.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80039ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039ee:	d008      	beq.n	8003a02 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80039f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039f4:	d81e      	bhi.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d00a      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80039fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039fe:	d010      	beq.n	8003a22 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8003a00:	e018      	b.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a02:	4b62      	ldr	r3, [pc, #392]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a04:	68db      	ldr	r3, [r3, #12]
 8003a06:	4a61      	ldr	r2, [pc, #388]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a0c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a0e:	e015      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3304      	adds	r3, #4
 8003a14:	2100      	movs	r1, #0
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 fab4 	bl	8003f84 <RCCEx_PLLSAI1_Config>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a20:	e00c      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	3320      	adds	r3, #32
 8003a26:	2100      	movs	r1, #0
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f000 fb9f 	bl	800416c <RCCEx_PLLSAI2_Config>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003a32:	e003      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	74fb      	strb	r3, [r7, #19]
      break;
 8003a38:	e000      	b.n	8003a3c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8003a3a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a3c:	7cfb      	ldrb	r3, [r7, #19]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d10b      	bne.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003a42:	4b52      	ldr	r3, [pc, #328]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a44:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003a48:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a50:	494e      	ldr	r1, [pc, #312]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8003a58:	e001      	b.n	8003a5e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a5a:	7cfb      	ldrb	r3, [r7, #19]
 8003a5c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	f000 809f 	beq.w	8003baa <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003a70:	4b46      	ldr	r3, [pc, #280]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d101      	bne.n	8003a80 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	e000      	b.n	8003a82 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8003a80:	2300      	movs	r3, #0
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00d      	beq.n	8003aa2 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a86:	4b41      	ldr	r3, [pc, #260]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a8a:	4a40      	ldr	r2, [pc, #256]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a90:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a92:	4b3e      	ldr	r3, [pc, #248]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a9a:	60bb      	str	r3, [r7, #8]
 8003a9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003aa2:	4b3b      	ldr	r3, [pc, #236]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a3a      	ldr	r2, [pc, #232]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003aa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aac:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003aae:	f7fc fecf 	bl	8000850 <HAL_GetTick>
 8003ab2:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003ab4:	e009      	b.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ab6:	f7fc fecb 	bl	8000850 <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	2b02      	cmp	r3, #2
 8003ac2:	d902      	bls.n	8003aca <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8003ac4:	2303      	movs	r3, #3
 8003ac6:	74fb      	strb	r3, [r7, #19]
        break;
 8003ac8:	e005      	b.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003aca:	4b31      	ldr	r3, [pc, #196]	@ (8003b90 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d0ef      	beq.n	8003ab6 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8003ad6:	7cfb      	ldrb	r3, [r7, #19]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d15b      	bne.n	8003b94 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003adc:	4b2b      	ldr	r3, [pc, #172]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003ade:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ae2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003ae6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d01f      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af4:	697a      	ldr	r2, [r7, #20]
 8003af6:	429a      	cmp	r2, r3
 8003af8:	d019      	beq.n	8003b2e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003afa:	4b24      	ldr	r3, [pc, #144]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003afc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b04:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b06:	4b21      	ldr	r3, [pc, #132]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b0c:	4a1f      	ldr	r2, [pc, #124]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b0e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b12:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b16:	4b1d      	ldr	r3, [pc, #116]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b18:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b1c:	4a1b      	ldr	r2, [pc, #108]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003b26:	4a19      	ldr	r2, [pc, #100]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	f003 0301 	and.w	r3, r3, #1
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d016      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b38:	f7fc fe8a 	bl	8000850 <HAL_GetTick>
 8003b3c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b3e:	e00b      	b.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b40:	f7fc fe86 	bl	8000850 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b4e:	4293      	cmp	r3, r2
 8003b50:	d902      	bls.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	74fb      	strb	r3, [r7, #19]
            break;
 8003b56:	e006      	b.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b58:	4b0c      	ldr	r3, [pc, #48]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5e:	f003 0302 	and.w	r3, r3, #2
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d0ec      	beq.n	8003b40 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8003b66:	7cfb      	ldrb	r3, [r7, #19]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d10c      	bne.n	8003b86 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b6c:	4b07      	ldr	r3, [pc, #28]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b72:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b7c:	4903      	ldr	r1, [pc, #12]	@ (8003b8c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8003b7e:	4313      	orrs	r3, r2
 8003b80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003b84:	e008      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b86:	7cfb      	ldrb	r3, [r7, #19]
 8003b88:	74bb      	strb	r3, [r7, #18]
 8003b8a:	e005      	b.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b94:	7cfb      	ldrb	r3, [r7, #19]
 8003b96:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b98:	7c7b      	ldrb	r3, [r7, #17]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d105      	bne.n	8003baa <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b9e:	4ba0      	ldr	r3, [pc, #640]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ba0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba2:	4a9f      	ldr	r2, [pc, #636]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ba4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ba8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 0301 	and.w	r3, r3, #1
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d00a      	beq.n	8003bcc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003bb6:	4b9a      	ldr	r3, [pc, #616]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bbc:	f023 0203 	bic.w	r2, r3, #3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bc4:	4996      	ldr	r1, [pc, #600]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f003 0302 	and.w	r3, r3, #2
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00a      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003bd8:	4b91      	ldr	r3, [pc, #580]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bde:	f023 020c 	bic.w	r2, r3, #12
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003be6:	498e      	ldr	r1, [pc, #568]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003be8:	4313      	orrs	r3, r2
 8003bea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0304 	and.w	r3, r3, #4
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d00a      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003bfa:	4b89      	ldr	r3, [pc, #548]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c00:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c08:	4985      	ldr	r1, [pc, #532]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c0a:	4313      	orrs	r3, r2
 8003c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	f003 0308 	and.w	r3, r3, #8
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00a      	beq.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003c1c:	4b80      	ldr	r3, [pc, #512]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c22:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c2a:	497d      	ldr	r1, [pc, #500]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0310 	and.w	r3, r3, #16
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d00a      	beq.n	8003c54 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003c3e:	4b78      	ldr	r3, [pc, #480]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c44:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4c:	4974      	ldr	r1, [pc, #464]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c4e:	4313      	orrs	r3, r2
 8003c50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f003 0320 	and.w	r3, r3, #32
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00a      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c60:	4b6f      	ldr	r3, [pc, #444]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c62:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c66:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c6e:	496c      	ldr	r1, [pc, #432]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c70:	4313      	orrs	r3, r2
 8003c72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d00a      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c82:	4b67      	ldr	r3, [pc, #412]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c88:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c90:	4963      	ldr	r1, [pc, #396]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003c92:	4313      	orrs	r3, r2
 8003c94:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d00a      	beq.n	8003cba <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003ca4:	4b5e      	ldr	r3, [pc, #376]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003caa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cb2:	495b      	ldr	r1, [pc, #364]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cb4:	4313      	orrs	r3, r2
 8003cb6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00a      	beq.n	8003cdc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003cc6:	4b56      	ldr	r3, [pc, #344]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ccc:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cd4:	4952      	ldr	r1, [pc, #328]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cd6:	4313      	orrs	r3, r2
 8003cd8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d00a      	beq.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003ce8:	4b4d      	ldr	r3, [pc, #308]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cee:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf6:	494a      	ldr	r1, [pc, #296]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d00a      	beq.n	8003d20 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d0a:	4b45      	ldr	r3, [pc, #276]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d10:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d18:	4941      	ldr	r1, [pc, #260]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d00a      	beq.n	8003d42 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003d2c:	4b3c      	ldr	r3, [pc, #240]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d32:	f023 0203 	bic.w	r2, r3, #3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d3a:	4939      	ldr	r1, [pc, #228]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d3c:	4313      	orrs	r3, r2
 8003d3e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d028      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d4e:	4b34      	ldr	r3, [pc, #208]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d54:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d5c:	4930      	ldr	r1, [pc, #192]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d6c:	d106      	bne.n	8003d7c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	4a2b      	ldr	r2, [pc, #172]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003d74:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d78:	60d3      	str	r3, [r2, #12]
 8003d7a:	e011      	b.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003d80:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d84:	d10c      	bne.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	3304      	adds	r3, #4
 8003d8a:	2101      	movs	r1, #1
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	f000 f8f9 	bl	8003f84 <RCCEx_PLLSAI1_Config>
 8003d92:	4603      	mov	r3, r0
 8003d94:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003d96:	7cfb      	ldrb	r3, [r7, #19]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d001      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8003d9c:	7cfb      	ldrb	r3, [r7, #19]
 8003d9e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d04d      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003db0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003db4:	d108      	bne.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8003db6:	4b1a      	ldr	r3, [pc, #104]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003db8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dbc:	4a18      	ldr	r2, [pc, #96]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003dc2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003dc6:	e012      	b.n	8003dee <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8003dc8:	4b15      	ldr	r3, [pc, #84]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003dce:	4a14      	ldr	r2, [pc, #80]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dd0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003dd4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8003dd8:	4b11      	ldr	r3, [pc, #68]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dde:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003de6:	490e      	ldr	r1, [pc, #56]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003de8:	4313      	orrs	r3, r2
 8003dea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003df2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003df6:	d106      	bne.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003df8:	4b09      	ldr	r3, [pc, #36]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	4a08      	ldr	r2, [pc, #32]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003dfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e02:	60d3      	str	r3, [r2, #12]
 8003e04:	e020      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e0e:	d109      	bne.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003e10:	4b03      	ldr	r3, [pc, #12]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	4a02      	ldr	r2, [pc, #8]	@ (8003e20 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8003e16:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e1a:	60d3      	str	r3, [r2, #12]
 8003e1c:	e014      	b.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8003e1e:	bf00      	nop
 8003e20:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003e28:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e2c:	d10c      	bne.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	3304      	adds	r3, #4
 8003e32:	2101      	movs	r1, #1
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 f8a5 	bl	8003f84 <RCCEx_PLLSAI1_Config>
 8003e3a:	4603      	mov	r3, r0
 8003e3c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e3e:	7cfb      	ldrb	r3, [r7, #19]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d001      	beq.n	8003e48 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8003e44:	7cfb      	ldrb	r3, [r7, #19]
 8003e46:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d028      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003e54:	4b4a      	ldr	r3, [pc, #296]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e5a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e62:	4947      	ldr	r1, [pc, #284]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e6e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e72:	d106      	bne.n	8003e82 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e74:	4b42      	ldr	r3, [pc, #264]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	4a41      	ldr	r2, [pc, #260]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003e7e:	60d3      	str	r3, [r2, #12]
 8003e80:	e011      	b.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003e86:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e8a:	d10c      	bne.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3304      	adds	r3, #4
 8003e90:	2101      	movs	r1, #1
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 f876 	bl	8003f84 <RCCEx_PLLSAI1_Config>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e9c:	7cfb      	ldrb	r3, [r7, #19]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d001      	beq.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8003ea2:	7cfb      	ldrb	r3, [r7, #19]
 8003ea4:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d01e      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003eb2:	4b33      	ldr	r3, [pc, #204]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003eb4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eb8:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ec2:	492f      	ldr	r1, [pc, #188]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003ed0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ed4:	d10c      	bne.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	3304      	adds	r3, #4
 8003eda:	2102      	movs	r1, #2
 8003edc:	4618      	mov	r0, r3
 8003ede:	f000 f851 	bl	8003f84 <RCCEx_PLLSAI1_Config>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003ee6:	7cfb      	ldrb	r3, [r7, #19]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d001      	beq.n	8003ef0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8003eec:	7cfb      	ldrb	r3, [r7, #19]
 8003eee:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d00b      	beq.n	8003f14 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003efc:	4b20      	ldr	r3, [pc, #128]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003efe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f02:	f023 0204 	bic.w	r2, r3, #4
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f0c:	491c      	ldr	r1, [pc, #112]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d00b      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003f20:	4b17      	ldr	r3, [pc, #92]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f22:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f26:	f023 0218 	bic.w	r2, r3, #24
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f30:	4913      	ldr	r1, [pc, #76]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f32:	4313      	orrs	r3, r2
 8003f34:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d017      	beq.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003f44:	4b0e      	ldr	r3, [pc, #56]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f46:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003f4a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f54:	490a      	ldr	r1, [pc, #40]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f56:	4313      	orrs	r3, r2
 8003f58:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003f62:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003f66:	d105      	bne.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f68:	4b05      	ldr	r3, [pc, #20]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	4a04      	ldr	r2, [pc, #16]	@ (8003f80 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003f6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f72:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003f74:	7cbb      	ldrb	r3, [r7, #18]
}
 8003f76:	4618      	mov	r0, r3
 8003f78:	3718      	adds	r7, #24
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	40021000 	.word	0x40021000

08003f84 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b084      	sub	sp, #16
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003f92:	4b72      	ldr	r3, [pc, #456]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003f94:	68db      	ldr	r3, [r3, #12]
 8003f96:	f003 0303 	and.w	r3, r3, #3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d00e      	beq.n	8003fbc <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003f9e:	4b6f      	ldr	r3, [pc, #444]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fa0:	68db      	ldr	r3, [r3, #12]
 8003fa2:	f003 0203 	and.w	r2, r3, #3
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	429a      	cmp	r2, r3
 8003fac:	d103      	bne.n	8003fb6 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
       ||
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d142      	bne.n	800403c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	73fb      	strb	r3, [r7, #15]
 8003fba:	e03f      	b.n	800403c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b03      	cmp	r3, #3
 8003fc2:	d018      	beq.n	8003ff6 <RCCEx_PLLSAI1_Config+0x72>
 8003fc4:	2b03      	cmp	r3, #3
 8003fc6:	d825      	bhi.n	8004014 <RCCEx_PLLSAI1_Config+0x90>
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d002      	beq.n	8003fd2 <RCCEx_PLLSAI1_Config+0x4e>
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d009      	beq.n	8003fe4 <RCCEx_PLLSAI1_Config+0x60>
 8003fd0:	e020      	b.n	8004014 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003fd2:	4b62      	ldr	r3, [pc, #392]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d11d      	bne.n	800401a <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003fe2:	e01a      	b.n	800401a <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003fe4:	4b5d      	ldr	r3, [pc, #372]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d116      	bne.n	800401e <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ff4:	e013      	b.n	800401e <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ff6:	4b59      	ldr	r3, [pc, #356]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d10f      	bne.n	8004022 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004002:	4b56      	ldr	r3, [pc, #344]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d109      	bne.n	8004022 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004012:	e006      	b.n	8004022 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004014:	2301      	movs	r3, #1
 8004016:	73fb      	strb	r3, [r7, #15]
      break;
 8004018:	e004      	b.n	8004024 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800401a:	bf00      	nop
 800401c:	e002      	b.n	8004024 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800401e:	bf00      	nop
 8004020:	e000      	b.n	8004024 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004022:	bf00      	nop
    }

    if(status == HAL_OK)
 8004024:	7bfb      	ldrb	r3, [r7, #15]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d108      	bne.n	800403c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800402a:	4b4c      	ldr	r3, [pc, #304]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 800402c:	68db      	ldr	r3, [r3, #12]
 800402e:	f023 0203 	bic.w	r2, r3, #3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4949      	ldr	r1, [pc, #292]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004038:	4313      	orrs	r3, r2
 800403a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800403c:	7bfb      	ldrb	r3, [r7, #15]
 800403e:	2b00      	cmp	r3, #0
 8004040:	f040 8086 	bne.w	8004150 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004044:	4b45      	ldr	r3, [pc, #276]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	4a44      	ldr	r2, [pc, #272]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 800404a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800404e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004050:	f7fc fbfe 	bl	8000850 <HAL_GetTick>
 8004054:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004056:	e009      	b.n	800406c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004058:	f7fc fbfa 	bl	8000850 <HAL_GetTick>
 800405c:	4602      	mov	r2, r0
 800405e:	68bb      	ldr	r3, [r7, #8]
 8004060:	1ad3      	subs	r3, r2, r3
 8004062:	2b02      	cmp	r3, #2
 8004064:	d902      	bls.n	800406c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004066:	2303      	movs	r3, #3
 8004068:	73fb      	strb	r3, [r7, #15]
        break;
 800406a:	e005      	b.n	8004078 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800406c:	4b3b      	ldr	r3, [pc, #236]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004074:	2b00      	cmp	r3, #0
 8004076:	d1ef      	bne.n	8004058 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004078:	7bfb      	ldrb	r3, [r7, #15]
 800407a:	2b00      	cmp	r3, #0
 800407c:	d168      	bne.n	8004150 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	d113      	bne.n	80040ac <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004084:	4b35      	ldr	r3, [pc, #212]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004086:	691a      	ldr	r2, [r3, #16]
 8004088:	4b35      	ldr	r3, [pc, #212]	@ (8004160 <RCCEx_PLLSAI1_Config+0x1dc>)
 800408a:	4013      	ands	r3, r2
 800408c:	687a      	ldr	r2, [r7, #4]
 800408e:	6892      	ldr	r2, [r2, #8]
 8004090:	0211      	lsls	r1, r2, #8
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	68d2      	ldr	r2, [r2, #12]
 8004096:	06d2      	lsls	r2, r2, #27
 8004098:	4311      	orrs	r1, r2
 800409a:	687a      	ldr	r2, [r7, #4]
 800409c:	6852      	ldr	r2, [r2, #4]
 800409e:	3a01      	subs	r2, #1
 80040a0:	0112      	lsls	r2, r2, #4
 80040a2:	430a      	orrs	r2, r1
 80040a4:	492d      	ldr	r1, [pc, #180]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 80040a6:	4313      	orrs	r3, r2
 80040a8:	610b      	str	r3, [r1, #16]
 80040aa:	e02d      	b.n	8004108 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80040ac:	683b      	ldr	r3, [r7, #0]
 80040ae:	2b01      	cmp	r3, #1
 80040b0:	d115      	bne.n	80040de <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040b2:	4b2a      	ldr	r3, [pc, #168]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 80040b4:	691a      	ldr	r2, [r3, #16]
 80040b6:	4b2b      	ldr	r3, [pc, #172]	@ (8004164 <RCCEx_PLLSAI1_Config+0x1e0>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6892      	ldr	r2, [r2, #8]
 80040be:	0211      	lsls	r1, r2, #8
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	6912      	ldr	r2, [r2, #16]
 80040c4:	0852      	lsrs	r2, r2, #1
 80040c6:	3a01      	subs	r2, #1
 80040c8:	0552      	lsls	r2, r2, #21
 80040ca:	4311      	orrs	r1, r2
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	6852      	ldr	r2, [r2, #4]
 80040d0:	3a01      	subs	r2, #1
 80040d2:	0112      	lsls	r2, r2, #4
 80040d4:	430a      	orrs	r2, r1
 80040d6:	4921      	ldr	r1, [pc, #132]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 80040d8:	4313      	orrs	r3, r2
 80040da:	610b      	str	r3, [r1, #16]
 80040dc:	e014      	b.n	8004108 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80040de:	4b1f      	ldr	r3, [pc, #124]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 80040e0:	691a      	ldr	r2, [r3, #16]
 80040e2:	4b21      	ldr	r3, [pc, #132]	@ (8004168 <RCCEx_PLLSAI1_Config+0x1e4>)
 80040e4:	4013      	ands	r3, r2
 80040e6:	687a      	ldr	r2, [r7, #4]
 80040e8:	6892      	ldr	r2, [r2, #8]
 80040ea:	0211      	lsls	r1, r2, #8
 80040ec:	687a      	ldr	r2, [r7, #4]
 80040ee:	6952      	ldr	r2, [r2, #20]
 80040f0:	0852      	lsrs	r2, r2, #1
 80040f2:	3a01      	subs	r2, #1
 80040f4:	0652      	lsls	r2, r2, #25
 80040f6:	4311      	orrs	r1, r2
 80040f8:	687a      	ldr	r2, [r7, #4]
 80040fa:	6852      	ldr	r2, [r2, #4]
 80040fc:	3a01      	subs	r2, #1
 80040fe:	0112      	lsls	r2, r2, #4
 8004100:	430a      	orrs	r2, r1
 8004102:	4916      	ldr	r1, [pc, #88]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004104:	4313      	orrs	r3, r2
 8004106:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004108:	4b14      	ldr	r3, [pc, #80]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a13      	ldr	r2, [pc, #76]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 800410e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004112:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004114:	f7fc fb9c 	bl	8000850 <HAL_GetTick>
 8004118:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800411a:	e009      	b.n	8004130 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800411c:	f7fc fb98 	bl	8000850 <HAL_GetTick>
 8004120:	4602      	mov	r2, r0
 8004122:	68bb      	ldr	r3, [r7, #8]
 8004124:	1ad3      	subs	r3, r2, r3
 8004126:	2b02      	cmp	r3, #2
 8004128:	d902      	bls.n	8004130 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	73fb      	strb	r3, [r7, #15]
          break;
 800412e:	e005      	b.n	800413c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004130:	4b0a      	ldr	r3, [pc, #40]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004138:	2b00      	cmp	r3, #0
 800413a:	d0ef      	beq.n	800411c <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800413c:	7bfb      	ldrb	r3, [r7, #15]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d106      	bne.n	8004150 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004142:	4b06      	ldr	r3, [pc, #24]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 8004144:	691a      	ldr	r2, [r3, #16]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	699b      	ldr	r3, [r3, #24]
 800414a:	4904      	ldr	r1, [pc, #16]	@ (800415c <RCCEx_PLLSAI1_Config+0x1d8>)
 800414c:	4313      	orrs	r3, r2
 800414e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004150:	7bfb      	ldrb	r3, [r7, #15]
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40021000 	.word	0x40021000
 8004160:	07ff800f 	.word	0x07ff800f
 8004164:	ff9f800f 	.word	0xff9f800f
 8004168:	f9ff800f 	.word	0xf9ff800f

0800416c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b084      	sub	sp, #16
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
 8004174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004176:	2300      	movs	r3, #0
 8004178:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800417a:	4b72      	ldr	r3, [pc, #456]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 800417c:	68db      	ldr	r3, [r3, #12]
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00e      	beq.n	80041a4 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004186:	4b6f      	ldr	r3, [pc, #444]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004188:	68db      	ldr	r3, [r3, #12]
 800418a:	f003 0203 	and.w	r2, r3, #3
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d103      	bne.n	800419e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	681b      	ldr	r3, [r3, #0]
       ||
 800419a:	2b00      	cmp	r3, #0
 800419c:	d142      	bne.n	8004224 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800419e:	2301      	movs	r3, #1
 80041a0:	73fb      	strb	r3, [r7, #15]
 80041a2:	e03f      	b.n	8004224 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	2b03      	cmp	r3, #3
 80041aa:	d018      	beq.n	80041de <RCCEx_PLLSAI2_Config+0x72>
 80041ac:	2b03      	cmp	r3, #3
 80041ae:	d825      	bhi.n	80041fc <RCCEx_PLLSAI2_Config+0x90>
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d002      	beq.n	80041ba <RCCEx_PLLSAI2_Config+0x4e>
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d009      	beq.n	80041cc <RCCEx_PLLSAI2_Config+0x60>
 80041b8:	e020      	b.n	80041fc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80041ba:	4b62      	ldr	r3, [pc, #392]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f003 0302 	and.w	r3, r3, #2
 80041c2:	2b00      	cmp	r3, #0
 80041c4:	d11d      	bne.n	8004202 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80041c6:	2301      	movs	r3, #1
 80041c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041ca:	e01a      	b.n	8004202 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041cc:	4b5d      	ldr	r3, [pc, #372]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d116      	bne.n	8004206 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80041d8:	2301      	movs	r3, #1
 80041da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041dc:	e013      	b.n	8004206 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80041de:	4b59      	ldr	r3, [pc, #356]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d10f      	bne.n	800420a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80041ea:	4b56      	ldr	r3, [pc, #344]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d109      	bne.n	800420a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80041fa:	e006      	b.n	800420a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80041fc:	2301      	movs	r3, #1
 80041fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004200:	e004      	b.n	800420c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004202:	bf00      	nop
 8004204:	e002      	b.n	800420c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004206:	bf00      	nop
 8004208:	e000      	b.n	800420c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800420a:	bf00      	nop
    }

    if(status == HAL_OK)
 800420c:	7bfb      	ldrb	r3, [r7, #15]
 800420e:	2b00      	cmp	r3, #0
 8004210:	d108      	bne.n	8004224 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8004212:	4b4c      	ldr	r3, [pc, #304]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f023 0203 	bic.w	r2, r3, #3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4949      	ldr	r1, [pc, #292]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004220:	4313      	orrs	r3, r2
 8004222:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004224:	7bfb      	ldrb	r3, [r7, #15]
 8004226:	2b00      	cmp	r3, #0
 8004228:	f040 8086 	bne.w	8004338 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800422c:	4b45      	ldr	r3, [pc, #276]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a44      	ldr	r2, [pc, #272]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004232:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004236:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004238:	f7fc fb0a 	bl	8000850 <HAL_GetTick>
 800423c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800423e:	e009      	b.n	8004254 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004240:	f7fc fb06 	bl	8000850 <HAL_GetTick>
 8004244:	4602      	mov	r2, r0
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	1ad3      	subs	r3, r2, r3
 800424a:	2b02      	cmp	r3, #2
 800424c:	d902      	bls.n	8004254 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800424e:	2303      	movs	r3, #3
 8004250:	73fb      	strb	r3, [r7, #15]
        break;
 8004252:	e005      	b.n	8004260 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004254:	4b3b      	ldr	r3, [pc, #236]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800425c:	2b00      	cmp	r3, #0
 800425e:	d1ef      	bne.n	8004240 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004260:	7bfb      	ldrb	r3, [r7, #15]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d168      	bne.n	8004338 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d113      	bne.n	8004294 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800426c:	4b35      	ldr	r3, [pc, #212]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 800426e:	695a      	ldr	r2, [r3, #20]
 8004270:	4b35      	ldr	r3, [pc, #212]	@ (8004348 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004272:	4013      	ands	r3, r2
 8004274:	687a      	ldr	r2, [r7, #4]
 8004276:	6892      	ldr	r2, [r2, #8]
 8004278:	0211      	lsls	r1, r2, #8
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	68d2      	ldr	r2, [r2, #12]
 800427e:	06d2      	lsls	r2, r2, #27
 8004280:	4311      	orrs	r1, r2
 8004282:	687a      	ldr	r2, [r7, #4]
 8004284:	6852      	ldr	r2, [r2, #4]
 8004286:	3a01      	subs	r2, #1
 8004288:	0112      	lsls	r2, r2, #4
 800428a:	430a      	orrs	r2, r1
 800428c:	492d      	ldr	r1, [pc, #180]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 800428e:	4313      	orrs	r3, r2
 8004290:	614b      	str	r3, [r1, #20]
 8004292:	e02d      	b.n	80042f0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	2b01      	cmp	r3, #1
 8004298:	d115      	bne.n	80042c6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800429a:	4b2a      	ldr	r3, [pc, #168]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 800429c:	695a      	ldr	r2, [r3, #20]
 800429e:	4b2b      	ldr	r3, [pc, #172]	@ (800434c <RCCEx_PLLSAI2_Config+0x1e0>)
 80042a0:	4013      	ands	r3, r2
 80042a2:	687a      	ldr	r2, [r7, #4]
 80042a4:	6892      	ldr	r2, [r2, #8]
 80042a6:	0211      	lsls	r1, r2, #8
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	6912      	ldr	r2, [r2, #16]
 80042ac:	0852      	lsrs	r2, r2, #1
 80042ae:	3a01      	subs	r2, #1
 80042b0:	0552      	lsls	r2, r2, #21
 80042b2:	4311      	orrs	r1, r2
 80042b4:	687a      	ldr	r2, [r7, #4]
 80042b6:	6852      	ldr	r2, [r2, #4]
 80042b8:	3a01      	subs	r2, #1
 80042ba:	0112      	lsls	r2, r2, #4
 80042bc:	430a      	orrs	r2, r1
 80042be:	4921      	ldr	r1, [pc, #132]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042c0:	4313      	orrs	r3, r2
 80042c2:	614b      	str	r3, [r1, #20]
 80042c4:	e014      	b.n	80042f0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80042c6:	4b1f      	ldr	r3, [pc, #124]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042c8:	695a      	ldr	r2, [r3, #20]
 80042ca:	4b21      	ldr	r3, [pc, #132]	@ (8004350 <RCCEx_PLLSAI2_Config+0x1e4>)
 80042cc:	4013      	ands	r3, r2
 80042ce:	687a      	ldr	r2, [r7, #4]
 80042d0:	6892      	ldr	r2, [r2, #8]
 80042d2:	0211      	lsls	r1, r2, #8
 80042d4:	687a      	ldr	r2, [r7, #4]
 80042d6:	6952      	ldr	r2, [r2, #20]
 80042d8:	0852      	lsrs	r2, r2, #1
 80042da:	3a01      	subs	r2, #1
 80042dc:	0652      	lsls	r2, r2, #25
 80042de:	4311      	orrs	r1, r2
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6852      	ldr	r2, [r2, #4]
 80042e4:	3a01      	subs	r2, #1
 80042e6:	0112      	lsls	r2, r2, #4
 80042e8:	430a      	orrs	r2, r1
 80042ea:	4916      	ldr	r1, [pc, #88]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042ec:	4313      	orrs	r3, r2
 80042ee:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80042f0:	4b14      	ldr	r3, [pc, #80]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	4a13      	ldr	r2, [pc, #76]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 80042f6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80042fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042fc:	f7fc faa8 	bl	8000850 <HAL_GetTick>
 8004300:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004302:	e009      	b.n	8004318 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004304:	f7fc faa4 	bl	8000850 <HAL_GetTick>
 8004308:	4602      	mov	r2, r0
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	1ad3      	subs	r3, r2, r3
 800430e:	2b02      	cmp	r3, #2
 8004310:	d902      	bls.n	8004318 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004312:	2303      	movs	r3, #3
 8004314:	73fb      	strb	r3, [r7, #15]
          break;
 8004316:	e005      	b.n	8004324 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004318:	4b0a      	ldr	r3, [pc, #40]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004320:	2b00      	cmp	r3, #0
 8004322:	d0ef      	beq.n	8004304 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004324:	7bfb      	ldrb	r3, [r7, #15]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d106      	bne.n	8004338 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800432a:	4b06      	ldr	r3, [pc, #24]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 800432c:	695a      	ldr	r2, [r3, #20]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	4904      	ldr	r1, [pc, #16]	@ (8004344 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004334:	4313      	orrs	r3, r2
 8004336:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004338:	7bfb      	ldrb	r3, [r7, #15]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
 8004342:	bf00      	nop
 8004344:	40021000 	.word	0x40021000
 8004348:	07ff800f 	.word	0x07ff800f
 800434c:	ff9f800f 	.word	0xff9f800f
 8004350:	f9ff800f 	.word	0xf9ff800f

08004354 <memset>:
 8004354:	4402      	add	r2, r0
 8004356:	4603      	mov	r3, r0
 8004358:	4293      	cmp	r3, r2
 800435a:	d100      	bne.n	800435e <memset+0xa>
 800435c:	4770      	bx	lr
 800435e:	f803 1b01 	strb.w	r1, [r3], #1
 8004362:	e7f9      	b.n	8004358 <memset+0x4>

08004364 <__libc_init_array>:
 8004364:	b570      	push	{r4, r5, r6, lr}
 8004366:	4d0d      	ldr	r5, [pc, #52]	@ (800439c <__libc_init_array+0x38>)
 8004368:	4c0d      	ldr	r4, [pc, #52]	@ (80043a0 <__libc_init_array+0x3c>)
 800436a:	1b64      	subs	r4, r4, r5
 800436c:	10a4      	asrs	r4, r4, #2
 800436e:	2600      	movs	r6, #0
 8004370:	42a6      	cmp	r6, r4
 8004372:	d109      	bne.n	8004388 <__libc_init_array+0x24>
 8004374:	4d0b      	ldr	r5, [pc, #44]	@ (80043a4 <__libc_init_array+0x40>)
 8004376:	4c0c      	ldr	r4, [pc, #48]	@ (80043a8 <__libc_init_array+0x44>)
 8004378:	f000 f818 	bl	80043ac <_init>
 800437c:	1b64      	subs	r4, r4, r5
 800437e:	10a4      	asrs	r4, r4, #2
 8004380:	2600      	movs	r6, #0
 8004382:	42a6      	cmp	r6, r4
 8004384:	d105      	bne.n	8004392 <__libc_init_array+0x2e>
 8004386:	bd70      	pop	{r4, r5, r6, pc}
 8004388:	f855 3b04 	ldr.w	r3, [r5], #4
 800438c:	4798      	blx	r3
 800438e:	3601      	adds	r6, #1
 8004390:	e7ee      	b.n	8004370 <__libc_init_array+0xc>
 8004392:	f855 3b04 	ldr.w	r3, [r5], #4
 8004396:	4798      	blx	r3
 8004398:	3601      	adds	r6, #1
 800439a:	e7f2      	b.n	8004382 <__libc_init_array+0x1e>
 800439c:	08004404 	.word	0x08004404
 80043a0:	08004404 	.word	0x08004404
 80043a4:	08004404 	.word	0x08004404
 80043a8:	08004408 	.word	0x08004408

080043ac <_init>:
 80043ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ae:	bf00      	nop
 80043b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043b2:	bc08      	pop	{r3}
 80043b4:	469e      	mov	lr, r3
 80043b6:	4770      	bx	lr

080043b8 <_fini>:
 80043b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ba:	bf00      	nop
 80043bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80043be:	bc08      	pop	{r3}
 80043c0:	469e      	mov	lr, r3
 80043c2:	4770      	bx	lr
