Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan 11 10:52:06 2024
| Host         : DESKTOP-RUJ22UP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file traffic_light_control_sets_placed.rpt
| Design       : traffic_light
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|     14 |            3 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             172 |           31 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------+-----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal     |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+-----------------------+-----------------------+------------------+----------------+
|  clk_IBUF_BUFG | led1[0]_i_1_n_0       | seg1[6]_i_1_n_0       |                2 |              4 |
|  clk_IBUF_BUFG | led1[1]_i_2_n_0       | led1[1]_i_1_n_0       |                1 |              4 |
|  clk_IBUF_BUFG | seg1[4]_i_2_n_0       | seg1[4]_i_1_n_0       |                4 |             14 |
|  clk_IBUF_BUFG | seg1[6]_i_2_n_0       | seg1[6]_i_1_n_0       |                4 |             14 |
|  clk_IBUF_BUFG | timer[6]_i_2_n_0      | timer[6]_i_1_n_0      |                4 |             14 |
|  clk_IBUF_BUFG |                       |                       |                5 |             16 |
|  clk_IBUF_BUFG | flash_cnt[31]_i_2_n_0 | flash_cnt[31]_i_1_n_0 |                8 |             58 |
|  clk_IBUF_BUFG | clk_cnt               | clk_cnt[0]_i_1_n_0    |                8 |             64 |
+----------------+-----------------------+-----------------------+------------------+----------------+


