Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 25 13:56:04 2024
| Host         : DESKTOP-4G64301 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counting_state_machine_timing_summary_routed.rpt -pb counting_state_machine_timing_summary_routed.pb -rpx counting_state_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : counting_state_machine
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay             17          
XDCH-2     Warning   Same min and max delay values on IO port  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.705        0.000                      0                   98        0.171        0.000                      0                   98        9.500        0.000                       0                    68  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.705        0.000                      0                   98        0.171        0.000                      0                   98        9.500        0.000                       0                    68  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.705ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.704ns (25.058%)  route 2.105ns (74.942%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 25.019 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.644     8.125    u_7seg/anode_count_0
    SLICE_X4Y83          FDRE                                         r  u_7seg/refresh_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.596    25.019    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  u_7seg/refresh_count_reg[12]/C
                         clock pessimism              0.276    25.295    
                         clock uncertainty           -0.035    25.259    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.429    24.830    u_7seg/refresh_count_reg[12]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 16.705    

Slack (MET) :             16.705ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.704ns (25.058%)  route 2.105ns (74.942%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 25.019 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.644     8.125    u_7seg/anode_count_0
    SLICE_X4Y83          FDRE                                         r  u_7seg/refresh_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.596    25.019    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  u_7seg/refresh_count_reg[13]/C
                         clock pessimism              0.276    25.295    
                         clock uncertainty           -0.035    25.259    
    SLICE_X4Y83          FDRE (Setup_fdre_C_R)       -0.429    24.830    u_7seg/refresh_count_reg[13]
  -------------------------------------------------------------------
                         required time                         24.830    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 16.705    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.704ns (25.209%)  route 2.089ns (74.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.627     8.108    u_7seg/anode_count_0
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.593    25.016    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[4]/C
                         clock pessimism              0.300    25.316    
                         clock uncertainty           -0.035    25.280    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    24.851    u_7seg/refresh_count_reg[4]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.704ns (25.209%)  route 2.089ns (74.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.627     8.108    u_7seg/anode_count_0
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.593    25.016    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[5]/C
                         clock pessimism              0.300    25.316    
                         clock uncertainty           -0.035    25.280    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    24.851    u_7seg/refresh_count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.704ns (25.209%)  route 2.089ns (74.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.627     8.108    u_7seg/anode_count_0
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.593    25.016    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[6]/C
                         clock pessimism              0.300    25.316    
                         clock uncertainty           -0.035    25.280    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    24.851    u_7seg/refresh_count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             16.743ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 0.704ns (25.209%)  route 2.089ns (74.791%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 25.016 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.627     8.108    u_7seg/anode_count_0
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.593    25.016    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
                         clock pessimism              0.300    25.316    
                         clock uncertainty           -0.035    25.280    
    SLICE_X4Y81          FDRE (Setup_fdre_C_R)       -0.429    24.851    u_7seg/refresh_count_reg[7]
  -------------------------------------------------------------------
                         required time                         24.851    
                         arrival time                          -8.108    
  -------------------------------------------------------------------
                         slack                                 16.743    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.704ns (26.391%)  route 1.964ns (73.609%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.502     7.983    u_7seg/anode_count_0
    SLICE_X4Y82          FDRE                                         r  u_7seg/refresh_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.595    25.018    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  u_7seg/refresh_count_reg[10]/C
                         clock pessimism              0.276    25.294    
                         clock uncertainty           -0.035    25.258    
    SLICE_X4Y82          FDRE (Setup_fdre_C_R)       -0.429    24.829    u_7seg/refresh_count_reg[10]
  -------------------------------------------------------------------
                         required time                         24.829    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.704ns (26.391%)  route 1.964ns (73.609%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.502     7.983    u_7seg/anode_count_0
    SLICE_X4Y82          FDRE                                         r  u_7seg/refresh_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.595    25.018    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  u_7seg/refresh_count_reg[11]/C
                         clock pessimism              0.276    25.294    
                         clock uncertainty           -0.035    25.258    
    SLICE_X4Y82          FDRE (Setup_fdre_C_R)       -0.429    24.829    u_7seg/refresh_count_reg[11]
  -------------------------------------------------------------------
                         required time                         24.829    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.704ns (26.391%)  route 1.964ns (73.609%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.502     7.983    u_7seg/anode_count_0
    SLICE_X4Y82          FDRE                                         r  u_7seg/refresh_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.595    25.018    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  u_7seg/refresh_count_reg[8]/C
                         clock pessimism              0.276    25.294    
                         clock uncertainty           -0.035    25.258    
    SLICE_X4Y82          FDRE (Setup_fdre_C_R)       -0.429    24.829    u_7seg/refresh_count_reg[8]
  -------------------------------------------------------------------
                         required time                         24.829    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                 16.846    

Slack (MET) :             16.846ns  (required time - arrival time)
  Source:                 u_7seg/refresh_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/refresh_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.704ns (26.391%)  route 1.964ns (73.609%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 25.018 - 20.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.713     5.316    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  u_7seg/refresh_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  u_7seg/refresh_count_reg[7]/Q
                         net (fo=2, routed)           0.812     6.584    u_7seg/refresh_count_reg[7]
    SLICE_X5Y82          LUT4 (Prop_lut4_I1_O)        0.124     6.708 f  u_7seg/anode_count[2]_i_3/O
                         net (fo=4, routed)           0.650     7.357    u_7seg/anode_count[2]_i_3_n_0
    SLICE_X5Y81          LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  u_7seg/refresh_count[0]_i_1/O
                         net (fo=14, routed)          0.502     7.983    u_7seg/anode_count_0
    SLICE_X4Y82          FDRE                                         r  u_7seg/refresh_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    23.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.595    25.018    u_7seg/clk_IBUF_BUFG
    SLICE_X4Y82          FDRE                                         r  u_7seg/refresh_count_reg[9]/C
                         clock pessimism              0.276    25.294    
                         clock uncertainty           -0.035    25.258    
    SLICE_X4Y82          FDRE (Setup_fdre_C_R)       -0.429    24.829    u_7seg/refresh_count_reg[9]
  -------------------------------------------------------------------
                         required time                         24.829    
                         arrival time                          -7.983    
  -------------------------------------------------------------------
                         slack                                 16.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_7seg/ct[7]/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.192ns (66.045%)  route 0.099ns (33.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    u_7seg/ct[7]/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  u_7seg/ct[7]/cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_7seg/ct[7]/cathode_reg[6]/Q
                         net (fo=1, routed)           0.099     1.757    u_7seg/ct_n_0_[7]
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.051     1.808 r  u_7seg/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     1.808    u_7seg/segments[6]
    SLICE_X0Y82          FDRE                                         r  u_7seg/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  u_7seg/cathode_reg[6]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.107     1.637    u_7seg/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 encoded_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[3]/cathode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.190ns (61.418%)  route 0.119ns (38.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoded_reg[4][2]/Q
                         net (fo=7, routed)           0.119     1.779    u_7seg/ct[3]/cathode_reg[6]_0[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.049     1.828 r  u_7seg/ct[3]/cathode[3]_i_1/O
                         net (fo=1, routed)           0.000     1.828    u_7seg/ct[3]/cathode[3]
    SLICE_X0Y83          FDRE                                         r  u_7seg/ct[3]/cathode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    u_7seg/ct[3]/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  u_7seg/ct[3]/cathode_reg[3]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.107     1.638    u_7seg/ct[3]/cathode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 encoded_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[3]/cathode_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.913%)  route 0.119ns (39.087%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoded_reg[4][2]/Q
                         net (fo=7, routed)           0.119     1.779    u_7seg/ct[3]/cathode_reg[6]_0[2]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.045     1.824 r  u_7seg/ct[3]/cathode[2]_i_1/O
                         net (fo=1, routed)           0.000     1.824    u_7seg/ct[3]/cathode[2]
    SLICE_X0Y83          FDRE                                         r  u_7seg/ct[3]/cathode_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    u_7seg/ct[3]/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  u_7seg/ct[3]/cathode_reg[2]/C
                         clock pessimism             -0.503     1.531    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.092     1.623    u_7seg/ct[3]/cathode_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.203%)  route 0.123ns (39.797%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           0.123     1.782    FSM_onehot_state_reg_n_0_[4]
    SLICE_X1Y83          LUT4 (Prop_lut4_I1_O)        0.045     1.827 r  encoded[0][0]_i_1/O
                         net (fo=1, routed)           0.000     1.827    next_state[0]
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    encoded_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            encoded_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.656%)  route 0.105ns (33.344%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  FSM_onehot_state_reg[1]/Q
                         net (fo=4, routed)           0.105     1.788    FSM_onehot_state_reg_n_0_[1]
    SLICE_X1Y83          LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  encoded[4][1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    Z[1]
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y83          FDRE (Hold_fdre_C_D)         0.092     1.624    encoded_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 g_CLOCK.button_sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            g_CLOCK.button_down_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  g_CLOCK.button_sync_reg[1]/Q
                         net (fo=2, routed)           0.076     1.721    g_CLOCK.button_sync[1]
    SLICE_X0Y82          LUT2 (Prop_lut2_I0_O)        0.099     1.820 r  g_CLOCK.button_down_i_1/O
                         net (fo=1, routed)           0.000     1.820    g_CLOCK.button_down_i_1_n_0
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  g_CLOCK.button_down_reg/C
                         clock pessimism             -0.516     1.517    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.091     1.608    g_CLOCK.button_down_reg
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_7seg/ct[3]/cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/cathode_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.192ns (54.703%)  route 0.159ns (45.297%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    u_7seg/ct[3]/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  u_7seg/ct[3]/cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_7seg/ct[3]/cathode_reg[4]/Q
                         net (fo=1, routed)           0.159     1.816    u_7seg/ct_n_2_[3]
    SLICE_X0Y81          LUT5 (Prop_lut5_I0_O)        0.051     1.867 r  u_7seg/cathode[4]_i_1/O
                         net (fo=1, routed)           0.000     1.867    u_7seg/segments[4]
    SLICE_X0Y81          FDRE                                         r  u_7seg/cathode_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.868     2.033    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  u_7seg/cathode_reg[4]/C
                         clock pessimism             -0.503     1.529    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.107     1.636    u_7seg/cathode_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 encoded_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[7]/cathode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.192ns (54.492%)  route 0.160ns (45.508%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  encoded_reg[0][0]/Q
                         net (fo=7, routed)           0.160     1.820    u_7seg/ct[7]/cathode_reg[6]_0[0]
    SLICE_X1Y82          LUT4 (Prop_lut4_I2_O)        0.051     1.871 r  u_7seg/ct[7]/cathode[5]_i_1/O
                         net (fo=1, routed)           0.000     1.871    u_7seg/ct[7]/cathode[5]
    SLICE_X1Y82          FDRE                                         r  u_7seg/ct[7]/cathode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    u_7seg/ct[7]/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  u_7seg/ct[7]/cathode_reg[5]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107     1.638    u_7seg/ct[7]/cathode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 encoded_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[3]/cathode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.018%)  route 0.152ns (44.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  encoded_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  encoded_reg[4][3]/Q
                         net (fo=7, routed)           0.152     1.812    u_7seg/ct[3]/cathode_reg[6]_0[3]
    SLICE_X0Y82          LUT4 (Prop_lut4_I0_O)        0.045     1.857 r  u_7seg/ct[3]/cathode[6]_i_1/O
                         net (fo=1, routed)           0.000     1.857    u_7seg/ct[3]/cathode[6]
    SLICE_X0Y82          FDRE                                         r  u_7seg/ct[3]/cathode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    u_7seg/ct[3]/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  u_7seg/ct[3]/cathode_reg[6]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X0Y82          FDRE (Hold_fdre_C_D)         0.092     1.623    u_7seg/ct[3]/cathode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 encoded_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_7seg/ct[7]/cathode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.637%)  route 0.170ns (47.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.600     1.519    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  encoded_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  encoded_reg[0][1]/Q
                         net (fo=7, routed)           0.170     1.830    u_7seg/ct[7]/cathode_reg[6]_0[1]
    SLICE_X1Y82          LUT4 (Prop_lut4_I2_O)        0.048     1.878 r  u_7seg/ct[7]/cathode[1]_i_1/O
                         net (fo=1, routed)           0.000     1.878    u_7seg/ct[7]/cathode[1]
    SLICE_X1Y82          FDRE                                         r  u_7seg/ct[7]/cathode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.869     2.034    u_7seg/ct[7]/clk_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  u_7seg/ct[7]/cathode_reg[1]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.107     1.638    u_7seg/ct[7]/cathode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X2Y84     FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y84     FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y84     FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y83     FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X3Y83     FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y83     FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y83     FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y83     FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X2Y83     FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83     FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83     FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83     FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83     FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X2Y84     FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83     FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83     FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83     FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X3Y83     FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_7seg/anode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.874ns  (logic 3.974ns (44.779%)  route 4.900ns (55.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.714     5.317    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  u_7seg/anode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  u_7seg/anode_reg[6]/Q
                         net (fo=1, routed)           4.900    10.673    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.190 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.190    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.018ns  (logic 4.144ns (59.055%)  route 2.873ns (40.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.717     5.320    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  u_7seg/cathode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  u_7seg/cathode_reg[3]/Q
                         net (fo=1, routed)           2.873     8.612    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.725    12.337 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.337    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 4.030ns (58.242%)  route 2.890ns (41.758%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.717     5.320    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  u_7seg/anode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  u_7seg/anode_reg[2]/Q
                         net (fo=1, routed)           2.890     8.665    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    12.240 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.240    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.901ns  (logic 4.168ns (60.397%)  route 2.733ns (39.603%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.714     5.317    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  u_7seg/cathode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  u_7seg/cathode_reg[0]/Q
                         net (fo=1, routed)           2.733     8.469    cathode_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.749    12.218 r  cathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.218    cathode[0]
    T10                                                               r  cathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 4.149ns (60.364%)  route 2.725ns (39.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.714     5.317    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  u_7seg/cathode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  u_7seg/cathode_reg[1]/Q
                         net (fo=1, routed)           2.725     8.460    cathode_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730    12.191 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.191    cathode[1]
    R10                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 4.009ns (59.590%)  route 2.719ns (40.410%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.716     5.319    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  u_7seg/anode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  u_7seg/anode_reg[7]/Q
                         net (fo=1, routed)           2.719     8.494    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553    12.047 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.047    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.590ns  (logic 4.008ns (60.824%)  route 2.582ns (39.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.714     5.317    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  u_7seg/anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  u_7seg/anode_reg[3]/Q
                         net (fo=1, routed)           2.582     8.354    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552    11.906 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.906    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.471ns  (logic 4.155ns (64.202%)  route 2.317ns (35.798%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.714     5.317    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  u_7seg/cathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.419     5.736 r  u_7seg/cathode_reg[5]/Q
                         net (fo=1, routed)           2.317     8.052    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.736    11.788 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.788    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.437ns  (logic 3.992ns (62.006%)  route 2.446ns (37.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.714     5.317    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  u_7seg/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  u_7seg/anode_reg[0]/Q
                         net (fo=1, routed)           2.446     8.218    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.754 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.754    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.399ns  (logic 4.084ns (63.827%)  route 2.315ns (36.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.717     5.320    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  u_7seg/cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.419     5.739 r  u_7seg/cathode_reg[2]/Q
                         net (fo=1, routed)           2.315     8.053    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.665    11.718 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.718    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_7seg/anode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.392ns (79.746%)  route 0.353ns (20.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.518    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  u_7seg/anode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  u_7seg/anode_reg[4]/Q
                         net (fo=1, routed)           0.353     2.013    anode_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.263 r  anode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.263    anode[4]
    P14                                                               r  anode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.419ns (76.369%)  route 0.439ns (23.631%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  u_7seg/cathode_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.128     1.645 r  u_7seg/cathode_reg[6]/Q
                         net (fo=1, routed)           0.439     2.084    cathode_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.291     3.376 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.376    cathode[6]
    L18                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.415ns (75.730%)  route 0.454ns (24.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  u_7seg/cathode_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  u_7seg/cathode_reg[4]/Q
                         net (fo=1, routed)           0.454     2.098    cathode_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.287     3.385 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.385    cathode[4]
    P15                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.393ns (74.292%)  route 0.482ns (25.708%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  u_7seg/anode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_7seg/anode_reg[5]/Q
                         net (fo=1, routed)           0.482     2.139    anode_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.252     3.392 r  anode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.392    anode[5]
    T14                                                               r  anode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.375ns (69.817%)  route 0.595ns (30.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.518    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  u_7seg/cathode_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.128     1.646 r  u_7seg/cathode_reg[2]/Q
                         net (fo=1, routed)           0.595     2.241    cathode_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.247     3.488 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.488    cathode[2]
    K16                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.377ns (68.481%)  route 0.634ns (31.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.518    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  u_7seg/anode_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  u_7seg/anode_reg[1]/Q
                         net (fo=1, routed)           0.634     2.293    anode_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.530 r  anode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.530    anode[1]
    J18                                                               r  anode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.377ns (67.513%)  route 0.663ns (32.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  u_7seg/anode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_7seg/anode_reg[0]/Q
                         net (fo=1, routed)           0.663     2.320    anode_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.556 r  anode_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.556    anode[0]
    J17                                                               r  anode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/cathode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.443ns (69.998%)  route 0.619ns (30.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  u_7seg/cathode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  u_7seg/cathode_reg[5]/Q
                         net (fo=1, routed)           0.619     2.263    cathode_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.315     3.578 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.578    cathode[5]
    T11                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.088ns  (logic 1.394ns (66.742%)  route 0.695ns (33.258%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.597     1.516    u_7seg/clk_IBUF_BUFG
    SLICE_X1Y81          FDRE                                         r  u_7seg/anode_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  u_7seg/anode_reg[3]/Q
                         net (fo=1, routed)           0.695     2.352    anode_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     3.605 r  anode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.605    anode[3]
    J14                                                               r  anode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_7seg/anode_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.192ns  (logic 1.395ns (63.644%)  route 0.797ns (36.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.517    u_7seg/clk_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  u_7seg/anode_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  u_7seg/anode_reg[7]/Q
                         net (fo=1, routed)           0.797     2.455    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     3.709 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.709    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            encoded_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.631ns (28.104%)  route 4.172ns (71.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.952     5.803    FSM_onehot_state[8]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            encoded_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.631ns (28.104%)  route 4.172ns (71.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.952     5.803    FSM_onehot_state[8]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            encoded_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.631ns (28.104%)  route 4.172ns (71.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.952     5.803    FSM_onehot_state[8]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[0][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            encoded_reg[4][0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.631ns (28.104%)  route 4.172ns (71.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.952     5.803    FSM_onehot_state[8]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            encoded_reg[4][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.631ns (28.104%)  route 4.172ns (71.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.952     5.803    FSM_onehot_state[8]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            encoded_reg[4][2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.803ns  (logic 1.631ns (28.104%)  route 4.172ns (71.896%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 r  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.952     5.803    FSM_onehot_state[8]_i_1_n_0
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X1Y83          FDRE                                         r  encoded_reg[4][2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.641ns  (logic 1.631ns (28.911%)  route 4.010ns (71.089%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.790     5.641    FSM_onehot_state[8]_i_1_n_0
    SLICE_X3Y83          FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.641ns  (logic 1.631ns (28.911%)  route 4.010ns (71.089%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.790     5.641    FSM_onehot_state[8]_i_1_n_0
    SLICE_X3Y83          FDCE                                         f  FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.641ns  (logic 1.631ns (28.911%)  route 4.010ns (71.089%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.790     5.641    FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y83          FDCE                                         f  FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.641ns  (logic 1.631ns (28.911%)  route 4.010ns (71.089%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           3.220     4.727    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.124     4.851 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.790     5.641    FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y83          FDCE                                         f  FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          1.598     5.021    clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  FSM_onehot_state_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            encoded_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.320ns (17.473%)  route 1.509ns (82.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 r  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.181     1.829    FSM_onehot_state[8]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  encoded_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  encoded_reg[0][1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            encoded_reg[4][3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.829ns  (logic 0.320ns (17.473%)  route 1.509ns (82.527%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 r  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.181     1.829    FSM_onehot_state[8]_i_1_n_0
    SLICE_X1Y84          FDRE                                         r  encoded_reg[4][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y84          FDRE                                         r  encoded_reg[4][3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.320ns (16.894%)  route 1.572ns (83.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.244     1.892    FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y84          FDPE                                         f  FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDPE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.320ns (16.894%)  route 1.572ns (83.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.244     1.892    FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y84          FDCE                                         f  FSM_onehot_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.892ns  (logic 0.320ns (16.894%)  route 1.572ns (83.106%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.244     1.892    FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y84          FDCE                                         f  FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.320ns (16.364%)  route 1.633ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.305     1.953    FSM_onehot_state[8]_i_1_n_0
    SLICE_X3Y83          FDCE                                         f  FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.320ns (16.364%)  route 1.633ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.305     1.953    FSM_onehot_state[8]_i_1_n_0
    SLICE_X3Y83          FDCE                                         f  FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X3Y83          FDCE                                         r  FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.320ns (16.364%)  route 1.633ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.305     1.953    FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y83          FDCE                                         f  FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.320ns (16.364%)  route 1.633ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.305     1.953    FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y83          FDCE                                         f  FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  FSM_onehot_state_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.320ns (16.364%)  route 1.633ns (83.636%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.328     1.603    CPU_RESETN_IBUF
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.648 f  FSM_onehot_state[8]_i_1/O
                         net (fo=17, routed)          0.305     1.953    FSM_onehot_state[8]_i_1_n_0
    SLICE_X2Y83          FDCE                                         f  FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=67, routed)          0.870     2.035    clk_IBUF_BUFG
    SLICE_X2Y83          FDCE                                         r  FSM_onehot_state_reg[7]/C





