// Seed: 3004204652
module module_0 (
    input tri id_0,
    input wor id_1
);
  assign id_3 = id_3;
  wire  id_4  ,  id_5  =  !  {  1 'b0 ,  (  1  -  1  )  ,  id_0  }  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  =  id_4  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ;
  assign id_25 = 1;
  assign id_32 = id_20;
  always #1 id_33(1'b0, id_18, 1);
  wire id_34;
endmodule
module module_1 (
    output tri id_0,
    input logic id_1,
    output wand id_2,
    input wor id_3,
    output supply0 id_4,
    output wor id_5,
    output wand id_6,
    output uwire id_7
);
  assign id_0 = 1'd0;
  logic id_9, id_10, id_11, id_12, id_13, id_14;
  module_0(
      id_3, id_3
  );
  always @(id_11 or posedge 1) begin
    id_11 <= id_12;
  end
  assign id_4  = 1;
  assign id_10 = id_1;
endmodule
