$date
	Thu Apr  3 13:27:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module lab4_part4_TB $end
$var wire 1 ! Qout3 $end
$var wire 1 " Qout2 $end
$var wire 1 # Qout1 $end
$var wire 1 $ Qnotout3 $end
$var wire 1 % Qnotout2 $end
$var wire 1 & Qnotout1 $end
$var reg 1 ' Clkin $end
$var reg 1 ( Din $end
$var reg 4 ) count [3:0] $end
$scope module instantiate_d_latch $end
$var wire 1 ( D $end
$var wire 1 ' clk $end
$var reg 1 ! Q $end
$var reg 1 $ Qnot $end
$upscope $end
$scope module instantiate_dff_neg $end
$var wire 1 ( D $end
$var wire 1 ' clk $end
$var reg 1 " Q $end
$var reg 1 % Qnot $end
$upscope $end
$scope module instantiate_dff_pos $end
$var wire 1 ( D $end
$var wire 1 ' clk $end
$var reg 1 # Q $end
$var reg 1 & Qnot $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
0(
0'
x&
1%
x$
x#
0"
x!
$end
#50000
b1 )
#100000
b10 )
#150000
b11 )
#200000
0$
1!
1&
0#
1(
b100 )
1'
#250000
b101 )
#300000
0%
1"
b110 )
0'
#350000
b111 )
#400000
0&
1#
b1000 )
1'
#450000
1$
0!
0(
b1001 )
#500000
1%
0"
b1010 )
0'
#550000
b1011 )
#600000
0$
1!
1&
0#
1(
b1100 )
1'
#650000
1$
0!
0(
b1101 )
#700000
b1110 )
0'
#750000
b1111 )
#800000
b0 )
1'
#850000
b1 )
#900000
b10 )
0'
#950000
b11 )
#1000000
0$
1!
1(
b100 )
1'
#1050000
b101 )
#1100000
0%
1"
b110 )
0'
#1150000
b111 )
#1200000
0&
1#
b1000 )
1'
#1250000
1$
0!
0(
b1001 )
#1300000
1%
0"
b1010 )
0'
#1350000
b1011 )
#1400000
0$
1!
1&
0#
1(
b1100 )
1'
#1450000
1$
0!
0(
b1101 )
#1500000
b1110 )
0'
#1550000
b1111 )
#1600000
b0 )
1'
#1650000
b1 )
#1700000
b10 )
0'
#1750000
b11 )
#1800000
0$
1!
1(
b100 )
1'
#1850000
b101 )
#1900000
0%
1"
b110 )
0'
#1950000
b111 )
#2000000
0&
1#
b1000 )
1'
