# TCL File Generated by Component Editor 23.3
# Thu May 09 12:04:11 IST 2024
# DO NOT MODIFY


# 
# fifo_status_monitoring "fifo_status_monitoring" v1.0
#  2024.05.09.12:04:11
# 
# 

# 
# request TCL package from ACDS 23.3
# 
package require -exact qsys 23.3


# 
# module fifo_status_monitoring
# 
set_module_property DESCRIPTION ""
set_module_property NAME fifo_status_monitoring
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME fifo_status_monitoring
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL fifo_status_monitoring
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file fifo_status_monitoring.sv SYSTEM_VERILOG PATH fifo_status_monitoring.sv TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL fifo_status_monitoring
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file fifo_status_monitoring.sv SYSTEM_VERILOG PATH fifo_status_monitoring.sv


# 
# parameters
# 


# 
# display items
# 


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressGroup 0
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock clock_csr
set_interface_property csr associatedReset reset_csr_n
set_interface_property csr bitsPerSymbol 8
set_interface_property csr bridgedAddressOffset ""
set_interface_property csr bridgesToMaster ""
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr minimumResponseLatency 1
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr transparentBridge false
set_interface_property csr waitrequestAllowance 0
set_interface_property csr writeWaitTime 0
set_interface_property csr dfhFeatureGuid 0
set_interface_property csr dfhGroupId 0
set_interface_property csr dfhParameterId ""
set_interface_property csr dfhParameterName ""
set_interface_property csr dfhParameterVersion ""
set_interface_property csr dfhParameterData ""
set_interface_property csr dfhParameterDataLength ""
set_interface_property csr dfhFeatureMajorVersion 0
set_interface_property csr dfhFeatureMinorVersion 0
set_interface_property csr dfhFeatureId 35
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""
set_interface_property csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr SV_INTERFACE_TYPE ""
set_interface_property csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr csr_address address Input 4
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_writedata writedata Input 32
add_interface_port csr csr_read read Input 1
add_interface_port csr csr_readdata readdata Output 32
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0


# 
# connection point clock_csr
# 
add_interface clock_csr clock end
set_interface_property clock_csr ENABLED true
set_interface_property clock_csr EXPORT_OF ""
set_interface_property clock_csr PORT_NAME_MAP ""
set_interface_property clock_csr CMSIS_SVD_VARIABLES ""
set_interface_property clock_csr SVD_ADDRESS_GROUP ""
set_interface_property clock_csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_csr SV_INTERFACE_TYPE ""
set_interface_property clock_csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_csr clk_csr clk Input 1


# 
# connection point clock_eth
# 
add_interface clock_eth clock end
set_interface_property clock_eth ENABLED true
set_interface_property clock_eth EXPORT_OF ""
set_interface_property clock_eth PORT_NAME_MAP ""
set_interface_property clock_eth CMSIS_SVD_VARIABLES ""
set_interface_property clock_eth SVD_ADDRESS_GROUP ""
set_interface_property clock_eth IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock_eth SV_INTERFACE_TYPE ""
set_interface_property clock_eth SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock_eth clk_eth_xran_ul clk Input 1


# 
# connection point reset_csr_n
# 
add_interface reset_csr_n reset end
set_interface_property reset_csr_n associatedClock clock_csr
set_interface_property reset_csr_n synchronousEdges DEASSERT
set_interface_property reset_csr_n ENABLED true
set_interface_property reset_csr_n EXPORT_OF ""
set_interface_property reset_csr_n PORT_NAME_MAP ""
set_interface_property reset_csr_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_csr_n SVD_ADDRESS_GROUP ""
set_interface_property reset_csr_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_csr_n SV_INTERFACE_TYPE ""
set_interface_property reset_csr_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_csr_n rst_csr_n reset_n Input 1


# 
# connection point reset_eth_n
# 
add_interface reset_eth_n reset end
set_interface_property reset_eth_n associatedClock clock_eth
set_interface_property reset_eth_n synchronousEdges DEASSERT
set_interface_property reset_eth_n ENABLED true
set_interface_property reset_eth_n EXPORT_OF ""
set_interface_property reset_eth_n PORT_NAME_MAP ""
set_interface_property reset_eth_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_eth_n SVD_ADDRESS_GROUP ""
set_interface_property reset_eth_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_eth_n SV_INTERFACE_TYPE ""
set_interface_property reset_eth_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_eth_n rst_eth_xran_n_ul reset_n Input 1


# 
# connection point reset_soft_n
# 
add_interface reset_soft_n reset end
set_interface_property reset_soft_n associatedClock clock_csr
set_interface_property reset_soft_n synchronousEdges DEASSERT
set_interface_property reset_soft_n ENABLED true
set_interface_property reset_soft_n EXPORT_OF ""
set_interface_property reset_soft_n PORT_NAME_MAP ""
set_interface_property reset_soft_n CMSIS_SVD_VARIABLES ""
set_interface_property reset_soft_n SVD_ADDRESS_GROUP ""
set_interface_property reset_soft_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_soft_n SV_INTERFACE_TYPE ""
set_interface_property reset_soft_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_soft_n rst_soft_n reset_n Input 1


# 
# connection point fifo_full_intr_clear
# 
add_interface fifo_full_intr_clear conduit end
set_interface_property fifo_full_intr_clear associatedClock ""
set_interface_property fifo_full_intr_clear associatedReset ""
set_interface_property fifo_full_intr_clear ENABLED true
set_interface_property fifo_full_intr_clear EXPORT_OF ""
set_interface_property fifo_full_intr_clear PORT_NAME_MAP ""
set_interface_property fifo_full_intr_clear CMSIS_SVD_VARIABLES ""
set_interface_property fifo_full_intr_clear SVD_ADDRESS_GROUP ""
set_interface_property fifo_full_intr_clear IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property fifo_full_intr_clear SV_INTERFACE_TYPE ""
set_interface_property fifo_full_intr_clear SV_INTERFACE_MODPORT_TYPE ""

add_interface_port fifo_full_intr_clear fifo_full_intr_clear fifo_full_intr_clear Input 1


# 
# connection point fifo_full_intr
# 
add_interface fifo_full_intr conduit end
set_interface_property fifo_full_intr associatedClock ""
set_interface_property fifo_full_intr associatedReset ""
set_interface_property fifo_full_intr ENABLED true
set_interface_property fifo_full_intr EXPORT_OF ""
set_interface_property fifo_full_intr PORT_NAME_MAP ""
set_interface_property fifo_full_intr CMSIS_SVD_VARIABLES ""
set_interface_property fifo_full_intr SVD_ADDRESS_GROUP ""
set_interface_property fifo_full_intr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property fifo_full_intr SV_INTERFACE_TYPE ""
set_interface_property fifo_full_intr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port fifo_full_intr fifo_full_intr fifo_full_intr Output 1


# 
# connection point cu_coupling_status
# 
add_interface cu_coupling_status conduit end
set_interface_property cu_coupling_status associatedClock ""
set_interface_property cu_coupling_status associatedReset ""
set_interface_property cu_coupling_status ENABLED true
set_interface_property cu_coupling_status EXPORT_OF ""
set_interface_property cu_coupling_status PORT_NAME_MAP ""
set_interface_property cu_coupling_status CMSIS_SVD_VARIABLES ""
set_interface_property cu_coupling_status SVD_ADDRESS_GROUP ""
set_interface_property cu_coupling_status IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property cu_coupling_status SV_INTERFACE_TYPE ""
set_interface_property cu_coupling_status SV_INTERFACE_MODPORT_TYPE ""

add_interface_port cu_coupling_status cu_coupling_status cu_coupling_status Input 32


# 
# connection point ul_arb_output_fifo_full
# 
add_interface ul_arb_output_fifo_full conduit end
set_interface_property ul_arb_output_fifo_full associatedClock ""
set_interface_property ul_arb_output_fifo_full associatedReset ""
set_interface_property ul_arb_output_fifo_full ENABLED true
set_interface_property ul_arb_output_fifo_full EXPORT_OF ""
set_interface_property ul_arb_output_fifo_full PORT_NAME_MAP ""
set_interface_property ul_arb_output_fifo_full CMSIS_SVD_VARIABLES ""
set_interface_property ul_arb_output_fifo_full SVD_ADDRESS_GROUP ""
set_interface_property ul_arb_output_fifo_full IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property ul_arb_output_fifo_full SV_INTERFACE_TYPE ""
set_interface_property ul_arb_output_fifo_full SV_INTERFACE_MODPORT_TYPE ""

add_interface_port ul_arb_output_fifo_full ul_arb_output_fifo_full ul_arb_output_fifo_full Input 1


# 
# connection point fifo_full_intr_mask
# 
add_interface fifo_full_intr_mask conduit end
set_interface_property fifo_full_intr_mask associatedClock ""
set_interface_property fifo_full_intr_mask associatedReset ""
set_interface_property fifo_full_intr_mask ENABLED true
set_interface_property fifo_full_intr_mask EXPORT_OF ""
set_interface_property fifo_full_intr_mask PORT_NAME_MAP ""
set_interface_property fifo_full_intr_mask CMSIS_SVD_VARIABLES ""
set_interface_property fifo_full_intr_mask SVD_ADDRESS_GROUP ""
set_interface_property fifo_full_intr_mask IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property fifo_full_intr_mask SV_INTERFACE_TYPE ""
set_interface_property fifo_full_intr_mask SV_INTERFACE_MODPORT_TYPE ""

add_interface_port fifo_full_intr_mask fifo_full_intr_mask fifo_full_intr_mask Input 1


# 
# connection point prach_ant_mux_fifo_full
# 
add_interface prach_ant_mux_fifo_full conduit end
set_interface_property prach_ant_mux_fifo_full associatedClock ""
set_interface_property prach_ant_mux_fifo_full associatedReset ""
set_interface_property prach_ant_mux_fifo_full ENABLED true
set_interface_property prach_ant_mux_fifo_full EXPORT_OF ""
set_interface_property prach_ant_mux_fifo_full PORT_NAME_MAP ""
set_interface_property prach_ant_mux_fifo_full CMSIS_SVD_VARIABLES ""
set_interface_property prach_ant_mux_fifo_full SVD_ADDRESS_GROUP ""
set_interface_property prach_ant_mux_fifo_full IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property prach_ant_mux_fifo_full SV_INTERFACE_TYPE ""
set_interface_property prach_ant_mux_fifo_full SV_INTERFACE_MODPORT_TYPE ""

add_interface_port prach_ant_mux_fifo_full prach_ant_mux_fifo_full data Input 1

