{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610597761875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610597761875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 14 12:16:01 2021 " "Processing started: Thu Jan 14 12:16:01 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610597761875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610597761875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610597761875 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610597762130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_display.v 1 1 " "Found 1 design units, including 1 entities, in source file led_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_display " "Found entity 1: led_display" {  } { { "led_display.v" "" { Text "C:/altera/13.1/final_project/led_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyc_counter5_rl.v 1 1 " "Found 1 design units, including 1 entities, in source file cyc_counter5_rl.v" { { "Info" "ISGN_ENTITY_NAME" "1 cyc_counter5_rl " "Found entity 1: cyc_counter5_rl" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledlightning.v 1 1 " "Found 1 design units, including 1 entities, in source file ledlightning.v" { { "Info" "ISGN_ENTITY_NAME" "1 ledLightning " "Found entity 1: ledLightning" {  } { { "ledLightning.v" "" { Text "C:/altera/13.1/final_project/ledLightning.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2que5.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2que5.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary2que5 " "Found entity 1: binary2que5" {  } { { "binary2que5.v" "" { Text "C:/altera/13.1/final_project/binary2que5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.v 1 1 " "Found 1 design units, including 1 entities, in source file player.v" { { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq.v 1 1 " "Found 1 design units, including 1 entities, in source file freq.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq " "Found entity 1: freq" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 final_project " "Found entity 1: final_project" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard_driver " "Found entity 1: ps2_keyboard_driver" {  } { { "ps2_keyboard_driver.v" "" { Text "C:/altera/13.1/final_project/ps2_keyboard_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762183 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "break get_act.v(15) " "Verilog HDL Declaration warning at get_act.v(15): \"break\" is SystemVerilog-2005 keyword" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 15 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1610597762185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "get_act.v 1 1 " "Found 1 design units, including 1 entities, in source file get_act.v" { { "Info" "ISGN_ENTITY_NAME" "1 get_act " "Found entity 1: get_act" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fight_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file fight_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 fight_sys " "Found entity 1: fight_sys" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus2line4.v 1 1 " "Found 1 design units, including 1 entities, in source file bus2line4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus2line4 " "Found entity 1: bus2line4" {  } { { "bus2line4.v" "" { Text "C:/altera/13.1/final_project/bus2line4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_counter " "Found entity 1: pulse_counter" {  } { { "pulse_counter.v" "" { Text "C:/altera/13.1/final_project/pulse_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_counter_pulsel.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_counter_pulsel.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_counter_pulseL " "Found entity 1: delay_counter_pulseL" {  } { { "delay_counter_pulseL.v" "" { Text "C:/altera/13.1/final_project/delay_counter_pulseL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610597762193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610597762193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final_project " "Elaborating entity \"final_project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610597762220 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "7447 inst30 " "Block or symbol \"7447\" of instance \"inst30\" overlaps another block or symbol" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 256 2040 2160 416 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1610597762234 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "bus2line4 inst52 " "Block or symbol \"bus2line4\" of instance \"inst52\" overlaps another block or symbol" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 520 1320 1456 632 "inst52" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1610597762234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst32 " "Elaborating entity \"7447\" for hierarchy \"7447:inst32\"" {  } { { "final_project.bdf" "inst32" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 536 2040 2160 696 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst32 " "Elaborated megafunction instantiation \"7447:inst32\"" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 536 2040 2160 696 "inst32" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610597762256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq freq:inst33 " "Elaborating entity \"freq\" for hierarchy \"freq:inst33\"" {  } { { "final_project.bdf" "inst33" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 688 1136 1280 768 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(9) " "Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762256 "|final_project|freq:inst33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(16) " "Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762256 "|final_project|freq:inst33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762256 "|final_project|freq:inst33"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(23) " "Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762256 "|final_project|freq:inst33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fight_sys fight_sys:inst41 " "Elaborating entity \"fight_sys\" for hierarchy \"fight_sys:inst41\"" {  } { { "final_project.bdf" "inst41" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 408 1080 1280 552 "inst41" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762257 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fight_sys.v(15) " "Verilog HDL assignment warning at fight_sys.v(15): truncated value with size 32 to match size of target (5)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762258 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fight_sys.v(16) " "Verilog HDL assignment warning at fight_sys.v(16): truncated value with size 32 to match size of target (5)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762258 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fight_sys.v(27) " "Verilog HDL assignment warning at fight_sys.v(27): truncated value with size 2 to match size of target (1)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762258 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fight_sys.v(38) " "Verilog HDL assignment warning at fight_sys.v(38): truncated value with size 2 to match size of target (1)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762258 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fight_sys.v(49) " "Verilog HDL assignment warning at fight_sys.v(49): truncated value with size 32 to match size of target (5)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762258 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 fight_sys.v(50) " "Verilog HDL assignment warning at fight_sys.v(50): truncated value with size 32 to match size of target (5)" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762258 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "fight_sys.v(90) " "Verilog HDL Case Statement warning at fight_sys.v(90): case item expression covers a value already covered by a previous case item" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 90 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1610597762259 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(163) " "Verilog HDL Always Construct warning at fight_sys.v(163): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(167) " "Verilog HDL Always Construct warning at fight_sys.v(167): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 167 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(169) " "Verilog HDL Always Construct warning at fight_sys.v(169): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(171) " "Verilog HDL Always Construct warning at fight_sys.v(171): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point1 fight_sys.v(177) " "Verilog HDL Always Construct warning at fight_sys.v(177): variable \"point1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(180) " "Verilog HDL Always Construct warning at fight_sys.v(180): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(184) " "Verilog HDL Always Construct warning at fight_sys.v(184): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(186) " "Verilog HDL Always Construct warning at fight_sys.v(186): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(188) " "Verilog HDL Always Construct warning at fight_sys.v(188): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 188 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "point2 fight_sys.v(194) " "Verilog HDL Always Construct warning at fight_sys.v(194): variable \"point2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1610597762260 "|final_project|fight_sys:inst41"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_counter_pulseL delay_counter_pulseL:inst42 " "Elaborating entity \"delay_counter_pulseL\" for hierarchy \"delay_counter_pulseL:inst42\"" {  } { { "final_project.bdf" "inst42" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 472 528 648 552 "inst42" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762281 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 delay_counter_pulseL.v(12) " "Verilog HDL assignment warning at delay_counter_pulseL.v(12): truncated value with size 32 to match size of target (30)" {  } { { "delay_counter_pulseL.v" "" { Text "C:/altera/13.1/final_project/delay_counter_pulseL.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762282 "|final_project|delay_counter_pulseL:inst42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 delay_counter_pulseL.v(18) " "Verilog HDL assignment warning at delay_counter_pulseL.v(18): truncated value with size 32 to match size of target (30)" {  } { { "delay_counter_pulseL.v" "" { Text "C:/altera/13.1/final_project/delay_counter_pulseL.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762282 "|final_project|delay_counter_pulseL:inst42"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 delay_counter_pulseL.v(23) " "Verilog HDL assignment warning at delay_counter_pulseL.v(23): truncated value with size 32 to match size of target (30)" {  } { { "delay_counter_pulseL.v" "" { Text "C:/altera/13.1/final_project/delay_counter_pulseL.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762282 "|final_project|delay_counter_pulseL:inst42"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:player1 " "Elaborating entity \"player\" for hierarchy \"player:player1\"" {  } { { "final_project.bdf" "player1" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 88 800 984 200 "player1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762283 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(62) " "Verilog HDL Case Statement information at player.v(62): all case item expressions in this case statement are onehot" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610597762284 "|final_project|player:player1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(130) " "Verilog HDL Case Statement information at player.v(130): all case item expressions in this case statement are onehot" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610597762284 "|final_project|player:player1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq player:player1\|freq:fq_act " "Elaborating entity \"freq\" for hierarchy \"player:player1\|freq:fq_act\"" {  } { { "player.v" "fq_act" { Text "C:/altera/13.1/final_project/player.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762284 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(9) " "Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762285 "|final_project|player:player1|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(16) " "Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762285 "|final_project|player:player1|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762285 "|final_project|player:player1|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(23) " "Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762285 "|final_project|player:player1|freq:fq_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:player1\|cyc_counter5_rl:ct_apt " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:player1\|cyc_counter5_rl:ct_apt\"" {  } { { "player.v" "ct_apt" { Text "C:/altera/13.1/final_project/player.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762285 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762286 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762286 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762286 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762286 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762286 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:player1\|cyc_counter5_rl:ct_art " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:player1\|cyc_counter5_rl:ct_art\"" {  } { { "player.v" "ct_art" { Text "C:/altera/13.1/final_project/player.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762287 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762288 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762288 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762288 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762288 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762288 "|final_project|player:inst|cyc_counter5_rl:ct_art"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:player1\|cyc_counter5_rl:ct_drt " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:player1\|cyc_counter5_rl:ct_drt\"" {  } { { "player.v" "ct_drt" { Text "C:/altera/13.1/final_project/player.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762289 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762289 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762289 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762289 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762289 "|final_project|player:inst|cyc_counter5_rl:ct_drt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:player1\|cyc_counter5_rl:ct_dht " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:player1\|cyc_counter5_rl:ct_dht\"" {  } { { "player.v" "ct_dht" { Text "C:/altera/13.1/final_project/player.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762290 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762291 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762291 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762291 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762291 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762291 "|final_project|player:inst|cyc_counter5_rl:ct_dht"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "get_act get_act:inst20 " "Elaborating entity \"get_act\" for hierarchy \"get_act:inst20\"" {  } { { "final_project.bdf" "inst20" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 88 520 680 200 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 get_act.v(18) " "Verilog HDL assignment warning at get_act.v(18): truncated value with size 32 to match size of target (21)" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762293 "|final_project|get_act:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 get_act.v(87) " "Verilog HDL assignment warning at get_act.v(87): truncated value with size 32 to match size of target (21)" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762293 "|final_project|get_act:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 get_act.v(96) " "Verilog HDL assignment warning at get_act.v(96): truncated value with size 32 to match size of target (21)" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762293 "|final_project|get_act:inst20"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 get_act.v(99) " "Verilog HDL assignment warning at get_act.v(99): truncated value with size 32 to match size of target (21)" {  } { { "get_act.v" "" { Text "C:/altera/13.1/final_project/get_act.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762293 "|final_project|get_act:inst20"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard_driver ps2_keyboard_driver:inst22 " "Elaborating entity \"ps2_keyboard_driver\" for hierarchy \"ps2_keyboard_driver:inst22\"" {  } { { "final_project.bdf" "inst22" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 88 264 464 200 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "key_f0 ps2_keyboard_driver.v(106) " "Verilog HDL or VHDL warning at ps2_keyboard_driver.v(106): object \"key_f0\" assigned a value but never read" {  } { { "ps2_keyboard_driver.v" "" { Text "C:/altera/13.1/final_project/ps2_keyboard_driver.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610597762294 "|final_project|ps2_keyboard_driver:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player player:inst23 " "Elaborating entity \"player\" for hierarchy \"player:inst23\"" {  } { { "final_project.bdf" "inst23" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 1008 784 968 1120 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762295 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(62) " "Verilog HDL Case Statement information at player.v(62): all case item expressions in this case statement are onehot" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610597762296 "|final_project|player:inst23"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "player.v(130) " "Verilog HDL Case Statement information at player.v(130): all case item expressions in this case statement are onehot" {  } { { "player.v" "" { Text "C:/altera/13.1/final_project/player.v" 130 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1610597762296 "|final_project|player:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq player:inst23\|freq:fq_act " "Elaborating entity \"freq\" for hierarchy \"player:inst23\|freq:fq_act\"" {  } { { "player.v" "fq_act" { Text "C:/altera/13.1/final_project/player.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762296 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(9) " "Verilog HDL assignment warning at freq.v(9): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762297 "|final_project|player:inst23|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(16) " "Verilog HDL assignment warning at freq.v(16): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762297 "|final_project|player:inst23|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(21) " "Verilog HDL assignment warning at freq.v(21): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762297 "|final_project|player:inst23|freq:fq_act"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 freq.v(23) " "Verilog HDL assignment warning at freq.v(23): truncated value with size 32 to match size of target (30)" {  } { { "freq.v" "" { Text "C:/altera/13.1/final_project/freq.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762297 "|final_project|player:inst23|freq:fq_act"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cyc_counter5_rl player:inst23\|cyc_counter5_rl:ct_apt " "Elaborating entity \"cyc_counter5_rl\" for hierarchy \"player:inst23\|cyc_counter5_rl:ct_apt\"" {  } { { "player.v" "ct_apt" { Text "C:/altera/13.1/final_project/player.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762297 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(13) " "Verilog HDL assignment warning at cyc_counter5_rl.v(13): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762298 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(19) " "Verilog HDL assignment warning at cyc_counter5_rl.v(19): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762298 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cyc_counter5_rl.v(24) " "Verilog HDL assignment warning at cyc_counter5_rl.v(24): truncated value with size 32 to match size of target (3)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762298 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(25) " "Verilog HDL assignment warning at cyc_counter5_rl.v(25): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762298 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 cyc_counter5_rl.v(28) " "Verilog HDL assignment warning at cyc_counter5_rl.v(28): truncated value with size 32 to match size of target (30)" {  } { { "cyc_counter5_rl.v" "" { Text "C:/altera/13.1/final_project/cyc_counter5_rl.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610597762298 "|final_project|player:inst|cyc_counter5_rl:ct_apt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus2line4 bus2line4:inst7 " "Elaborating entity \"bus2line4\" for hierarchy \"bus2line4:inst7\"" {  } { { "final_project.bdf" "inst7" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 528 1896 2032 640 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_display led_display:inst26 " "Elaborating entity \"led_display\" for hierarchy \"led_display:inst26\"" {  } { { "final_project.bdf" "inst26" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 1008 1624 1800 1120 "inst26" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610597762306 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fight_sys.v" "" { Text "C:/altera/13.1/final_project/fight_sys.v" 53 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1610597763282 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1610597763282 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RBON VCC " "Pin \"RBON\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 664 2160 2336 680 "RBON" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597763623 "|final_project|RBON"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot GND " "Pin \"dot\" is stuck at GND" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 440 -48 128 456 "dot" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597763623 "|final_project|dot"} { "Warning" "WMLS_MLS_STUCK_PIN" "RBON11 VCC " "Pin \"RBON11\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 368 1600 1776 384 "RBON11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597763623 "|final_project|RBON11"} { "Warning" "WMLS_MLS_STUCK_PIN" "RBON10 VCC " "Pin \"RBON10\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 384 2152 2328 400 "RBON10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597763623 "|final_project|RBON10"} { "Warning" "WMLS_MLS_STUCK_PIN" "RBON21 VCC " "Pin \"RBON21\" is stuck at VCC" {  } { { "final_project.bdf" "" { Schematic "C:/altera/13.1/final_project/final_project.bdf" { { 656 1600 1776 672 "RBON21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610597763623 "|final_project|RBON21"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1610597763623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1610597763745 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1610597764838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610597765027 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610597765027 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1428 " "Implemented 1428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610597765211 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610597765211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1379 " "Implemented 1379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610597765211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610597765211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610597765247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 14 12:16:05 2021 " "Processing ended: Thu Jan 14 12:16:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610597765247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610597765247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610597765247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610597765247 ""}
