This repository contains a Verilog implementation aimed at accelerating the multiplication of 4x4 matrices. 
The conventional method typically requires O(N^3) operations, whereas our implementation utilizes the systolic array algorithm to reduce the computation to 2N + 1 clock cycles.
