/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 11:12:04 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 5
# Timing Graph Levels: 6

#Path 1
Startpoint: $auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[8].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[8].in[0] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[8].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.131     1.070
$auto$memory_libmap.cc:2266:execute$3311[8].D[0] (dffre at (5,7))                       0.000     1.070
data arrival time                                                                                 1.070

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[8].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.070
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.320


#Path 2
Startpoint: $auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[5].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[5].in[0] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[5].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.165     1.105
$auto$memory_libmap.cc:2266:execute$3311[5].D[0] (dffre at (5,7))                       0.000     1.105
data arrival time                                                                                 1.105

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[5].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.105
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.354


#Path 3
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[18].Q[0] (dffre at (9,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[18].D[0] (dffre at (9,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[18].C[0] (dffre at (9,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[18].Q[0] (dffre at (9,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[18].in[2] (.names at (9,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_b[18].out[0] (.names at (9,6))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.131     1.105
$auto$memory_libmap.cc:2266:execute$3304[18].D[0] (dffre at (9,6))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[18].C[0] (dffre at (9,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 4
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[15].Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[15].D[0] (dffre at (6,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[15].C[0] (dffre at (6,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[15].Q[0] (dffre at (6,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[15].in[2] (.names at (6,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_b[15].out[0] (.names at (6,6))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.131     1.105
$auto$memory_libmap.cc:2266:execute$3304[15].D[0] (dffre at (6,6))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[15].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 5
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[31].Q[0] (dffre at (9,7) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[31].D[0] (dffre at (9,7) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[31].C[0] (dffre at (9,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[31].Q[0] (dffre at (9,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[31].in[2] (.names at (9,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_b[31].out[0] (.names at (9,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.131     1.105
$auto$memory_libmap.cc:2266:execute$3304[31].D[0] (dffre at (9,7))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[31].C[0] (dffre at (9,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 6
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[23].Q[0] (dffre at (6,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[23].D[0] (dffre at (6,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[23].C[0] (dffre at (6,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[23].Q[0] (dffre at (6,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[23].in[2] (.names at (6,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[23].out[0] (.names at (6,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.131     1.105
$auto$memory_libmap.cc:2266:execute$3311[23].D[0] (dffre at (6,7))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[23].C[0] (dffre at (6,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 7
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[13].Q[0] (dffre at (8,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[13].D[0] (dffre at (8,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[13].C[0] (dffre at (8,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[13].Q[0] (dffre at (8,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[13].in[2] (.names at (8,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_b[13].out[0] (.names at (8,6))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.131     1.105
$auto$memory_libmap.cc:2266:execute$3304[13].D[0] (dffre at (8,6))                       0.000     1.105
data arrival time                                                                                  1.105

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[13].C[0] (dffre at (8,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.105
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.354


#Path 8
Startpoint: $auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[4].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[4].in[0] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[4].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.167     1.107
$auto$memory_libmap.cc:2266:execute$3311[4].D[0] (dffre at (5,7))                       0.000     1.107
data arrival time                                                                                 1.107

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[4].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.107
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.356


#Path 9
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[9].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[9].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[9].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[9].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[9].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.144     1.018
rq_a[9].out[0] (.names at (5,6))                                                        0.000     1.018
| (intra 'clb' routing)                                                                 0.131     1.149
$auto$memory_libmap.cc:2266:execute$3311[9].D[0] (dffre at (5,6))                       0.000     1.149
data arrival time                                                                                 1.149

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[9].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.149
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.398


#Path 10
Startpoint: $auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[31].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[31].in[0] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[31].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.210     1.149
$auto$memory_libmap.cc:2266:execute$3311[31].D[0] (dffre at (5,7))                       0.000     1.149
data arrival time                                                                                  1.149

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[31].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.149
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.398


#Path 11
Startpoint: $auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[3].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[3].in[0] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[3].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.210     1.149
$auto$memory_libmap.cc:2266:execute$3311[3].D[0] (dffre at (5,7))                       0.000     1.149
data arrival time                                                                                 1.149

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[3].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.149
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.398


#Path 12
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[1].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[1].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[1].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[1].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[1].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_a[1].out[0] (.names at (3,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.131     1.160
$auto$memory_libmap.cc:2266:execute$3311[1].D[0] (dffre at (3,7))                       0.000     1.160
data arrival time                                                                                 1.160

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[1].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.160
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.409


#Path 13
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[22].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[22].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[22].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[22].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[22].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[22].out[0] (.names at (5,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.131     1.160
$auto$memory_libmap.cc:2266:execute$3311[22].D[0] (dffre at (5,6))                       0.000     1.160
data arrival time                                                                                  1.160

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[22].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.160
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.409


#Path 14
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[1].Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[1].D[0] (dffre at (6,6) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[1].C[0] (dffre at (6,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[1].Q[0] (dffre at (6,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[1].in[1] (.names at (6,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_b[1].out[0] (.names at (6,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.131     1.160
$auto$memory_libmap.cc:2266:execute$3304[1].D[0] (dffre at (6,6))                       0.000     1.160
data arrival time                                                                                 1.160

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[1].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.160
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.409


#Path 15
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[16].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[16].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[16].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[16].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[16].in[1] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[16].out[0] (.names at (5,6))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.221     1.196
$auto$memory_libmap.cc:2266:execute$3311[16].D[0] (dffre at (5,6))                       0.000     1.196
data arrival time                                                                                  1.196

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[16].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.196
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.445


#Path 16
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[26].Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[26].D[0] (dffre at (6,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[26].C[0] (dffre at (6,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[26].Q[0] (dffre at (6,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[26].in[2] (.names at (6,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_b[26].out[0] (.names at (6,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.210     1.239
$auto$memory_libmap.cc:2266:execute$3304[26].D[0] (dffre at (6,6))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[26].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 17
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[20].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[20].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[20].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[20].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[20].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[20].out[0] (.names at (5,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.210     1.239
$auto$memory_libmap.cc:2266:execute$3311[20].D[0] (dffre at (5,6))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[20].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 18
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[19].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[19].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[19].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[19].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[19].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[19].out[0] (.names at (3,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.210     1.239
$auto$memory_libmap.cc:2266:execute$3311[19].D[0] (dffre at (3,7))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[19].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 19
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[24].Q[0] (dffre at (9,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[24].D[0] (dffre at (9,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[24].C[0] (dffre at (9,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[24].Q[0] (dffre at (9,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[24].in[2] (.names at (9,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_b[24].out[0] (.names at (9,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.210     1.239
$auto$memory_libmap.cc:2266:execute$3304[24].D[0] (dffre at (9,6))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[24].C[0] (dffre at (9,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 20
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[7].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[7].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[7].C[0] (dffre at (6,5))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[7].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[7].in[2] (.names at (6,5))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_b[7].out[0] (.names at (6,5))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.210     1.239
$auto$memory_libmap.cc:2266:execute$3304[7].D[0] (dffre at (6,5))                       0.000     1.239
data arrival time                                                                                 1.239

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[7].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.239
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.488


#Path 21
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[4].Q[0] (dffre at (8,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[4].D[0] (dffre at (8,6) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[4].C[0] (dffre at (8,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[4].Q[0] (dffre at (8,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[4].in[2] (.names at (8,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_b[4].out[0] (.names at (8,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.210     1.239
$auto$memory_libmap.cc:2266:execute$3304[4].D[0] (dffre at (8,6))                       0.000     1.239
data arrival time                                                                                 1.239

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[4].C[0] (dffre at (8,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.239
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.488


#Path 22
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[29].Q[0] (dffre at (6,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[29].D[0] (dffre at (6,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[29].C[0] (dffre at (6,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[29].Q[0] (dffre at (6,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[29].in[2] (.names at (6,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[29].out[0] (.names at (6,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.210     1.239
$auto$memory_libmap.cc:2266:execute$3311[29].D[0] (dffre at (6,7))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[29].C[0] (dffre at (6,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 23
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[23].Q[0] (dffre at (9,7) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[23].D[0] (dffre at (9,7) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[23].C[0] (dffre at (9,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[23].Q[0] (dffre at (9,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[23].in[2] (.names at (9,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_b[23].out[0] (.names at (9,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.210     1.239
$auto$memory_libmap.cc:2266:execute$3304[23].D[0] (dffre at (9,7))                       0.000     1.239
data arrival time                                                                                  1.239

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[23].C[0] (dffre at (9,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.239
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.488


#Path 24
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[18].Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[18].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[18].C[0] (dffre at (5,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[18].Q[0] (dffre at (5,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[18].in[2] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[18].out[0] (.names at (5,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.221     1.250
$auto$memory_libmap.cc:2266:execute$3311[18].D[0] (dffre at (5,7))                       0.000     1.250
data arrival time                                                                                  1.250

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[18].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.250
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.499


#Path 25
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[7].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[7].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[7].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[7].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_a[7].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.065     0.939
rq_a[7].out[0] (.names at (3,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                 0.000     0.939
| (OPIN:67746 side: (RIGHT,) (3,7,0)0))                                                 0.000     0.939
| (CHANY:109052 L1 length:1 (3,7,0)-> (3,7,0))                                          0.061     1.000
| (IPIN:67789 side: (RIGHT,) (3,7,0)0))                                                 0.101     1.101
| (intra 'clb' routing)                                                                 0.210     1.311
$auto$memory_libmap.cc:2266:execute$3311[7].D[0] (dffre at (3,7))                       0.000     1.311
data arrival time                                                                                 1.311

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[7].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.311
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.560


#Path 26
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[10].Q[0] (dffre at (8,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[10].D[0] (dffre at (8,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[10].C[0] (dffre at (8,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[10].Q[0] (dffre at (8,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[10].in[2] (.names at (8,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[10].out[0] (.names at (8,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:61533 side: (RIGHT,) (8,6,0)0))                                                  0.000     0.939
| (CHANY:112028 L1 length:1 (8,6,0)-> (8,6,0))                                           0.061     1.000
| (IPIN:61576 side: (RIGHT,) (8,6,0)0))                                                  0.101     1.101
| (intra 'clb' routing)                                                                  0.210     1.311
$auto$memory_libmap.cc:2266:execute$3304[10].D[0] (dffre at (8,6))                       0.000     1.311
data arrival time                                                                                  1.311

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[10].C[0] (dffre at (8,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.311
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.560


#Path 27
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[11].Q[0] (dffre at (9,7) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[11].D[0] (dffre at (9,7) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[11].C[0] (dffre at (9,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[11].Q[0] (dffre at (9,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[11].in[2] (.names at (9,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_b[11].out[0] (.names at (9,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.000     1.029
| (OPIN:68333 side: (TOP,) (9,7,0)0))                                                    0.000     1.029
| (CHANX:105874 L1 length:1 (9,7,0)-> (9,7,0))                                           0.061     1.090
| (IPIN:68360 side: (TOP,) (9,7,0)0))                                                    0.101     1.190
| (intra 'clb' routing)                                                                  0.131     1.322
$auto$memory_libmap.cc:2266:execute$3304[11].D[0] (dffre at (9,7))                       0.000     1.322
data arrival time                                                                                  1.322

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[11].C[0] (dffre at (9,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.322
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.571


#Path 28
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[3].Q[0] (dffre at (9,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[3].D[0] (dffre at (9,6) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[3].C[0] (dffre at (9,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[3].Q[0] (dffre at (9,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[3].in[2] (.names at (9,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_b[3].out[0] (.names at (9,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.000     1.029
| (OPIN:61667 side: (TOP,) (9,6,0)0))                                                   0.000     1.029
| (CHANX:105138 L1 length:1 (9,6,0)-> (9,6,0))                                          0.061     1.090
| (IPIN:61694 side: (TOP,) (9,6,0)0))                                                   0.101     1.190
| (intra 'clb' routing)                                                                 0.131     1.322
$auto$memory_libmap.cc:2266:execute$3304[3].D[0] (dffre at (9,6))                       0.000     1.322
data arrival time                                                                                 1.322

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[3].C[0] (dffre at (9,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.322
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.571


#Path 29
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[15].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[15].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[15].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[15].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[15].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[15].out[0] (.names at (5,6))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:61226 side: (RIGHT,) (5,6,0)0))                                                  0.000     0.973
| (CHANY:110194 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.034
| (CHANX:104885 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.095
| (IPIN:61242 side: (TOP,) (5,6,0)0))                                                    0.101     1.196
| (intra 'clb' routing)                                                                  0.131     1.327
$auto$memory_libmap.cc:2266:execute$3311[15].D[0] (dffre at (5,6))                       0.000     1.327
data arrival time                                                                                  1.327

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[15].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.327
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.576


#Path 30
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[28].Q[0] (dffre at (6,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[28].D[0] (dffre at (6,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[28].C[0] (dffre at (6,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[28].Q[0] (dffre at (6,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[28].in[2] (.names at (6,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[28].out[0] (.names at (6,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:68048 side: (RIGHT,) (6,7,0)0))                                                  0.000     0.939
| (CHANY:110876 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     1.000
| (CHANX:105695 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     1.061
| (IPIN:68080 side: (TOP,) (6,7,0)0))                                                    0.101     1.162
| (intra 'clb' routing)                                                                  0.165     1.327
$auto$memory_libmap.cc:2266:execute$3311[28].D[0] (dffre at (6,7))                       0.000     1.327
data arrival time                                                                                  1.327

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[28].C[0] (dffre at (6,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.327
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.576


#Path 31
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[11].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[11].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[11].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[11].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[11].in[2] (.names at (5,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[11].out[0] (.names at (5,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:61235 side: (RIGHT,) (5,6,0)0))                                                  0.000     0.939
| (CHANY:110212 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.000
| (CHANX:104903 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     1.061
| (IPIN:61251 side: (TOP,) (5,6,0)0))                                                    0.101     1.162
| (intra 'clb' routing)                                                                  0.167     1.329
$auto$memory_libmap.cc:2266:execute$3311[11].D[0] (dffre at (5,6))                       0.000     1.329
data arrival time                                                                                  1.329

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[11].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.329
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.578


#Path 32
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[12].Q[0] (dffre at (8,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[12].D[0] (dffre at (8,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[12].C[0] (dffre at (8,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[12].Q[0] (dffre at (8,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61522 side: (TOP,) (8,6,0)0))                                                    0.000     0.808
| (CHANX:105086 L1 length:1 (8,6,0)-> (8,6,0))                                           0.061     0.869
| (IPIN:61549 side: (TOP,) (8,6,0)0))                                                    0.101     0.970
| (intra 'clb' routing)                                                                  0.066     1.036
rq_b[12].in[2] (.names at (8,6))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                               0.101     1.137
rq_b[12].out[0] (.names at (8,6))                                                        0.000     1.137
| (intra 'clb' routing)                                                                  0.210     1.347
$auto$memory_libmap.cc:2266:execute$3304[12].D[0] (dffre at (8,6))                       0.000     1.347
data arrival time                                                                                  1.347

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[12].C[0] (dffre at (8,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.347
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.596


#Path 33
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[25].Q[0] (dffre at (6,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[25].D[0] (dffre at (6,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[25].C[0] (dffre at (6,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[25].Q[0] (dffre at (6,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[25].in[2] (.names at (6,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.154     1.029
rq_a[25].out[0] (.names at (6,7))                                                        0.000     1.029
| (intra 'clb' routing)                                                                  0.000     1.029
| (OPIN:68031 side: (TOP,) (6,7,0)0))                                                    0.000     1.029
| (CHANX:105682 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     1.090
| (IPIN:68074 side: (TOP,) (6,7,0)0))                                                    0.101     1.190
| (intra 'clb' routing)                                                                  0.165     1.356
$auto$memory_libmap.cc:2266:execute$3311[25].D[0] (dffre at (6,7))                       0.000     1.356
data arrival time                                                                                  1.356

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[25].C[0] (dffre at (6,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.356
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.605


#Path 34
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[6].Q[0] (dffre at (8,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[6].D[0] (dffre at (8,6) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[6].C[0] (dffre at (8,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[6].Q[0] (dffre at (8,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[6].in[2] (.names at (8,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_b[6].out[0] (.names at (8,6))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.000     1.029
| (OPIN:61516 side: (TOP,) (8,6,0)0))                                                   0.000     1.029
| (CHANX:105075 L1 length:1 (8,6,0)-> (8,6,0))                                          0.061     1.090
| (IPIN:61559 side: (TOP,) (8,6,0)0))                                                   0.101     1.190
| (intra 'clb' routing)                                                                 0.165     1.356
$auto$memory_libmap.cc:2266:execute$3304[6].D[0] (dffre at (8,6))                       0.000     1.356
data arrival time                                                                                 1.356

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[6].C[0] (dffre at (8,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.356
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.605


#Path 35
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[2].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[2].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[2].C[0] (dffre at (6,5))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[2].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[2].in[2] (.names at (6,5))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.154     1.029
rq_b[2].out[0] (.names at (6,5))                                                        0.000     1.029
| (intra 'clb' routing)                                                                 0.000     1.029
| (OPIN:53818 side: (TOP,) (6,5,0)0))                                                   0.000     1.029
| (CHANX:104210 L1 length:1 (6,5,0)-> (6,5,0))                                          0.061     1.090
| (IPIN:53861 side: (TOP,) (6,5,0)0))                                                   0.101     1.190
| (intra 'clb' routing)                                                                 0.165     1.356
$auto$memory_libmap.cc:2266:execute$3304[2].D[0] (dffre at (6,5))                       0.000     1.356
data arrival time                                                                                 1.356

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[2].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.356
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.605


#Path 36
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[2].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[2].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[2].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[2].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:67750 side: (RIGHT,) (3,7,0)0))                                                 0.000     0.808
| (CHANY:109060 L1 length:1 (3,7,0)-> (3,7,0))                                          0.061     0.869
| (IPIN:67793 side: (RIGHT,) (3,7,0)0))                                                 0.101     0.970
| (intra 'clb' routing)                                                                 0.066     1.036
rq_a[2].in[2] (.names at (3,7))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                              0.101     1.137
rq_a[2].out[0] (.names at (3,7))                                                        0.000     1.137
| (intra 'clb' routing)                                                                 0.221     1.358
$auto$memory_libmap.cc:2266:execute$3311[2].D[0] (dffre at (3,7))                       0.000     1.358
data arrival time                                                                                 1.358

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[2].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.358
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.607


#Path 37
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[8].Q[0] (dffre at (8,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[8].D[0] (dffre at (8,6) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[8].C[0] (dffre at (8,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[8].Q[0] (dffre at (8,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[8].in[2] (.names at (8,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.101     0.976
rq_b[8].out[0] (.names at (8,6))                                                        0.000     0.976
| (intra 'clb' routing)                                                                 0.000     0.976
| (OPIN:61525 side: (TOP,) (8,6,0)0))                                                   0.000     0.976
| (CHANX:105124 L4 length:3 (8,6,0)-> (10,6,0))                                         0.119     1.094
| (IPIN:61558 side: (TOP,) (8,6,0)0))                                                   0.101     1.195
| (intra 'clb' routing)                                                                 0.165     1.360
$auto$memory_libmap.cc:2266:execute$3304[8].D[0] (dffre at (8,6))                       0.000     1.360
data arrival time                                                                                 1.360

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[8].C[0] (dffre at (8,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.360
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.610


#Path 38
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[0].Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[0].D[0] (dffre at (6,6) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[0].C[0] (dffre at (6,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[0].Q[0] (dffre at (6,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[0].in[2] (.names at (6,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.101     0.976
rq_b[0].out[0] (.names at (6,6))                                                        0.000     0.976
| (intra 'clb' routing)                                                                 0.000     0.976
| (OPIN:61374 side: (TOP,) (6,6,0)0))                                                   0.000     0.976
| (CHANX:104789 L4 length:4 (6,6,0)-> (3,6,0))                                          0.119     1.094
| (IPIN:61407 side: (TOP,) (6,6,0)0))                                                   0.101     1.195
| (intra 'clb' routing)                                                                 0.165     1.360
$auto$memory_libmap.cc:2266:execute$3304[0].D[0] (dffre at (6,6))                       0.000     1.360
data arrival time                                                                                 1.360

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[0].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.360
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.610


#Path 39
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[30].Q[0] (dffre at (6,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[30].D[0] (dffre at (6,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[30].C[0] (dffre at (6,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[30].Q[0] (dffre at (6,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[30].in[2] (.names at (6,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[30].out[0] (.names at (6,7))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
| (OPIN:68040 side: (TOP,) (6,7,0)0))                                                    0.000     0.976
| (CHANX:105541 L4 length:4 (6,7,0)-> (3,7,0))                                           0.119     1.094
| (IPIN:68073 side: (TOP,) (6,7,0)0))                                                    0.101     1.195
| (intra 'clb' routing)                                                                  0.165     1.360
$auto$memory_libmap.cc:2266:execute$3311[30].D[0] (dffre at (6,7))                       0.000     1.360
data arrival time                                                                                  1.360

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[30].C[0] (dffre at (6,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.360
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.610


#Path 40
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[14].Q[0] (dffre at (6,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[14].D[0] (dffre at (6,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[14].C[0] (dffre at (6,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[14].Q[0] (dffre at (6,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:68042 side: (RIGHT,) (6,7,0)0))                                                  0.000     0.808
| (CHANY:110864 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     0.869
| (CHANX:105683 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     0.930
| (IPIN:68058 side: (TOP,) (6,7,0)0))                                                    0.101     1.031
| (intra 'clb' routing)                                                                  0.066     1.097
rq_a[14].in[2] (.names at (6,7))                                                         0.000     1.097
| (primitive '.names' combinational delay)                                               0.101     1.198
rq_a[14].out[0] (.names at (6,7))                                                        0.000     1.198
| (intra 'clb' routing)                                                                  0.165     1.363
$auto$memory_libmap.cc:2266:execute$3311[14].D[0] (dffre at (6,7))                       0.000     1.363
data arrival time                                                                                  1.363

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[14].C[0] (dffre at (6,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.363
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.613


#Path 41
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[22].Q[0] (dffre at (9,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[22].D[0] (dffre at (9,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[22].C[0] (dffre at (9,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[22].Q[0] (dffre at (9,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[22].in[2] (.names at (9,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_b[22].out[0] (.names at (9,6))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.000     1.018
| (OPIN:61672 side: (TOP,) (9,6,0)0))                                                    0.000     1.018
| (CHANX:104989 L4 length:4 (9,6,0)-> (6,6,0))                                           0.119     1.137
| (IPIN:61693 side: (TOP,) (9,6,0)0))                                                    0.101     1.238
| (intra 'clb' routing)                                                                  0.131     1.369
$auto$memory_libmap.cc:2266:execute$3304[22].D[0] (dffre at (9,6))                       0.000     1.369
data arrival time                                                                                  1.369

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[22].C[0] (dffre at (9,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.618


#Path 42
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[25].Q[0] (dffre at (9,7) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[25].D[0] (dffre at (9,7) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[25].C[0] (dffre at (9,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[25].Q[0] (dffre at (9,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[25].in[2] (.names at (9,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_b[25].out[0] (.names at (9,7))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.000     1.018
| (OPIN:68338 side: (TOP,) (9,7,0)0))                                                    0.000     1.018
| (CHANX:105725 L4 length:4 (9,7,0)-> (6,7,0))                                           0.119     1.137
| (IPIN:68367 side: (TOP,) (9,7,0)0))                                                    0.101     1.238
| (intra 'clb' routing)                                                                  0.131     1.369
$auto$memory_libmap.cc:2266:execute$3304[25].D[0] (dffre at (9,7))                       0.000     1.369
data arrival time                                                                                  1.369

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[25].C[0] (dffre at (9,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.618


#Path 43
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[20].Q[0] (dffre at (9,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[20].D[0] (dffre at (9,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[20].C[0] (dffre at (9,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[20].Q[0] (dffre at (9,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[20].in[2] (.names at (9,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[20].out[0] (.names at (9,6))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:61684 side: (RIGHT,) (9,6,0)0))                                                  0.000     0.939
| (CHANY:112636 L1 length:1 (9,6,0)-> (9,6,0))                                           0.061     1.000
| (CHANX:105151 L1 length:1 (9,6,0)-> (9,6,0))                                           0.061     1.061
| (IPIN:61716 side: (TOP,) (9,6,0)0))                                                    0.101     1.162
| (intra 'clb' routing)                                                                  0.210     1.372
$auto$memory_libmap.cc:2266:execute$3304[20].D[0] (dffre at (9,6))                       0.000     1.372
data arrival time                                                                                  1.372

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[20].C[0] (dffre at (9,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.372
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.621


#Path 44
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[12].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[12].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[12].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[12].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[12].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_a[12].out[0] (.names at (3,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:67741 side: (RIGHT,) (3,7,0)0))                                                  0.000     0.973
| (CHANY:109074 L4 length:2 (3,7,0)-> (3,8,0))                                           0.119     1.092
| (CHANX:105495 L1 length:1 (3,7,0)-> (3,7,0))                                           0.061     1.153
| (IPIN:67758 side: (TOP,) (3,7,0)0))                                                    0.101     1.254
| (intra 'clb' routing)                                                                  0.131     1.385
$auto$memory_libmap.cc:2266:execute$3311[12].D[0] (dffre at (3,7))                       0.000     1.385
data arrival time                                                                                  1.385

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[12].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.385
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.634


#Path 45
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[5].Q[0] (dffre at (6,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[5].D[0] (dffre at (6,5) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[5].C[0] (dffre at (6,5))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[5].Q[0] (dffre at (6,5)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.276     1.084
rq_b[5].in[2] (.names at (6,5))                                                         0.000     1.084
| (primitive '.names' combinational delay)                                              0.099     1.183
rq_b[5].out[0] (.names at (6,5))                                                        0.000     1.183
| (intra 'clb' routing)                                                                 0.210     1.393
$auto$memory_libmap.cc:2266:execute$3304[5].D[0] (dffre at (6,5))                       0.000     1.393
data arrival time                                                                                 1.393

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[5].C[0] (dffre at (6,5))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.393
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.642


#Path 46
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[27].Q[0] (dffre at (6,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[27].D[0] (dffre at (6,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[27].C[0] (dffre at (6,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[27].Q[0] (dffre at (6,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[27].in[2] (.names at (6,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[27].out[0] (.names at (6,7))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.000     1.018
| (OPIN:68037 side: (TOP,) (6,7,0)0))                                                    0.000     1.018
| (CHANX:105535 L4 length:4 (6,7,0)-> (3,7,0))                                           0.119     1.137
| (IPIN:68077 side: (TOP,) (6,7,0)0))                                                    0.101     1.238
| (intra 'clb' routing)                                                                  0.165     1.403
$auto$memory_libmap.cc:2266:execute$3311[27].D[0] (dffre at (6,7))                       0.000     1.403
data arrival time                                                                                  1.403

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[27].C[0] (dffre at (6,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.403
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.652


#Path 47
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[10].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[10].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[10].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[10].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[10].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_a[10].out[0] (.names at (3,7))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
| (OPIN:67738 side: (TOP,) (3,7,0)0))                                                    0.000     0.976
| (CHANX:105540 L4 length:4 (3,7,0)-> (6,7,0))                                           0.119     1.094
| (IPIN:67771 side: (TOP,) (3,7,0)0))                                                    0.101     1.195
| (intra 'clb' routing)                                                                  0.210     1.405
$auto$memory_libmap.cc:2266:execute$3311[10].D[0] (dffre at (3,7))                       0.000     1.405
data arrival time                                                                                  1.405

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[10].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.405
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.654


#Path 48
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[21].Q[0] (dffre at (3,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[21].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[21].C[0] (dffre at (3,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[21].Q[0] (dffre at (3,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[21].in[2] (.names at (3,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.144     1.018
rq_a[21].out[0] (.names at (3,7))                                                        0.000     1.018
| (intra 'clb' routing)                                                                  0.000     1.018
| (OPIN:67735 side: (TOP,) (3,7,0)0))                                                    0.000     1.018
| (CHANX:105550 L4 length:4 (3,7,0)-> (6,7,0))                                           0.119     1.137
| (IPIN:67759 side: (TOP,) (3,7,0)0))                                                    0.101     1.238
| (intra 'clb' routing)                                                                  0.167     1.405
$auto$memory_libmap.cc:2266:execute$3311[21].D[0] (dffre at (3,7))                       0.000     1.405
data arrival time                                                                                  1.405

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[21].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.405
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.654


#Path 49
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[27].Q[0] (dffre at (9,7) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[27].D[0] (dffre at (9,7) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[27].C[0] (dffre at (9,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[27].Q[0] (dffre at (9,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[27].in[2] (.names at (9,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_b[27].out[0] (.names at (9,7))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:68345 side: (RIGHT,) (9,7,0)0))                                                  0.000     0.973
| (CHANY:112690 L1 length:1 (9,7,0)-> (9,7,0))                                           0.061     1.034
| (CHANX:105877 L1 length:1 (9,7,0)-> (9,7,0))                                           0.061     1.095
| (IPIN:68377 side: (TOP,) (9,7,0)0))                                                    0.101     1.196
| (intra 'clb' routing)                                                                  0.210     1.406
$auto$memory_libmap.cc:2266:execute$3304[27].D[0] (dffre at (9,7))                       0.000     1.406
data arrival time                                                                                  1.406

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[27].C[0] (dffre at (9,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.406
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.655


#Path 50
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[28].Q[0] (dffre at (9,7) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[28].D[0] (dffre at (9,7) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[28].C[0] (dffre at (9,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[28].Q[0] (dffre at (9,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[28].in[2] (.names at (9,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_b[28].out[0] (.names at (9,7))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
| (OPIN:68342 side: (TOP,) (9,7,0)0))                                                    0.000     0.976
| (CHANX:105908 L4 length:2 (9,7,0)-> (10,7,0))                                          0.119     1.094
| (IPIN:68359 side: (TOP,) (9,7,0)0))                                                    0.101     1.195
| (intra 'clb' routing)                                                                  0.221     1.416
$auto$memory_libmap.cc:2266:execute$3304[28].D[0] (dffre at (9,7))                       0.000     1.416
data arrival time                                                                                  1.416

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[28].C[0] (dffre at (9,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.416
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.665


#Path 51
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[21].Q[0] (dffre at (9,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[21].D[0] (dffre at (9,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[21].C[0] (dffre at (9,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[21].Q[0] (dffre at (9,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[21].in[2] (.names at (9,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.101     0.976
rq_b[21].out[0] (.names at (9,6))                                                        0.000     0.976
| (intra 'clb' routing)                                                                  0.000     0.976
| (OPIN:61676 side: (TOP,) (9,6,0)0))                                                    0.000     0.976
| (CHANX:104997 L4 length:4 (9,6,0)-> (6,6,0))                                           0.119     1.094
| (IPIN:61701 side: (TOP,) (9,6,0)0))                                                    0.101     1.195
| (intra 'clb' routing)                                                                  0.221     1.416
$auto$memory_libmap.cc:2266:execute$3304[21].D[0] (dffre at (9,6))                       0.000     1.416
data arrival time                                                                                  1.416

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[21].C[0] (dffre at (9,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.416
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.665


#Path 52
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[13].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[13].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[13].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[13].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61234 side: (RIGHT,) (5,6,0)0))                                                  0.000     0.808
| (CHANY:110226 L4 length:3 (5,6,0)-> (5,8,0))                                           0.119     0.927
| (CHANX:104887 L1 length:1 (5,6,0)-> (5,6,0))                                           0.061     0.988
| (IPIN:61259 side: (TOP,) (5,6,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_a[13].in[2] (.names at (5,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.099     1.254
rq_a[13].out[0] (.names at (5,6))                                                        0.000     1.254
| (intra 'clb' routing)                                                                  0.167     1.421
$auto$memory_libmap.cc:2266:execute$3311[13].D[0] (dffre at (5,6))                       0.000     1.421
data arrival time                                                                                  1.421

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[13].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.421
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.671


#Path 53
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[9].Q[0] (dffre at (9,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[9].D[0] (dffre at (9,6) clocked by clock1)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[9].C[0] (dffre at (9,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[9].Q[0] (dffre at (9,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                 0.066     0.874
rq_b[9].in[2] (.names at (9,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                              0.099     0.973
rq_b[9].out[0] (.names at (9,6))                                                        0.000     0.973
| (intra 'clb' routing)                                                                 0.000     0.973
| (OPIN:61679 side: (RIGHT,) (9,6,0)0))                                                 0.000     0.973
| (CHANY:112658 L4 length:3 (9,6,0)-> (9,8,0))                                          0.119     1.092
| (CHANX:105143 L1 length:1 (9,6,0)-> (9,6,0))                                          0.061     1.153
| (IPIN:61712 side: (TOP,) (9,6,0)0))                                                   0.101     1.254
| (intra 'clb' routing)                                                                 0.210     1.464
$auto$memory_libmap.cc:2266:execute$3304[9].D[0] (dffre at (9,6))                       0.000     1.464
data arrival time                                                                                 1.464

clock clock1 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[9].C[0] (dffre at (9,6))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.464
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.713


#Path 54
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[30].Q[0] (dffre at (9,7) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[30].D[0] (dffre at (9,7) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[30].C[0] (dffre at (9,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[30].Q[0] (dffre at (9,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[30].in[2] (.names at (9,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_b[30].out[0] (.names at (9,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:68350 side: (RIGHT,) (9,7,0)0))                                                  0.000     0.939
| (CHANY:112732 L4 length:2 (9,7,0)-> (9,8,0))                                           0.119     1.058
| (CHANX:105717 L4 length:4 (9,7,0)-> (6,7,0))                                           0.119     1.177
| (IPIN:68375 side: (TOP,) (9,7,0)0))                                                    0.101     1.278
| (intra 'clb' routing)                                                                  0.210     1.488
$auto$memory_libmap.cc:2266:execute$3304[30].D[0] (dffre at (9,7))                       0.000     1.488
data arrival time                                                                                  1.488

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[30].C[0] (dffre at (9,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.488
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.737


#Path 55
Startpoint: $auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[17].D[0] (dffre at (5,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_a[17].in[0] (.names at (5,7))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.065     0.939
rq_a[17].out[0] (.names at (5,7))                                                        0.000     0.939
| (intra 'clb' routing)                                                                  0.000     0.939
| (OPIN:67901 side: (RIGHT,) (5,7,0)0))                                                  0.000     0.939
| (CHANY:110308 L4 length:2 (5,7,0)-> (5,8,0))                                           0.119     1.058
| (CHANX:105485 L4 length:4 (5,7,0)-> (2,7,0))                                           0.119     1.177
| (IPIN:67906 side: (TOP,) (5,7,0)0))                                                    0.101     1.278
| (intra 'clb' routing)                                                                  0.221     1.498
$auto$memory_libmap.cc:2266:execute$3311[17].D[0] (dffre at (5,7))                       0.000     1.498
data arrival time                                                                                  1.498

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[17].C[0] (dffre at (5,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.498
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.748


#Path 56
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[19].Q[0] (dffre at (8,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[19].D[0] (dffre at (8,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[19].C[0] (dffre at (8,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[19].Q[0] (dffre at (8,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.066     0.874
rq_b[19].in[2] (.names at (8,6))                                                         0.000     0.874
| (primitive '.names' combinational delay)                                               0.099     0.973
rq_b[19].out[0] (.names at (8,6))                                                        0.000     0.973
| (intra 'clb' routing)                                                                  0.000     0.973
| (OPIN:61528 side: (RIGHT,) (8,6,0)0))                                                  0.000     0.973
| (CHANY:112066 L4 length:3 (8,6,0)-> (8,8,0))                                           0.119     1.092
| (CHANX:104935 L4 length:4 (8,6,0)-> (5,6,0))                                           0.119     1.211
| (IPIN:61546 side: (TOP,) (8,6,0)0))                                                    0.101     1.312
| (intra 'clb' routing)                                                                  0.221     1.533
$auto$memory_libmap.cc:2266:execute$3304[19].D[0] (dffre at (8,6))                       0.000     1.533
data arrival time                                                                                  1.533

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[19].C[0] (dffre at (8,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.533
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.782


#Path 57
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[26].Q[0] (dffre at (6,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[26].D[0] (dffre at (6,7) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[26].C[0] (dffre at (6,7))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[26].Q[0] (dffre at (6,7)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:68051 side: (RIGHT,) (6,7,0)0))                                                  0.000     0.808
| (CHANY:110898 L4 length:2 (6,7,0)-> (6,8,0))                                           0.119     0.927
| (CHANX:105687 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     0.988
| (IPIN:68076 side: (TOP,) (6,7,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_a[26].in[2] (.names at (6,7))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.099     1.254
rq_a[26].out[0] (.names at (6,7))                                                        0.000     1.254
| (intra 'clb' routing)                                                                  0.000     1.254
| (OPIN:68052 side: (RIGHT,) (6,7,0)0))                                                  0.000     1.254
| (CHANY:110884 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     1.315
| (CHANX:105703 L1 length:1 (6,7,0)-> (6,7,0))                                           0.061     1.376
| (IPIN:68068 side: (TOP,) (6,7,0)0))                                                    0.101     1.477
| (intra 'clb' routing)                                                                  0.131     1.608
$auto$memory_libmap.cc:2266:execute$3311[26].D[0] (dffre at (6,7))                       0.000     1.608
data arrival time                                                                                  1.608

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[26].C[0] (dffre at (6,7))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.608
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.857


#Path 58
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[10] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[29].D[0] (dffre at (9,7) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.779
| (primitive 'RS_TDP36K' Tcq_min)                                                                              0.031     0.810
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.810
| (intra 'bram' routing)                                                                                       0.000     0.810
| (OPIN:54440 side: (TOP,) (7,6,0)0))                                                                          0.000     0.810
| (CHANX:105060 L4 length:4 (7,6,0)-> (10,6,0))                                                                0.119     0.929
| (CHANY:112688 L1 length:1 (9,7,0)-> (9,7,0))                                                                 0.061     0.990
| (IPIN:68403 side: (RIGHT,) (9,7,0)0))                                                                        0.101     1.091
| (intra 'clb' routing)                                                                                        0.066     1.157
rq_b[29].in[1] (.names at (9,7))                                                                               0.000     1.157
| (primitive '.names' combinational delay)                                                                     0.065     1.222
rq_b[29].out[0] (.names at (9,7))                                                                              0.000     1.222
| (intra 'clb' routing)                                                                                        0.000     1.222
| (OPIN:68354 side: (RIGHT,) (9,7,0)0))                                                                        0.000     1.222
| (CHANY:112708 L1 length:1 (9,7,0)-> (9,7,0))                                                                 0.061     1.283
| (CHANX:105895 L1 length:1 (9,7,0)-> (9,7,0))                                                                 0.061     1.344
| (IPIN:68370 side: (TOP,) (9,7,0)0))                                                                          0.101     1.445
| (intra 'clb' routing)                                                                                        0.167     1.612
$auto$memory_libmap.cc:2266:execute$3304[29].D[0] (dffre at (9,7))                                             0.000     1.612
data arrival time                                                                                                        1.612

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'clb' routing)                                                                                        0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[29].C[0] (dffre at (9,7))                                             0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                -0.028     0.751
data required time                                                                                                       0.751
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.751
data arrival time                                                                                                        1.612
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              0.861


#Path 59
Startpoint: $auto$memory_libmap.cc:2266:execute$3304[17].Q[0] (dffre at (8,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[17].D[0] (dffre at (8,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[17].C[0] (dffre at (8,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3304[17].Q[0] (dffre at (8,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61536 side: (RIGHT,) (8,6,0)0))                                                  0.000     0.808
| (CHANY:112034 L1 length:1 (8,6,0)-> (8,6,0))                                           0.061     0.869
| (IPIN:61579 side: (RIGHT,) (8,6,0)0))                                                  0.101     0.970
| (intra 'clb' routing)                                                                  0.066     1.036
rq_b[17].in[2] (.names at (8,6))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                               0.144     1.180
rq_b[17].out[0] (.names at (8,6))                                                        0.000     1.180
| (intra 'clb' routing)                                                                  0.000     1.180
| (OPIN:61537 side: (RIGHT,) (8,6,0)0))                                                  0.000     1.180
| (CHANY:112036 L1 length:1 (8,6,0)-> (8,6,0))                                           0.061     1.241
| (CHANX:105095 L1 length:1 (8,6,0)-> (8,6,0))                                           0.061     1.302
| (IPIN:61553 side: (TOP,) (8,6,0)0))                                                    0.101     1.402
| (intra 'clb' routing)                                                                  0.221     1.623
$auto$memory_libmap.cc:2266:execute$3304[17].D[0] (dffre at (8,6))                       0.000     1.623
data arrival time                                                                                  1.623

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[17].C[0] (dffre at (8,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.623
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.872


#Path 60
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[16].D[0] (dffre at (9,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                                  0.000     0.808
| (CHANY:110814 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     0.869
| (CHANX:105054 L4 length:4 (7,6,0)-> (10,6,0))                                          0.119     0.988
| (IPIN:61699 side: (TOP,) (9,6,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[16].in[0] (.names at (9,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.154     1.309
rq_b[16].out[0] (.names at (9,6))                                                        0.000     1.309
| (intra 'clb' routing)                                                                  0.000     1.309
| (OPIN:61688 side: (RIGHT,) (9,6,0)0))                                                  0.000     1.309
| (CHANY:112644 L1 length:1 (9,6,0)-> (9,6,0))                                           0.061     1.370
| (CHANX:105159 L1 length:1 (9,6,0)-> (9,6,0))                                           0.061     1.431
| (IPIN:61704 side: (TOP,) (9,6,0)0))                                                    0.101     1.532
| (intra 'clb' routing)                                                                  0.167     1.699
$auto$memory_libmap.cc:2266:execute$3304[16].D[0] (dffre at (9,6))                       0.000     1.699
data arrival time                                                                                  1.699

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[16].C[0] (dffre at (9,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.699
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.949


#Path 61
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[14].D[0] (dffre at (6,6) clocked by clock1)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                           0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]         0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61383 side: (RIGHT,) (6,6,0)0))                                                  0.000     0.808
| (CHANY:110862 L4 length:3 (6,6,0)-> (6,8,0))                                           0.119     0.927
| (CHANX:104971 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     0.988
| (IPIN:61404 side: (TOP,) (6,6,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_b[14].in[0] (.names at (6,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.144     1.299
rq_b[14].out[0] (.names at (6,6))                                                        0.000     1.299
| (intra 'clb' routing)                                                                  0.000     1.299
| (OPIN:61386 side: (RIGHT,) (6,6,0)0))                                                  0.000     1.299
| (CHANY:110836 L4 length:3 (6,6,0)-> (6,8,0))                                           0.119     1.417
| (CHANX:104957 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     1.478
| (IPIN:61397 side: (TOP,) (6,6,0)0))                                                    0.101     1.579
| (intra 'clb' routing)                                                                  0.167     1.747
$auto$memory_libmap.cc:2266:execute$3304[14].D[0] (dffre at (6,6))                       0.000     1.747
data arrival time                                                                                  1.747

clock clock1 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3304[14].C[0] (dffre at (6,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.747
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.996


#Path 62
Startpoint: $auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[6].D[0] (dffre at (3,7) clocked by clock0)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                          0.000     0.779
| (primitive 'dffre' Tcq_min)                                                           0.029     0.808
$auto$memory_libmap.cc:2267:execute$3312.Q[0] (dffre at (5,7)) [clock-to-output]        0.000     0.808
| (intra 'clb' routing)                                                                 0.000     0.808
| (OPIN:67898 side: (RIGHT,) (5,7,0)0))                                                 0.000     0.808
| (CHANY:110270 L1 length:1 (5,7,0)-> (5,7,0))                                          0.061     0.869
| (IPIN:67941 side: (RIGHT,) (5,7,0)0))                                                 0.101     0.970
| (intra 'clb' routing)                                                                 0.066     1.036
rq_a[6].in[0] (.names at (5,7))                                                         0.000     1.036
| (primitive '.names' combinational delay)                                              0.144     1.180
rq_a[6].out[0] (.names at (5,7))                                                        0.000     1.180
| (intra 'clb' routing)                                                                 0.000     1.180
| (OPIN:67895 side: (RIGHT,) (5,7,0)0))                                                 0.000     1.180
| (CHANY:110265 L1 length:1 (5,7,0)-> (5,7,0))                                          0.061     1.241
| (CHANX:104745 L4 length:4 (5,6,0)-> (2,6,0))                                          0.119     1.360
| (CHANY:109050 L1 length:1 (3,7,0)-> (3,7,0))                                          0.061     1.421
| (CHANX:105501 L1 length:1 (3,7,0)-> (3,7,0))                                          0.061     1.481
| (IPIN:67777 side: (TOP,) (3,7,0)0))                                                   0.101     1.582
| (intra 'clb' routing)                                                                 0.165     1.747
$auto$memory_libmap.cc:2266:execute$3311[6].D[0] (dffre at (3,7))                       0.000     1.747
data arrival time                                                                                 1.747

clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                       0.000     0.000
| (intra 'io' routing)                                                                  0.779     0.779
| (inter-block routing:global net)                                                      0.000     0.779
| (intra 'clb' routing)                                                                 0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[6].C[0] (dffre at (3,7))                       0.000     0.779
clock uncertainty                                                                       0.000     0.779
cell hold time                                                                         -0.028     0.751
data required time                                                                                0.751
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.751
data arrival time                                                                                 1.747
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.997


#Path 63
Startpoint: wd_a[15].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[15].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87212 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110773 L4 length:4 (6,8,0)-> (6,5,0))                                                                 0.119     1.898
| (CHANX:104288 L1 length:1 (7,5,0)-> (7,5,0))                                                                 0.061     1.959
| (IPIN:54486 side: (TOP,) (7,5,0)0))                                                                          0.101     2.060
| (intra 'bram' routing)                                                                                       0.000     2.060
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[14] (RS_TDP36K at (7,5))                       0.000     2.060
data arrival time                                                                                                        2.060

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.060
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.040


#Path 64
Startpoint: wd_a[10].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[10].inpad[0] (.input at (6,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87159 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106430 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.840
| (CHANY:110941 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.901
| (CHANX:105758 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     1.962
| (IPIN:54693 side: (TOP,) (7,7,0)0))                                                                         0.101     2.063
| (intra 'bram' routing)                                                                                      0.000     2.063
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[9] (RS_TDP36K at (7,5))                       0.000     2.063
data arrival time                                                                                                       2.063

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.063
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.043


#Path 65
Startpoint: wd_a[0].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[0].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84333 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110237 L4 length:3 (5,8,0)-> (5,6,0))                                                                0.119     1.898
| (CHANX:104254 L4 length:4 (6,5,0)-> (9,5,0))                                                                0.119     2.017
| (IPIN:54483 side: (TOP,) (7,5,0)0))                                                                         0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[0] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.098


#Path 66
Startpoint: wd_a[16].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[15] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[16].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87213 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110861 L4 length:3 (6,8,0)-> (6,6,0))                                                                 0.119     1.898
| (CHANX:104334 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     2.017
| (IPIN:54490 side: (TOP,) (7,5,0)0))                                                                          0.101     2.118
| (intra 'bram' routing)                                                                                       0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[15] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                        2.118

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.118
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.098


#Path 67
Startpoint: wd_a[12].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[12].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87161 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106466 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     1.898
| (CHANY:111383 L4 length:4 (7,8,0)-> (7,5,0))                                                                 0.119     2.017
| (IPIN:54784 side: (RIGHT,) (7,7,0)0))                                                                        0.101     2.118
| (intra 'bram' routing)                                                                                       0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[11] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                        2.118

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.118
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.098


#Path 68
Startpoint: wd_a[25].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[7] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[25].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92918 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106557 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.840
| (CHANY:111405 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     1.959
| (IPIN:54641 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.060
| (intra 'bram' routing)                                                                                      0.000     2.060
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[7] (RS_TDP36K at (7,5))                       0.000     2.060
data arrival time                                                                                                       2.060

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.168     0.947
data required time                                                                                                      0.947
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.947
data arrival time                                                                                                       2.060
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.113


#Path 69
Startpoint: wd_a[21].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[3] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[21].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92914 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106549 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.840
| (CHANY:111407 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     1.959
| (IPIN:54528 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.060
| (intra 'bram' routing)                                                                                      0.000     2.060
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[3] (RS_TDP36K at (7,5))                       0.000     2.060
data arrival time                                                                                                       2.060

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.168     0.947
data required time                                                                                                      0.947
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.947
data arrival time                                                                                                       2.060
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.113


#Path 70
Startpoint: addr_b[0].inpad[0] (.input at (10,3) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[0].inpad[0] (.input at (10,3))                                                                        0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:41950 side: (TOP,) (10,3,0)0))                                                                       0.000     1.779
| (CHANX:102845 L4 length:4 (10,3,0)-> (7,3,0))                                                              0.119     1.898
| (CHANY:111320 L4 length:4 (7,4,0)-> (7,7,0))                                                               0.119     2.017
| (IPIN:54633 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.118
| (intra 'bram' routing)                                                                                     0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[5] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                      2.118

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.118
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.127


#Path 71
Startpoint: wd_a[9].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[9].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:87158 side: (TOP,) (6,8,0)0))                                                                         0.000     1.779
| (CHANX:106476 L4 length:4 (6,8,0)-> (9,8,0))                                                                0.119     1.898
| (CHANY:111581 L4 length:1 (7,8,0)-> (7,8,0))                                                                0.119     2.017
| (CHANX:105765 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.078
| (IPIN:54680 side: (TOP,) (7,7,0)0))                                                                         0.101     2.179
| (intra 'bram' routing)                                                                                      0.000     2.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[8] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                       2.179

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.179
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.159


#Path 72
Startpoint: wd_a[8].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[8].inpad[0] (.input at (6,8))                                                                             0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87157 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106458 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     1.898
| (CHANY:111377 L4 length:4 (7,8,0)-> (7,5,0))                                                                 0.119     2.017
| (CHANX:105011 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     2.078
| (IPIN:54597 side: (TOP,) (7,6,0)0))                                                                          0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[16] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.159


#Path 73
Startpoint: wd_a[17].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[17] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[17].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87214 side: (RIGHT,) (6,8,0)0))                                                                        0.000     1.779
| (CHANY:110897 L4 length:2 (6,8,0)-> (6,7,0))                                                                 0.119     1.898
| (CHANY:110869 L1 length:1 (6,7,0)-> (6,7,0))                                                                 0.061     1.959
| (CHANX:105014 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     2.020
| (CHANY:111413 L1 length:1 (7,6,0)-> (7,6,0))                                                                 0.061     2.081
| (IPIN:54625 side: (RIGHT,) (7,6,0)0))                                                                        0.101     2.182
| (intra 'bram' routing)                                                                                       0.000     2.182
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[17] (RS_TDP36K at (7,5))                       0.000     2.182
data arrival time                                                                                                        2.182

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.182
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.162


#Path 74
Startpoint: wd_a[19].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[1] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[19].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92912 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106401 L4 length:4 (8,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANY:111381 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.017
| (IPIN:54516 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[1] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.168     0.947
data required time                                                                                                      0.947
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.947
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.171


#Path 75
Startpoint: $auto$memory_libmap.cc:2266:execute$3311[24].Q[0] (dffre at (5,6) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3311[24].D[0] (dffre at (5,6) clocked by clock0)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[24].C[0] (dffre at (5,6))                       0.000     0.779
| (primitive 'dffre' Tcq_min)                                                            0.029     0.808
$auto$memory_libmap.cc:2266:execute$3311[24].Q[0] (dffre at (5,6)) [clock-to-output]     0.000     0.808
| (intra 'clb' routing)                                                                  0.000     0.808
| (OPIN:61228 side: (RIGHT,) (5,6,0)0))                                                  0.000     0.808
| (CHANY:110246 L4 length:3 (5,6,0)-> (5,8,0))                                           0.119     0.927
| (CHANX:104946 L1 length:1 (6,6,0)-> (6,6,0))                                           0.061     0.988
| (IPIN:61408 side: (TOP,) (6,6,0)0))                                                    0.101     1.089
| (intra 'clb' routing)                                                                  0.066     1.155
rq_a[24].in[2] (.names at (6,6))                                                         0.000     1.155
| (primitive '.names' combinational delay)                                               0.144     1.299
rq_a[24].out[0] (.names at (6,6))                                                        0.000     1.299
| (intra 'clb' routing)                                                                  0.000     1.299
| (OPIN:61376 side: (RIGHT,) (6,6,0)0))                                                  0.000     1.299
| (CHANY:110657 L4 length:4 (6,6,0)-> (6,3,0))                                           0.119     1.417
| (CHANX:104065 L4 length:4 (6,5,0)-> (3,5,0))                                           0.119     1.536
| (CHANY:110240 L4 length:3 (5,6,0)-> (5,8,0))                                           0.119     1.655
| (IPIN:61268 side: (RIGHT,) (5,6,0)0))                                                  0.101     1.756
| (intra 'clb' routing)                                                                  0.167     1.923
$auto$memory_libmap.cc:2266:execute$3311[24].D[0] (dffre at (5,6))                       0.000     1.923
data arrival time                                                                                  1.923

clock clock0 (rise edge)                                                                 0.000     0.000
clock source latency                                                                     0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                        0.000     0.000
| (intra 'io' routing)                                                                   0.779     0.779
| (inter-block routing:global net)                                                       0.000     0.779
| (intra 'clb' routing)                                                                  0.000     0.779
$auto$memory_libmap.cc:2266:execute$3311[24].C[0] (dffre at (5,6))                       0.000     0.779
clock uncertainty                                                                        0.000     0.779
cell hold time                                                                          -0.028     0.751
data required time                                                                                 0.751
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.751
data arrival time                                                                                  1.923
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        1.172


#Path 76
Startpoint: wd_a[26].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[16] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[26].inpad[0] (.input at (8,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:92919 side: (TOP,) (8,8,0)0))                                                                          0.000     1.779
| (CHANX:106558 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     1.840
| (CHANY:112157 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     1.901
| (CHANX:105669 L4 length:4 (8,7,0)-> (5,7,0))                                                                 0.119     2.020
| (IPIN:54671 side: (TOP,) (7,7,0)0))                                                                          0.101     2.121
| (intra 'bram' routing)                                                                                       0.000     2.121
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[16] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                        2.121

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.168     0.947
data required time                                                                                                       0.947
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.947
data arrival time                                                                                                        2.121
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.174


#Path 77
Startpoint: wd_a[20].inpad[0] (.input at (8,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[2] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[20].inpad[0] (.input at (8,8))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:92913 side: (TOP,) (8,8,0)0))                                                                         0.000     1.779
| (CHANX:106547 L1 length:1 (8,8,0)-> (8,8,0))                                                                0.061     1.840
| (CHANY:111471 L4 length:3 (7,8,0)-> (7,6,0))                                                                0.119     1.959
| (CHANX:104275 L1 length:1 (7,5,0)-> (7,5,0))                                                                0.061     2.020
| (IPIN:54479 side: (TOP,) (7,5,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B2[2] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.168     0.947
data required time                                                                                                      0.947
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.947
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.174


#Path 78
Startpoint: addr_b[3].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[3].inpad[0] (.input at (10,5))                                                                        0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:56540 side: (TOP,) (10,5,0)0))                                                                       0.000     1.779
| (CHANX:104309 L4 length:4 (10,5,0)-> (7,5,0))                                                              0.119     1.898
| (CHANY:110834 L4 length:3 (6,6,0)-> (6,8,0))                                                               0.119     2.017
| (CHANX:105752 L1 length:1 (7,7,0)-> (7,7,0))                                                               0.061     2.078
| (IPIN:54674 side: (TOP,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                     0.000     2.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[8] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                      2.179

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.179
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.188


#Path 79
Startpoint: wd_b[19].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_A2[1] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[19].inpad[0] (.input at (10,5))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:56542 side: (TOP,) (10,5,0)0))                                                                        0.000     1.779
| (CHANX:104449 L4 length:2 (10,5,0)-> (9,5,0))                                                               0.119     1.898
| (CHANX:104261 L4 length:4 (9,5,0)-> (6,5,0))                                                                0.119     2.017
| (IPIN:54496 side: (TOP,) (7,5,0)0))                                                                         0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_A2[1] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.144     0.924
data required time                                                                                                      0.924
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.924
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.194


#Path 80
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B2[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111447 L4 length:3 (7,8,0)-> (7,6,0))                                                                0.119     2.017
| (IPIN:54785 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B2[12] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.205


#Path 81
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B2[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84282 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106404 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111385 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.017
| (IPIN:54788 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B2[13] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.205


#Path 82
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B2[11] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84280 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106384 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:110931 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.959
| (CHANX:105748 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54688 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B2[11] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.133     0.913
data required time                                                                                                      0.913
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.913
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 83
Startpoint: addr_a[8].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[8].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84282 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106404 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111385 L4 length:4 (7,8,0)-> (7,5,0))                                                                0.119     2.017
| (IPIN:54788 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[13] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 84
Startpoint: addr_a[7].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[7].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84281 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106402 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111447 L4 length:3 (7,8,0)-> (7,6,0))                                                                0.119     2.017
| (IPIN:54777 side: (RIGHT,) (7,7,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[12] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.208


#Path 85
Startpoint: addr_a[6].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[6].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84280 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106384 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:110931 L1 length:1 (6,8,0)-> (6,8,0))                                                                0.061     1.959
| (CHANX:105748 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.020
| (IPIN:54688 side: (TOP,) (7,7,0)0))                                                                         0.101     2.121
| (intra 'bram' routing)                                                                                      0.000     2.121
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[11] (RS_TDP36K at (7,5))                       0.000     2.121
data arrival time                                                                                                       2.121

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.121
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.211


#Path 86
Startpoint: addr_b[0].inpad[0] (.input at (10,3) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A2[5] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[0].inpad[0] (.input at (10,3))                                                                        0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:41950 side: (TOP,) (10,3,0)0))                                                                       0.000     1.779
| (CHANX:102845 L4 length:4 (10,3,0)-> (7,3,0))                                                              0.119     1.898
| (CHANY:111320 L4 length:4 (7,4,0)-> (7,7,0))                                                               0.119     2.017
| (IPIN:54633 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.118
| (intra 'bram' routing)                                                                                     0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A2[5] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                      2.118

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.125     0.905
data required time                                                                                                     0.905
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.905
data arrival time                                                                                                      2.118
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.213


#Path 87
Startpoint: wd_a[14].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[14].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87163 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106470 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     1.898
| (CHANY:110841 L4 length:3 (6,8,0)-> (6,6,0))                                                                 0.119     2.017
| (CHANX:104314 L4 length:4 (7,5,0)-> (10,5,0))                                                                0.119     2.136
| (IPIN:54498 side: (TOP,) (7,5,0)0))                                                                          0.101     2.237
| (intra 'bram' routing)                                                                                       0.000     2.237
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[13] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                        2.237

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.237
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.217


#Path 88
Startpoint: wd_a[2].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_a[2].inpad[0] (.input at (5,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84335 side: (RIGHT,) (5,8,0)0))                                                                       0.000     1.779
| (CHANY:110369 L4 length:1 (5,8,0)-> (5,8,0))                                                                0.119     1.898
| (CHANX:105730 L4 length:4 (6,7,0)-> (9,7,0))                                                                0.119     2.017
| (CHANY:111337 L4 length:4 (7,7,0)-> (7,4,0))                                                                0.119     2.136
| (IPIN:54523 side: (RIGHT,) (7,5,0)0))                                                                       0.101     2.237
| (intra 'bram' routing)                                                                                      0.000     2.237
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[2] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                       2.237

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.241     1.020
data required time                                                                                                      1.020
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -1.020
data arrival time                                                                                                       2.237
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.217


#Path 89
Startpoint: wd_b[5].inpad[0] (.input at (10,3) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[5].inpad[0] (.input at (10,3))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:41951 side: (TOP,) (10,3,0)0))                                                                        0.000     1.779
| (CHANX:102917 L4 length:3 (10,3,0)-> (8,3,0))                                                               0.119     1.898
| (CHANY:111330 L4 length:4 (7,4,0)-> (7,7,0))                                                                0.119     2.017
| (IPIN:54629 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_A1[5] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.240


#Path 90
Startpoint: wd_b[7].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
wd_b[7].inpad[0] (.input at (10,5))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:56541 side: (TOP,) (10,5,0)0))                                                                        0.000     1.779
| (CHANX:104389 L4 length:3 (10,5,0)-> (8,5,0))                                                               0.119     1.898
| (CHANY:111458 L4 length:3 (7,6,0)-> (7,8,0))                                                                0.119     2.017
| (IPIN:54643 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.118
| (intra 'bram' routing)                                                                                      0.000     2.118
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_A1[7] (RS_TDP36K at (7,5))                       0.000     2.118
data arrival time                                                                                                       2.118

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.099     0.878
data required time                                                                                                      0.878
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.878
data arrival time                                                                                                       2.118
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.240


#Path 91
Startpoint: addr_b[4].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[4].inpad[0] (.input at (10,5))                                                                        0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:56557 side: (RIGHT,) (10,5,0)0))                                                                     0.000     1.779
| (CHANY:113226 L4 length:4 (10,5,0)-> (10,8,0))                                                             0.119     1.898
| (CHANX:106541 L4 length:4 (10,8,0)-> (7,8,0))                                                              0.119     2.017
| (CHANY:111391 L4 length:4 (7,8,0)-> (7,5,0))                                                               0.119     2.136
| (IPIN:54776 side: (RIGHT,) (7,7,0)0))                                                                      0.101     2.237
| (intra 'bram' routing)                                                                                     0.000     2.237
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[9] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                      2.237

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.237
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.245


#Path 92
Startpoint: addr_b[2].inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[2].inpad[0] (.input at (10,4))                                                                        0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:48628 side: (RIGHT,) (10,4,0)0))                                                                     0.000     1.779
| (CHANY:112919 L4 length:4 (10,4,0)-> (10,1,0))                                                             0.119     1.898
| (CHANX:102165 L4 length:3 (10,2,0)-> (8,2,0))                                                              0.119     2.017
| (CHANY:111250 L4 length:4 (7,3,0)-> (7,6,0))                                                               0.119     2.136
| (IPIN:54646 side: (RIGHT,) (7,6,0)0))                                                                      0.101     2.237
| (intra 'bram' routing)                                                                                     0.000     2.237
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[7] (RS_TDP36K at (7,5))                       0.000     2.237
data arrival time                                                                                                      2.237

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.212     0.991
data required time                                                                                                     0.991
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.991
data arrival time                                                                                                      2.237
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.245


#Path 93
Startpoint: addr_b[8].inpad[0] (.input at (5,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_b[8].inpad[0] (.input at (5,1))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:12966 side: (TOP,) (5,1,0)0))                                                                         0.000     1.779
| (CHANX:101213 L1 length:1 (5,1,0)-> (5,1,0))                                                                0.061     1.840
| (CHANY:109338 L1 length:1 (4,2,0)-> (4,2,0))                                                                0.061     1.901
| (CHANX:101986 L4 length:4 (5,2,0)-> (8,2,0))                                                                0.119     2.020
| (CHANY:111274 L4 length:4 (7,3,0)-> (7,6,0))                                                                0.119     2.139
| (IPIN:54638 side: (RIGHT,) (7,6,0)0))                                                                       0.101     2.240
| (intra 'bram' routing)                                                                                      0.000     2.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A1[13] (RS_TDP36K at (7,5))                       0.000     2.240
data arrival time                                                                                                       2.240

clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.212     0.991
data required time                                                                                                      0.991
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.991
data arrival time                                                                                                       2.240
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.249


#Path 94
Startpoint: wd_b[30].inpad[0] (.input at (10,4) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_A2[11] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_b[30].inpad[0] (.input at (10,4))                                                                           0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:48631 side: (RIGHT,) (10,4,0)0))                                                                       0.000     1.779
| (CHANY:113111 L1 length:1 (10,4,0)-> (10,4,0))                                                               0.061     1.840
| (CHANX:102927 L4 length:3 (10,3,0)-> (8,3,0))                                                                0.119     1.959
| (CHANY:111340 L4 length:4 (7,4,0)-> (7,7,0))                                                                 0.119     2.078
| (IPIN:54790 side: (RIGHT,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                       0.000     2.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_A2[11] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                        2.179

clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.144     0.924
data required time                                                                                                       0.924
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -0.924
data arrival time                                                                                                        2.179
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.255


#Path 95
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B2[8] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84277 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106203 L4 length:4 (5,8,0)-> (2,8,0))                                                               0.119     1.898
| (CHANY:109743 L1 length:1 (4,8,0)-> (4,8,0))                                                               0.061     1.959
| (CHANX:105648 L4 length:4 (5,7,0)-> (8,7,0))                                                               0.119     2.078
| (IPIN:54672 side: (TOP,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                     0.000     2.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B2[8] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                      2.179

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.133     0.913
data required time                                                                                                     0.913
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.913
data arrival time                                                                                                      2.179
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.266


#Path 96
Startpoint: addr_a[3].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_a[3].inpad[0] (.input at (5,8))                                                                         0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:84277 side: (TOP,) (5,8,0)0))                                                                        0.000     1.779
| (CHANX:106203 L4 length:4 (5,8,0)-> (2,8,0))                                                               0.119     1.898
| (CHANY:109743 L1 length:1 (4,8,0)-> (4,8,0))                                                               0.061     1.959
| (CHANX:105648 L4 length:4 (5,7,0)-> (8,7,0))                                                               0.119     2.078
| (IPIN:54672 side: (TOP,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                     0.000     2.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[8] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                      2.179

clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.130     0.910
data required time                                                                                                     0.910
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.910
data arrival time                                                                                                      2.179
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.269


#Path 97
Startpoint: addr_a[9].inpad[0] (.input at (5,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
input external delay                                                                                          1.000     1.000
addr_a[9].inpad[0] (.input at (5,8))                                                                          0.000     1.000
| (intra 'io' routing)                                                                                        0.779     1.779
| (OPIN:84283 side: (TOP,) (5,8,0)0))                                                                         0.000     1.779
| (CHANX:106406 L4 length:4 (5,8,0)-> (8,8,0))                                                                0.119     1.898
| (CHANY:111577 L4 length:1 (7,8,0)-> (7,8,0))                                                                0.119     2.017
| (CHANX:105769 L1 length:1 (7,7,0)-> (7,7,0))                                                                0.061     2.078
| (IPIN:54682 side: (TOP,) (7,7,0)0))                                                                         0.101     2.179
| (intra 'bram' routing)                                                                                      0.000     2.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_B1[14] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                       2.179

clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.779     0.779
| (inter-block routing:global net)                                                                            0.000     0.779
| (intra 'bram' routing)                                                                                      0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.779
clock uncertainty                                                                                             0.000     0.779
cell hold time                                                                                                0.130     0.910
data required time                                                                                                      0.910
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                     -0.910
data arrival time                                                                                                       2.179
-----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                             1.269


#Path 98
Startpoint: addr_b[3].inpad[0] (.input at (10,5) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A2[8] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : hold

Point                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
input external delay                                                                                         1.000     1.000
addr_b[3].inpad[0] (.input at (10,5))                                                                        0.000     1.000
| (intra 'io' routing)                                                                                       0.779     1.779
| (OPIN:56540 side: (TOP,) (10,5,0)0))                                                                       0.000     1.779
| (CHANX:104309 L4 length:4 (10,5,0)-> (7,5,0))                                                              0.119     1.898
| (CHANY:110834 L4 length:3 (6,6,0)-> (6,8,0))                                                               0.119     2.017
| (CHANX:105752 L1 length:1 (7,7,0)-> (7,7,0))                                                               0.061     2.078
| (IPIN:54674 side: (TOP,) (7,7,0)0))                                                                        0.101     2.179
| (intra 'bram' routing)                                                                                     0.000     2.179
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].ADDR_A2[8] (RS_TDP36K at (7,5))                       0.000     2.179
data arrival time                                                                                                      2.179

clock clock1 (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                         0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                            0.000     0.000
| (intra 'io' routing)                                                                                       0.779     0.779
| (inter-block routing:global net)                                                                           0.000     0.779
| (intra 'bram' routing)                                                                                     0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                        0.000     0.779
clock uncertainty                                                                                            0.000     0.779
cell hold time                                                                                               0.125     0.905
data required time                                                                                                     0.905
----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    -0.905
data arrival time                                                                                                      2.179
----------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                            1.274


#Path 99
Startpoint: wd_a[11].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[11].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87160 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106448 L4 length:4 (6,8,0)-> (9,8,0))                                                                 0.119     1.898
| (CHANX:106546 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     1.959
| (CHANY:112145 L1 length:1 (8,8,0)-> (8,8,0))                                                                 0.061     2.020
| (CHANX:105809 L1 length:1 (8,7,0)-> (8,7,0))                                                                 0.061     2.081
| (CHANY:111341 L4 length:4 (7,7,0)-> (7,4,0))                                                                 0.119     2.200
| (IPIN:54787 side: (RIGHT,) (7,7,0)0))                                                                        0.101     2.301
| (intra 'bram' routing)                                                                                       0.000     2.301
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[10] (RS_TDP36K at (7,5))                       0.000     2.301
data arrival time                                                                                                        2.301

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.301
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.281


#Path 100
Startpoint: wd_a[13].inpad[0] (.input at (6,8) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : hold

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
input external delay                                                                                           1.000     1.000
wd_a[13].inpad[0] (.input at (6,8))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                         0.779     1.779
| (OPIN:87162 side: (TOP,) (6,8,0)0))                                                                          0.000     1.779
| (CHANX:106437 L1 length:1 (6,8,0)-> (6,8,0))                                                                 0.061     1.840
| (CHANY:110187 L4 length:4 (5,8,0)-> (5,5,0))                                                                 0.119     1.959
| (CHANX:103415 L1 length:1 (5,4,0)-> (5,4,0))                                                                 0.061     2.020
| (CHANY:109524 L1 length:1 (4,5,0)-> (4,5,0))                                                                 0.061     2.081
| (CHANX:104200 L4 length:4 (5,5,0)-> (8,5,0))                                                                 0.119     2.200
| (IPIN:54480 side: (TOP,) (7,5,0)0))                                                                          0.101     2.301
| (intra 'bram' routing)                                                                                       0.000     2.301
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WDATA_B1[12] (RS_TDP36K at (7,5))                       0.000     2.301
data arrival time                                                                                                        2.301

clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.779     0.779
| (inter-block routing:global net)                                                                             0.000     0.779
| (intra 'bram' routing)                                                                                       0.000     0.779
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.779
clock uncertainty                                                                                              0.000     0.779
cell hold time                                                                                                 0.241     1.020
data required time                                                                                                       1.020
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      -1.020
data arrival time                                                                                                        2.301
------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                              1.281


#End of timing report
