Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: cpu_vpu_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu_vpu_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu_vpu_top"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : cpu_vpu_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ipcore_dir/rast_mult.v" in library work
Compiling verilog file "ipcore_dir/frame_cell_block.v" in library work
Module <rast_mult> compiled
Compiling verilog file "src/VPU_RTL/graycounter.v" in library work
Compiling verilog include file "src/VPU_RTL/timescale.v"
Module <frame_cell_block> compiled
Compiling verilog file "src/VPU_RTL/coeff_ROM.v" in library work
Module <GrayCounter> compiled
Compiling verilog file "src/SPART/tx_unit.v" in library work
Module <coeff_ROM> compiled
Compiling verilog file "src/SPART/rx_unit.v" in library work
Module <tx_unit> compiled
Compiling verilog file "src/SPART/find_rising_edge.v" in library work
Module <rx_unit> compiled
Compiling verilog file "src/SPART/bus_interface.v" in library work
Module <find_rising_edge> compiled
Compiling verilog file "src/SPART/baud_gen.v" in library work
Module <bus_interface> compiled
Compiling verilog file "src/rasterizer/point_gen.v" in library work
Module <baud_gen> compiled
Compiling verilog file "src/FrameBuffer/frame_cell.v" in library work
Module <point_gen> compiled
Compiling verilog file "src/DVI/vga_logic.v" in library work
Module <frame_cell> compiled
Compiling verilog file "src/DVI/logic_time_wrapper.v" in library work
Module <vga_logic> compiled
Compiling verilog file "src/DVI/dvi_ifc.v" in library work
Module <logic_time_wrapper> compiled
Compiling verilog file "src/DVI/color_palette.v" in library work
Module <dvi_ifc> compiled
Compiling verilog file "src/CPU/register_file.v" in library work
Module <color_palette> compiled
Compiling verilog file "src/CPU/control_unit.v" in library work
Module <register_file> compiled
Compiling verilog file "src/CPU/branch_unit.v" in library work
Module <control_unit> compiled
Compiling verilog file "src/CPU/alu.v" in library work
Module <branch_unit> compiled
Compiling verilog file "ipcore_dir/fifo_xclk.v" in library work
Module <alu> compiled
Compiling verilog file "ipcore_dir/divider.v" in library work
Module <fifo_xclk> compiled
Compiling verilog file "src/VPU_RTL/afifo.v" in library work
Compiling verilog include file "src/VPU_RTL/timescale.v"
Module <divider> compiled
Compiling verilog file "src/SPART/spart_cpu_interface.v" in library work
Module <aFifo> compiled
Compiling verilog file "src/SPART/spart.v" in library work
Module <spart_cpu_interface> compiled
Compiling verilog file "src/SPART/driver.v" in library work
Module <spart> compiled
Compiling verilog file "src/rasterizer/steep_calculator.v" in library work
Module <driver> compiled
Compiling verilog file "src/rasterizer/Raster_Input_Stage.v" in library work
Module <steep_calculator> compiled
Compiling verilog file "src/rasterizer/point_swapback.v" in library work
Module <raster_input_stage> compiled
Compiling verilog file "src/rasterizer/point_swap.v" in library work
Module <point_swapback> compiled
Compiling verilog file "src/rasterizer/line_generator.v" in library work
Module <point_swapper> compiled
Compiling verilog file "src/MATRIX/matrix_state.v" in library work
Module <LINE_GENERATOR> compiled
Compiling verilog file "src/MATRIX/matrix_mult.v" in library work
Module <matrix_state> compiled
Compiling verilog file "src/MATRIX/matrix_data.v" in library work
Module <matrix_mult> compiled
Compiling verilog file "src/FrameBuffer/frame_buffer.v" in library work
Module <matrix_data> compiled
Compiling verilog file "src/DVI/display_top_level.v" in library work
Module <frame_buffer> compiled
Compiling verilog file "src/CPU/VPU_register.v" in library work
Module <display_top_level> compiled
Compiling verilog file "src/CPU/memory_writeback.v" in library work
Module <VPU_register> compiled
Compiling verilog file "src/CPU/instruction_fetch.v" in library work
Module <memory_writeback> compiled
Compiling verilog file "src/CPU/instruction_decode_execute.v" in library work
Module <instruction_fetch> compiled
Compiling verilog file "src/CPU/cpu_memory.v" in library work
Module <instruction_decode_execute> compiled
Compiling verilog file "src/CLIPPER/clipping_timing_logic.v" in library work
Module <cpu_memory> compiled
Compiling verilog file "src/CLIPPER/clipping_line_handler.v" in library work
Module <clipping_timing_logic> compiled
Compiling verilog file "src/CLIPPER/clipping_control.v" in library work
Module <clipping_line_handler> compiled
Compiling verilog file "src/CLIPPER/clipping_algo.v" in library work
Module <clipping_control> compiled
Compiling verilog file "ipcore_dir/rast_fifo.v" in library work
Module <clipping_algo> compiled
Compiling verilog file "src/VPU_RTL/video_mem_unit.v" in library work
Module <rast_fifo> compiled
Compiling verilog file "src/VPU_RTL/object_unit.v" in library work
Module <video_mem_unit> compiled
Compiling verilog file "src/SPART/spart_top_level.v" in library work
Module <object_unit> compiled
Compiling verilog file "src/rasterizer/Rasterizer_Top_Level.v" in library work
Module <spart_top_level> compiled
Compiling verilog file "src/MATRIX/matrix_top.v" in library work
Module <Rasterizer_Top_Level> compiled
Compiling verilog file "src/DVI_FrameBuffer/dvi_framebuffer_top_level.v" in library work
Module <matrix_top> compiled
Compiling verilog file "src/CPU/cpu.v" in library work
Module <dvi_framebuffer_top_level> compiled
Compiling verilog file "src/CLIPPER/clipping_top.v" in library work
Module <cpu> compiled
Compiling verilog file "clkgen.v" in library work
Module <clipping_top> compiled
Compiling verilog file "src/VPU_RTL/cpu_vpu_top.v" in library work
Compiling verilog include file "src/VPU_RTL/timescale.v"
Module <clkgen> compiled
Module <cpu_vpu_top> compiled
No errors in compilation
Analysis of file <"cpu_vpu_top.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <cpu_vpu_top> in library <work>.

Analyzing hierarchy for module <clkgen> in library <work>.

Analyzing hierarchy for module <spart_top_level> in library <work>.

Analyzing hierarchy for module <cpu> in library <work>.

Analyzing hierarchy for module <matrix_top> in library <work>.

Analyzing hierarchy for module <video_mem_unit> in library <work>.

Analyzing hierarchy for module <object_unit> in library <work> with parameters.
	IDLE = "00"
	SET_NXT_OBJ = "01"

Analyzing hierarchy for module <clipping_top> in library <work>.

Analyzing hierarchy for module <Rasterizer_Top_Level> in library <work>.

Analyzing hierarchy for module <dvi_framebuffer_top_level> in library <work>.

Analyzing hierarchy for module <spart> in library <work>.

Analyzing hierarchy for module <spart_cpu_interface> in library <work> with parameters.
	a = "01100001"
	d = "01100100"
	h = "01101000"
	i = "01101001"
	j = "01101010"
	k = "01101011"
	l = "01101100"
	o = "01101111"
	s = "01110011"
	sp = "00100000"
	u = "01110101"
	w = "01110111"
	y = "01111001"

Analyzing hierarchy for module <driver> in library <work> with parameters.
	DB_HIGH = "100"
	DB_LOW = "011"
	IDLE = "000"
	RECV = "001"
	SEND = "010"

Analyzing hierarchy for module <instruction_fetch> in library <work>.

Analyzing hierarchy for module <cpu_memory> in library <work>.

Analyzing hierarchy for module <instruction_decode_execute> in library <work>.

Analyzing hierarchy for module <VPU_register> in library <work> with parameters.
	DRAW = "10000"
	ELLI = "10001"
	FILL = "10010"
	GETOBJ = "11001"
	MAT = "11000"
	REFLECT = "10111"
	RMV = "10011"
	ROT = "10101"
	SCALE = "10110"
	TRAN = "10100"

Analyzing hierarchy for module <memory_writeback> in library <work>.

Analyzing hierarchy for module <matrix_data> in library <work>.

Analyzing hierarchy for module <matrix_mult> in library <work>.

Analyzing hierarchy for module <matrix_state> in library <work> with parameters.
	CALC_CENTROID = "0101"
	DO_DIV = "0111"
	DO_MULT = "0110"
	IDLE = "0000"
	LDBACK_REG = "1000"
	LD_OBJ = "0011"
	LD_TERMS = "0100"
	WAIT_FOR_COEFF = "1010"
	WAIT_FOR_VLD_RD = "0010"
	WAIT_FOR_VLD_WR = "0001"
	WRITEBACK = "1001"

Analyzing hierarchy for module <clipping_timing_logic> in library <work>.

Analyzing hierarchy for module <clipping_line_handler> in library <work>.

Analyzing hierarchy for module <aFifo> in library <work> with parameters.
	ADDRESS_WIDTH = "00000000000000000000000000000111"
	DATA_WIDTH = "00000000000000000000000001010000"
	FIFO_DEPTH = "00000000000000000000000010000000"

Analyzing hierarchy for module <clipping_control> in library <work> with parameters.
	IDLE = "0000"
	MAKE_DECISION = "0010"
	WAIT_FOR_CLIPPING = "0011"
	WAIT_FOR_LINE = "0001"

Analyzing hierarchy for module <clipping_algo> in library <work> with parameters.
	DIV_CYCLES = "00000000000000000000000000011110"

Analyzing hierarchy for module <raster_input_stage> in library <work>.

Analyzing hierarchy for module <steep_calculator> in library <work>.

Analyzing hierarchy for module <point_swapper> in library <work>.

Analyzing hierarchy for module <LINE_GENERATOR> in library <work> with parameters.
	CLR_SCREEN = "01"
	GEN_POINTS = "11"
	IDLE = "00"
	POP_LINE = "10"

Analyzing hierarchy for module <point_swapback> in library <work>.

Analyzing hierarchy for module <frame_buffer> in library <work>.

Analyzing hierarchy for module <display_top_level> in library <work>.

Analyzing hierarchy for module <bus_interface> in library <work> with parameters.
	DATA = "00"
	STATUS = "01"

Analyzing hierarchy for module <baud_gen> in library <work> with parameters.
	DB_HIGH = "11"
	DB_LOW = "10"

Analyzing hierarchy for module <tx_unit> in library <work> with parameters.
	BUF = "01"
	IDLE = "00"
	SEND = "10"

Analyzing hierarchy for module <rx_unit> in library <work> with parameters.
	IDLE = "1"
	READ = "0"

Analyzing hierarchy for module <find_rising_edge> in library <work>.

Analyzing hierarchy for module <control_unit> in library <work> with parameters.
	ADD = "00100"
	AND = "00000"
	B = "01110"
	HALT = "11111"
	J = "01101"
	LDL = "01011"
	LDR = "01001"
	LDU = "01010"
	LSL = "00101"
	MOV = "01000"
	NOP = "01111"
	NOT = "00011"
	OR = "00001"
	ROT = "00111"
	SR = "00110"
	ST = "01100"
	TIMER_1MS_100MHz = "11000011010100000"
	XOR = "00010"

Analyzing hierarchy for module <register_file> in library <work>.

Analyzing hierarchy for module <alu> in library <work> with parameters.
	ADD = "100"
	AND = "000"
	LSL = "101"
	NOT = "011"
	OR = "001"
	ROT = "111"
	SR = "110"
	XOR = "010"

Analyzing hierarchy for module <branch_unit> in library <work> with parameters.
	EQ = "001"
	GT = "011"
	GTE = "100"
	LT = "101"
	LTE = "110"
	NE = "010"
	OF = "111"
	U = "000"

Analyzing hierarchy for module <coeff_ROM> in library <work>.

Analyzing hierarchy for module <GrayCounter> in library <work> with parameters.
	COUNTER_WIDTH = "00000000000000000000000000000111"

Analyzing hierarchy for module <point_gen> in library <work>.

Analyzing hierarchy for module <frame_cell> in library <work>.

Analyzing hierarchy for module <dvi_ifc> in library <work> with parameters.
	ACK = "1"
	CLK_FALL = "011"
	CLK_RATE_MHZ = "00000000000000000000000000011001"
	CLK_RISE = "101"
	C_I2C_SLAVE_ADDR = "1110110"
	DATA0 = "11000000"
	DATA1 = "00001001"
	DATA2a = "00000110"
	DATA2b = "00001000"
	DATA3a = "00100110"
	DATA3b = "00010110"
	DATA4a = "10100000"
	DATA4b = "01100000"
	IDLE = "000"
	INIT = "001"
	REG_ADDR0 = "01001001"
	REG_ADDR1 = "00100001"
	REG_ADDR2 = "00110011"
	REG_ADDR3 = "00110100"
	REG_ADDR4 = "00110110"
	SCK_PERIOD_US = "00000000000000000000000000011110"
	SDA_BUFFER_MSB = "00000000000000000000000000011011"
	SETUP = "100"
	START = "010"
	START_BIT = "1"
	STOP_BIT = "0"
	TRANSITION_CYCLE = "00000000000000000000000101110111"
	TRANSITION_CYCLE_MSB = "00000000000000000000000000001011"
	WAIT_IIC = "110"
	WRITE = "0"
	XFER_DONE = "111"

Analyzing hierarchy for module <color_palette> in library <work>.

Analyzing hierarchy for module <logic_time_wrapper> in library <work>.

Analyzing hierarchy for module <vga_logic> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <cpu_vpu_top>.
Module <cpu_vpu_top> is correct for synthesis.
 
Analyzing module <clkgen> in library <work>.
Module <clkgen> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IBUF_LOW_PWR =  TRUE" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <CLKIN_IBUFG_INST> in unit <clkgen>.
    Set user-defined property "CLKDV_DIVIDE =  4.000000" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "CLKIN_PERIOD =  10.000000" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "DCM_AUTOCALIBRATION =  TRUE" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "DCM_PERFORMANCE_MODE =  MAX_SPEED" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "FACTORY_JF =  F0F0" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "SIM_DEVICE =  VIRTEX5" for instance <DCM_ADV_INST> in unit <clkgen>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <DCM_ADV_INST> in unit <clkgen>.
Analyzing module <spart_top_level> in library <work>.
Module <spart_top_level> is correct for synthesis.
 
Analyzing module <spart> in library <work>.
Module <spart> is correct for synthesis.
 
Analyzing module <bus_interface> in library <work>.
	DATA = 2'b00
	STATUS = 2'b01
Module <bus_interface> is correct for synthesis.
 
Analyzing module <baud_gen> in library <work>.
	DB_HIGH = 2'b11
	DB_LOW = 2'b10
Module <baud_gen> is correct for synthesis.
 
Analyzing module <tx_unit> in library <work>.
	BUF = 2'b01
	IDLE = 2'b00
	SEND = 2'b10
Module <tx_unit> is correct for synthesis.
 
Analyzing module <rx_unit> in library <work>.
	IDLE = 1'b1
	READ = 1'b0
Module <rx_unit> is correct for synthesis.
 
Analyzing module <spart_cpu_interface> in library <work>.
	a = 8'b01100001
	d = 8'b01100100
	h = 8'b01101000
	i = 8'b01101001
	j = 8'b01101010
	k = 8'b01101011
	l = 8'b01101100
	o = 8'b01101111
	s = 8'b01110011
	sp = 8'b00100000
	u = 8'b01110101
	w = 8'b01110111
	y = 8'b01111001
Module <spart_cpu_interface> is correct for synthesis.
 
Analyzing module <find_rising_edge> in library <work>.
Module <find_rising_edge> is correct for synthesis.
 
Analyzing module <driver> in library <work>.
	DB_HIGH = 3'b100
	DB_LOW = 3'b011
	IDLE = 3'b000
	RECV = 3'b001
	SEND = 3'b010
Module <driver> is correct for synthesis.
 
Analyzing module <cpu> in library <work>.
Module <cpu> is correct for synthesis.
 
Analyzing module <instruction_fetch> in library <work>.
Module <instruction_fetch> is correct for synthesis.
 
Analyzing module <cpu_memory> in library <work>.
INFO:Xst:2546 - "src/CPU/cpu_memory.v" line 53: reading initialization file "CPU_Instruction_Files/Eman_bg.hex".
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
INFO:Xst:1433 - Contents of array <RAM> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
Module <cpu_memory> is correct for synthesis.
 
Analyzing module <instruction_decode_execute> in library <work>.
Module <instruction_decode_execute> is correct for synthesis.
 
Analyzing module <control_unit> in library <work>.
	ADD = 5'b00100
	AND = 5'b00000
	B = 5'b01110
	HALT = 5'b11111
	J = 5'b01101
	LDL = 5'b01011
	LDR = 5'b01001
	LDU = 5'b01010
	LSL = 5'b00101
	MOV = 5'b01000
	NOP = 5'b01111
	NOT = 5'b00011
	OR = 5'b00001
	ROT = 5'b00111
	SR = 5'b00110
	ST = 5'b01100
	TIMER_1MS_100MHz = 17'b11000011010100000
	XOR = 5'b00010
Module <control_unit> is correct for synthesis.
 
Analyzing module <register_file> in library <work>.
Module <register_file> is correct for synthesis.
 
Analyzing module <alu> in library <work>.
	ADD = 3'b100
	AND = 3'b000
	LSL = 3'b101
	NOT = 3'b011
	OR = 3'b001
	ROT = 3'b111
	SR = 3'b110
	XOR = 3'b010
Module <alu> is correct for synthesis.
 
Analyzing module <branch_unit> in library <work>.
	EQ = 3'b001
	GT = 3'b011
	GTE = 3'b100
	LT = 3'b101
	LTE = 3'b110
	NE = 3'b010
	OF = 3'b111
	U = 3'b000
Module <branch_unit> is correct for synthesis.
 
Analyzing module <VPU_register> in library <work>.
	DRAW = 5'b10000
	ELLI = 5'b10001
	FILL = 5'b10010
	GETOBJ = 5'b11001
	MAT = 5'b11000
	REFLECT = 5'b10111
	RMV = 5'b10011
	ROT = 5'b10101
	SCALE = 5'b10110
	TRAN = 5'b10100
Module <VPU_register> is correct for synthesis.
 
Analyzing module <memory_writeback> in library <work>.
Module <memory_writeback> is correct for synthesis.
 
Analyzing module <matrix_top> in library <work>.
Module <matrix_top> is correct for synthesis.
 
Analyzing module <matrix_data> in library <work>.
Module <matrix_data> is correct for synthesis.
 
Analyzing module <matrix_mult> in library <work>.
Module <matrix_mult> is correct for synthesis.
 
Analyzing module <coeff_ROM> in library <work>.
INFO:Xst:2546 - "src/VPU_RTL/coeff_ROM.v" line 13: reading initialization file "coeff_new.txt".
Module <coeff_ROM> is correct for synthesis.
 
Analyzing module <matrix_state> in library <work>.
	CALC_CENTROID = 4'b0101
	DO_DIV = 4'b0111
	DO_MULT = 4'b0110
	IDLE = 4'b0000
	LDBACK_REG = 4'b1000
	LD_OBJ = 4'b0011
	LD_TERMS = 4'b0100
	WAIT_FOR_COEFF = 4'b1010
	WAIT_FOR_VLD_RD = 4'b0010
	WAIT_FOR_VLD_WR = 4'b0001
	WRITEBACK = 4'b1001
Module <matrix_state> is correct for synthesis.
 
Analyzing module <video_mem_unit> in library <work>.
Module <video_mem_unit> is correct for synthesis.
 
Analyzing module <object_unit> in library <work>.
	IDLE = 2'b00
	SET_NXT_OBJ = 2'b01
Module <object_unit> is correct for synthesis.
 
Analyzing module <clipping_top> in library <work>.
Module <clipping_top> is correct for synthesis.
 
Analyzing module <clipping_timing_logic> in library <work>.
Module <clipping_timing_logic> is correct for synthesis.
 
Analyzing module <clipping_line_handler> in library <work>.
Module <clipping_line_handler> is correct for synthesis.
 
Analyzing module <aFifo> in library <work>.
	ADDRESS_WIDTH = 32'sb00000000000000000000000000000111
	DATA_WIDTH = 32'sb00000000000000000000000001010000
	FIFO_DEPTH = 32'sb00000000000000000000000010000000
Module <aFifo> is correct for synthesis.
 
Analyzing module <GrayCounter> in library <work>.
	COUNTER_WIDTH = 32'sb00000000000000000000000000000111
Module <GrayCounter> is correct for synthesis.
 
Analyzing module <clipping_control> in library <work>.
	IDLE = 4'b0000
	MAKE_DECISION = 4'b0010
	WAIT_FOR_CLIPPING = 4'b0011
	WAIT_FOR_LINE = 4'b0001
Module <clipping_control> is correct for synthesis.
 
Analyzing module <clipping_algo> in library <work>.
	DIV_CYCLES = 32'sb00000000000000000000000000011110
WARNING:Xst:2211 - "ipcore_dir/divider.v" line 208: Instantiating black box module <divider>.
Module <clipping_algo> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <div> in unit <clipping_algo>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <div> in unit <clipping_algo>.
    Set property "SYN_NOPRUNE = 1" for unit <divider>.
Analyzing module <Rasterizer_Top_Level> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/rast_fifo.v" line 80: Instantiating black box module <rast_fifo>.
Module <Rasterizer_Top_Level> is correct for synthesis.
 
Analyzing module <raster_input_stage> in library <work>.
Module <raster_input_stage> is correct for synthesis.
 
Analyzing module <steep_calculator> in library <work>.
Module <steep_calculator> is correct for synthesis.
 
Analyzing module <point_swapper> in library <work>.
Module <point_swapper> is correct for synthesis.
 
Analyzing module <LINE_GENERATOR> in library <work>.
	CLR_SCREEN = 2'b01
	GEN_POINTS = 2'b11
	IDLE = 2'b00
	POP_LINE = 2'b10
Module <LINE_GENERATOR> is correct for synthesis.
 
Analyzing module <point_gen> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/rast_mult.v" line 22: Instantiating black box module <rast_mult>.
WARNING:Xst:2211 - "ipcore_dir/rast_mult.v" line 23: Instantiating black box module <rast_mult>.
Module <point_gen> is correct for synthesis.
 
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <multdy_xi> in unit <point_gen>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <multdy_xi> in unit <point_gen>.
    Set user-defined property "SYN_BLACK_BOX =  1" for instance <multdx_yi> in unit <point_gen>.
    Set user-defined property "SYN_NOPRUNE =  1" for instance <multdx_yi> in unit <point_gen>.
    Set property "SYN_NOPRUNE = 1" for unit <rast_mult>.
    Set property "SYN_NOPRUNE = 1" for unit <rast_mult>.
Analyzing module <point_swapback> in library <work>.
Module <point_swapback> is correct for synthesis.
 
Analyzing module <dvi_framebuffer_top_level> in library <work>.
Module <dvi_framebuffer_top_level> is correct for synthesis.
 
Analyzing module <frame_buffer> in library <work>.
Module <frame_buffer> is correct for synthesis.
 
Analyzing module <frame_cell> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/frame_cell_block.v" line 23: Instantiating black box module <frame_cell_block>.
Module <frame_cell> is correct for synthesis.
 
Analyzing module <display_top_level> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/fifo_xclk.v" line 65: Instantiating black box module <fifo_xclk>.
Module <display_top_level> is correct for synthesis.
 
Analyzing module <dvi_ifc> in library <work>.
	ACK = 1'b1
	CLK_FALL = 3'b011
	CLK_RATE_MHZ = 32'sb00000000000000000000000000011001
	CLK_RISE = 3'b101
	C_I2C_SLAVE_ADDR = 7'b1110110
	DATA0 = 8'b11000000
	DATA1 = 8'b00001001
	DATA2a = 8'b00000110
	DATA2b = 8'b00001000
	DATA3a = 8'b00100110
	DATA3b = 8'b00010110
	DATA4a = 8'b10100000
	DATA4b = 8'b01100000
	IDLE = 3'b000
	INIT = 3'b001
	REG_ADDR0 = 8'b01001001
	REG_ADDR1 = 8'b00100001
	REG_ADDR2 = 8'b00110011
	REG_ADDR3 = 8'b00110100
	REG_ADDR4 = 8'b00110110
	SCK_PERIOD_US = 32'sb00000000000000000000000000011110
	SDA_BUFFER_MSB = 32'sb00000000000000000000000000011011
	SETUP = 3'b100
	START = 3'b010
	START_BIT = 1'b1
	STOP_BIT = 1'b0
	TRANSITION_CYCLE = 32'sb00000000000000000000000101110111
	TRANSITION_CYCLE_MSB = 32'sb00000000000000000000000000001011
	WAIT_IIC = 3'b110
	WRITE = 1'b0
	XFER_DONE = 3'b111
Module <dvi_ifc> is correct for synthesis.
 
Analyzing module <color_palette> in library <work>.
Module <color_palette> is correct for synthesis.
 
Analyzing module <logic_time_wrapper> in library <work>.
Module <logic_time_wrapper> is correct for synthesis.
 
Analyzing module <vga_logic> in library <work>.
Module <vga_logic> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <obj_out<141>> in unit <matrix_data> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <obj_out<140>> in unit <matrix_data> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <obj_out<139>> in unit <matrix_data> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <obj_out<138>> in unit <matrix_data> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <obj_out<137>> in unit <matrix_data> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <obj_out<136>> in unit <matrix_data> has a constant value of 0 during circuit operation. The register is replaced by logic.

Synthesizing Unit <video_mem_unit>.
    Related source file is "src/VPU_RTL/video_mem_unit.v".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32x144-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 1-bit register for signal <cpu_wr_en>.
    Found 144-bit register for signal <mat_obj_out>.
    Found 16-bit register for signal <ldback_x0>.
    Found 16-bit register for signal <ldback_x1>.
    Found 16-bit register for signal <ldback_x2>.
    Found 16-bit register for signal <ldback_x3>.
    Found 16-bit register for signal <ldback_y0>.
    Found 16-bit register for signal <ldback_y1>.
    Found 16-bit register for signal <ldback_y2>.
    Found 16-bit register for signal <ldback_y3>.
    Found 144-bit register for signal <clip_obj_out>.
    Summary:
	inferred   1 RAM(s).
	inferred 417 D-type flip-flop(s).
Unit <video_mem_unit> synthesized.


Synthesizing Unit <object_unit>.
    Related source file is "src/VPU_RTL/object_unit.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <st> of Case statement line 141 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <st> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <st>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <st> of Case statement line 141 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <st> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <st> of Case statement line 141 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <st> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 5-bit register for signal <addr>.
    Found 1-bit register for signal <addr_vld>.
    Found 1-bit register for signal <changed_out>.
    Found 32-bit register for signal <obj_map>.
    Found 1-bit register for signal <lst_stored_obj_vld>.
    Found 1-bit register for signal <obj_mem_full>.
    Found 5-bit register for signal <lst_stored_obj>.
    Found 5-bit up counter for signal <nxt_obj>.
    Found 5-bit comparator less for signal <set_nxt_obj$cmp_lt0000> created at line 158.
    Found 2-bit register for signal <st>.
    Summary:
	inferred   1 Counter(s).
	inferred  46 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <object_unit> synthesized.


Synthesizing Unit <driver>.
    Related source file is "src/SPART/driver.v".
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit tristate buffer for signal <databus>.
    Found 1-bit register for signal <baud_rate>.
    Found 8-bit register for signal <data_received_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   9 D-type flip-flop(s).
	inferred   8 Tristate(s).
Unit <driver> synthesized.


Synthesizing Unit <bus_interface>.
    Related source file is "src/SPART/bus_interface.v".
    Found 8-bit tristate buffer for signal <databus>.
    Summary:
	inferred   8 Tristate(s).
Unit <bus_interface> synthesized.


Synthesizing Unit <baud_gen>.
    Related source file is "src/SPART/baud_gen.v".
    Found 16-bit register for signal <divisor_buf>.
    Found 16-bit down counter for signal <down_counter>.
    Summary:
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
Unit <baud_gen> synthesized.


Synthesizing Unit <tx_unit>.
    Related source file is "src/SPART/tx_unit.v".
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <tbr>.
    Found 4-bit up counter for signal <baudCount>.
    Found 4-bit up counter for signal <bitCount>.
    Found 8-bit register for signal <tx_buf>.
    Found 10-bit register for signal <tx_shift_reg>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred   9 D-type flip-flop(s).
Unit <tx_unit> synthesized.


Synthesizing Unit <rx_unit>.
    Related source file is "src/SPART/rx_unit.v".
    Found 1-bit register for signal <rda>.
    Found 5-bit register for signal <baudCount>.
    Found 5-bit adder for signal <baudCount$addsub0000> created at line 161.
    Found 4-bit up counter for signal <bitCount>.
    Found 8-bit register for signal <rx_buf>.
    Found 1-bit register for signal <RX_ff1>.
    Found 1-bit register for signal <RX_ff2>.
    Found 1-bit register for signal <RX_rdy>.
    Found 8-bit register for signal <rx_shift_reg>.
    Found 1-bit register for signal <state>.
    Summary:
	inferred   1 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <rx_unit> synthesized.


Synthesizing Unit <find_rising_edge>.
    Related source file is "src/SPART/find_rising_edge.v".
    Found 1-bit register for signal <previous_enable>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <find_rising_edge> synthesized.


Synthesizing Unit <instruction_fetch>.
    Related source file is "src/CPU/instruction_fetch.v".
    Found 16-bit register for signal <IF_PC_plus_one>.
    Found 16-bit register for signal <IF_instr>.
    Found 16-bit register for signal <PC>.
    Found 16-bit adder for signal <PC_plus_one>.
    Summary:
	inferred  48 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <instruction_fetch> synthesized.


Synthesizing Unit <cpu_memory>.
    Related source file is "src/CPU/cpu_memory.v".
WARNING:Xst:647 - Input <i_addr<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <re_0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <re_1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_addr<15:9>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 512x16-bit dual-port RAM <Mram_RAM> for signal <RAM>.
    Summary:
	inferred   1 RAM(s).
Unit <cpu_memory> synthesized.


Synthesizing Unit <VPU_register>.
    Related source file is "src/CPU/VPU_register.v".
WARNING:Xst:647 - Input <VPU_instr<8:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <V3_out>.
    Found 3-bit register for signal <VPU_obj_color>.
    Found 2-bit register for signal <VPU_obj_type>.
    Found 16-bit register for signal <V4_out>.
    Found 16-bit register for signal <V0_out>.
    Found 4-bit register for signal <VPU_op>.
    Found 16-bit register for signal <V5_out>.
    Found 4-bit register for signal <VPU_code>.
    Found 16-bit register for signal <V1_out>.
    Found 16-bit register for signal <V6_out>.
    Found 16-bit register for signal <V2_out>.
    Found 16-bit register for signal <RO_out>.
    Found 1-bit register for signal <VPU_fill>.
    Found 16-bit register for signal <V7_out>.
    Found 1-bit register for signal <VPU_start_r>.
    Summary:
	inferred 159 D-type flip-flop(s).
Unit <VPU_register> synthesized.


Synthesizing Unit <memory_writeback>.
    Related source file is "src/CPU/memory_writeback.v".
WARNING:Xst:647 - Input <MWB_halt> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <memory_writeback> synthesized.


Synthesizing Unit <control_unit>.
    Related source file is "src/CPU/control_unit.v".
    Found 16x1-bit ROM for signal <reg_we_dst_0$mux0000>.
    Found 11-bit down counter for signal <timer>.
    Found 17-bit down counter for signal <TIMER_1MS>.
    Found 1-bit register for signal <timer_done_1>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <control_unit> synthesized.


Synthesizing Unit <register_file>.
    Related source file is "src/CPU/register_file.v".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit 32-to-1 multiplexer for signal <reg_data_0>.
    Found 16-bit 32-to-1 multiplexer for signal <reg_data_1>.
    Found 16-bit register for signal <R0>.
    Found 16-bit register for signal <R1>.
    Found 16-bit register for signal <R10>.
    Found 16-bit register for signal <R11>.
    Found 16-bit register for signal <R12>.
    Found 16-bit register for signal <R13>.
    Found 16-bit register for signal <R14>.
    Found 16-bit register for signal <R15>.
    Found 16-bit register for signal <R16>.
    Found 16-bit register for signal <R17>.
    Found 16-bit register for signal <R18>.
    Found 16-bit register for signal <R19>.
    Found 16-bit register for signal <R2>.
    Found 16-bit register for signal <R20>.
    Found 16-bit register for signal <R21>.
    Found 16-bit register for signal <R22>.
    Found 16-bit register for signal <R23>.
    Found 16-bit register for signal <R24>.
    Found 16-bit register for signal <R25>.
    Found 16-bit register for signal <R26>.
    Found 16-bit register for signal <R27>.
    Found 16-bit register for signal <R28>.
    Found 16-bit register for signal <R29>.
    Found 16-bit register for signal <R3>.
    Found 16-bit register for signal <R30>.
    Found 16-bit register for signal <R31>.
    Found 16-bit register for signal <R4>.
    Found 16-bit register for signal <R5>.
    Found 16-bit register for signal <R6>.
    Found 16-bit register for signal <R7>.
    Found 16-bit register for signal <R8>.
    Found 16-bit register for signal <R9>.
    Summary:
	inferred 512 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <register_file> synthesized.


Synthesizing Unit <alu>.
    Related source file is "src/CPU/alu.v".
    Found 16-bit 8-to-1 multiplexer for signal <result>.
    Found 1-bit 8-to-1 multiplexer for signal <Z>.
    Found 16-bit adder for signal <ADD_result_raw>.
    Found 16-bit xor2 for signal <XOR_result>.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 Multiplexer(s).
Unit <alu> synthesized.


Synthesizing Unit <branch_unit>.
    Related source file is "src/CPU/branch_unit.v".
    Found 16-bit adder for signal <PC_branch>.
    Found 16-bit adder for signal <PC_jump$addsub0000> created at line 131.
    Found 1-bit 8-to-1 multiplexer for signal <valid_B>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
Unit <branch_unit> synthesized.


Synthesizing Unit <matrix_data>.
    Related source file is "src/MATRIX/matrix_data.v".
WARNING:Xst:647 - Input <rst_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <obj_in<141:136>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <gmt_code<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sum4_y<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sum4_x<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <obj_out<143:142>>.
    Found 136-bit register for signal <obj_out<135:0>>.
    Found 16-bit register for signal <x0>.
    Found 16-bit register for signal <x1>.
    Found 16-bit register for signal <x2>.
    Found 16-bit register for signal <x3>.
    Found 16-bit register for signal <y0>.
    Found 16-bit register for signal <y1>.
    Found 16-bit register for signal <y2>.
    Found 16-bit register for signal <y3>.
    Found 8-bit register for signal <color_reg>.
    Found 2-bit comparator greatequal for signal <obj_out_47$cmp_ge0000> created at line 124.
    Found 2-bit comparator greatequal for signal <obj_out_79$cmp_ge0000> created at line 131.
    Found 2-bit comparator greatequal for signal <pt1_vld>.
    Found 2-bit comparator greatequal for signal <pt2_vld>.
    Found 17-bit adder for signal <sum2_x>.
    Found 17-bit adder for signal <sum2_y>.
    Found 18-bit adder for signal <sum4_x>.
    Found 18-bit adder for signal <sum4_x$addsub0000> created at line 47.
    Found 18-bit adder for signal <sum4_y>.
    Found 18-bit adder for signal <sum4_y$addsub0000> created at line 48.
    Found 2-bit register for signal <type_reg>.
    Found 16-bit subtractor for signal <x0$addsub0000> created at line 87.
    Found 16-bit adder for signal <x0_with_cen>.
    Found 16-bit subtractor for signal <x1$addsub0000> created at line 88.
    Found 16-bit adder for signal <x1_with_cen>.
    Found 16-bit subtractor for signal <x2$addsub0000> created at line 89.
    Found 16-bit adder for signal <x2_with_cen>.
    Found 16-bit subtractor for signal <x3$addsub0000> created at line 90.
    Found 16-bit adder for signal <x3_with_cen>.
    Found 16-bit register for signal <x_centroid>.
    Found 16-bit subtractor for signal <y0$addsub0000> created at line 91.
    Found 16-bit adder for signal <y0_with_cen>.
    Found 16-bit subtractor for signal <y1$addsub0000> created at line 92.
    Found 16-bit adder for signal <y1_with_cen>.
    Found 16-bit subtractor for signal <y2$addsub0000> created at line 93.
    Found 16-bit adder for signal <y2_with_cen>.
    Found 16-bit subtractor for signal <y3$addsub0000> created at line 94.
    Found 16-bit adder for signal <y3_with_cen>.
    Found 16-bit register for signal <y_centroid>.
    Summary:
	inferred 308 D-type flip-flop(s).
	inferred  22 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <matrix_data> synthesized.


Synthesizing Unit <matrix_state>.
    Related source file is "src/MATRIX/matrix_state.v".
WARNING:Xst:646 - Signal <use_mat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ref_y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ref_xy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ref_x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <crt_mat> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Using one-hot encoding for signal <st>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <st> of Case statement line 127 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <st> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4x32-bit ROM for signal <gmt_code_1_0$rom0000>.
WARNING:Xst:737 - Found 11-bit latch for signal <nxt_st>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 3-bit up counter for signal <point_cnt>.
    Found 3-bit comparator greater for signal <nxt_st$cmp_gt0000> created at line 220.
    Found 1-bit register for signal <op_cen>.
    Found 11-bit register for signal <st>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <matrix_state> synthesized.


Synthesizing Unit <coeff_ROM>.
    Related source file is "src/VPU_RTL/coeff_ROM.v".
WARNING:Xst:1781 - Signal <rom> is used but never assigned. Tied to default value.
    Found 16x64-bit ROM for signal <$varindex0000> created at line 17.
    Found 16-bit register for signal <c3>.
    Found 16-bit register for signal <c4>.
    Found 16-bit register for signal <c1>.
    Found 16-bit register for signal <c2>.
    Summary:
	inferred   1 ROM(s).
	inferred  64 D-type flip-flop(s).
Unit <coeff_ROM> synthesized.


Synthesizing Unit <clipping_timing_logic>.
    Related source file is "src/CLIPPER/clipping_timing_logic.v".
WARNING:Xst:646 - Signal <clr_changed> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <refresh_en>.
    Found 5-bit register for signal <obj_num>.
    Found 5-bit adder for signal <obj_num$addsub0000> created at line 75.
    Found 2-bit up counter for signal <point_cnt>.
    Found 5-bit register for signal <prev_obj_num>.
    Found 21-bit up counter for signal <refresh_cnt>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <clipping_timing_logic> synthesized.


Synthesizing Unit <clipping_line_handler>.
    Related source file is "src/CLIPPER/clipping_line_handler.v".
WARNING:Xst:647 - Input <obj<141:136>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <y1_in_f0>.
    Found 16-bit register for signal <y0_in_f0>.
    Found 16-bit register for signal <x1_in_f0>.
    Found 16-bit register for signal <x0_in_f0>.
    Found 7-bit register for signal <line_cnt>.
    Found 1-bit register for signal <clr_f0>.
    Found 1-bit register for signal <f0_wr>.
    Found 1-bit register for signal <read_en>.
    Found 8-bit register for signal <color_in_f0>.
    Found 8-bit register for signal <color_reg>.
    Found 2-bit comparator less for signal <line_cnt$cmp_lt0000> created at line 79.
    Found 2-bit comparator less for signal <line_cnt$cmp_lt0001> created at line 72.
    Found 7-bit adder for signal <line_cnt$share0000>.
    Found 17-bit comparator less for signal <oc0_in_0$cmp_lt0000> created at line 128.
    Found 17-bit comparator greater for signal <oc0_in_1$cmp_gt0000> created at line 127.
    Found 17-bit comparator less for signal <oc0_in_2$cmp_lt0000> created at line 126.
    Found 17-bit comparator greater for signal <oc0_in_3$cmp_gt0000> created at line 125.
    Found 17-bit comparator less for signal <oc1_in_0$cmp_lt0000> created at line 132.
    Found 17-bit comparator greater for signal <oc1_in_1$cmp_gt0000> created at line 131.
    Found 17-bit comparator less for signal <oc1_in_2$cmp_lt0000> created at line 130.
    Found 17-bit comparator greater for signal <oc1_in_3$cmp_gt0000> created at line 129.
    Found 2-bit register for signal <type_reg>.
    Found 16-bit register for signal <x0>.
    Found 2-bit comparator greatequal for signal <x0_in_f0$cmp_ge0000> created at line 72.
    Found 2-bit comparator greatequal for signal <x0_in_f0$cmp_ge0001> created at line 79.
    Found 16-bit register for signal <x1>.
    Found 16-bit register for signal <x2>.
    Found 16-bit register for signal <x3>.
    Found 16-bit register for signal <y0>.
    Found 16-bit register for signal <y1>.
    Found 16-bit register for signal <y2>.
    Found 16-bit register for signal <y3>.
    Summary:
	inferred 220 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <clipping_line_handler> synthesized.


Synthesizing Unit <clipping_control>.
    Related source file is "src/CLIPPER/clipping_control.v".
WARNING:Xst:647 - Input <raster_ready> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <st>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <st> of Case statement line 44 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <st> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 7-bit up counter for signal <pop_cnt>.
    Found 4-bit register for signal <st>.
    Summary:
	inferred   1 Counter(s).
Unit <clipping_control> synthesized.


Synthesizing Unit <GrayCounter>.
    Related source file is "src/VPU_RTL/graycounter.v".
    Found 7-bit register for signal <GrayCount_out>.
    Found 7-bit up counter for signal <BinaryCount>.
    Found 6-bit xor2 for signal <GrayCount_out$xor0000> created at line 31.
    Summary:
	inferred   1 Counter(s).
	inferred   7 D-type flip-flop(s).
Unit <GrayCounter> synthesized.


Synthesizing Unit <raster_input_stage>.
    Related source file is "src/rasterizer/Raster_Input_Stage.v".
WARNING:Xst:647 - Input <changed> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EoO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 44-bit register for signal <line_cap_reg>.
    Summary:
	inferred  44 D-type flip-flop(s).
Unit <raster_input_stage> synthesized.


Synthesizing Unit <steep_calculator>.
    Related source file is "src/rasterizer/steep_calculator.v".
WARNING:Xst:647 - Input <line_cap_reg<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 11-bit adder for signal <abs_dx$addsub0000> created at line 25.
    Found 11-bit adder for signal <abs_dy$addsub0000> created at line 24.
    Found 11-bit subtractor for signal <dx_>.
    Found 11-bit subtractor for signal <dy_>.
    Found 1-bit xor2 for signal <slope_polarity>.
    Found 11-bit comparator lessequal for signal <slope_steep>.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <steep_calculator> synthesized.


Synthesizing Unit <point_swapper>.
    Related source file is "src/rasterizer/point_swap.v".
    Found 10-bit 8-to-1 multiplexer for signal <sy_1>.
    Found 11-bit subtractor for signal <dx_s>.
    Found 11-bit subtractor for signal <dy_s>.
    Found 10-bit 8-to-1 multiplexer for signal <sx_0>.
    Found 10-bit 8-to-1 multiplexer for signal <sx_1>.
    Found 10-bit 8-to-1 multiplexer for signal <sy_0>.
    Found 10-bit comparator less for signal <vector_direction>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred  40 Multiplexer(s).
Unit <point_swapper> synthesized.


Synthesizing Unit <point_swapback>.
    Related source file is "src/rasterizer/point_swapback.v".
Unit <point_swapback> synthesized.


Synthesizing Unit <dvi_ifc>.
    Related source file is "src/DVI/dvi_ifc.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <c_state> of Case statement line 211 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <c_state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_2> for signal <c_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 17                                             |
    | Inputs             | 3                                              |
    | Outputs            | 8                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Reset_n                   (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <Done>.
    Found 32-bit up counter for signal <bit_count>.
    Found 3-bit comparator lessequal for signal <c_state$cmp_le0000> created at line 280.
    Found 12-bit register for signal <cycle_count>.
    Found 12-bit adder for signal <cycle_count$addsub0000> created at line 142.
    Found 1-bit register for signal <SCL_out>.
    Found 28-bit register for signal <SDA_BUFFER>.
    Found 1-bit register for signal <SDA_out>.
    Found 3-bit up counter for signal <write_count>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  15 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <dvi_ifc> synthesized.


Synthesizing Unit <color_palette>.
    Related source file is "src/DVI/color_palette.v".
    Found 8x24-bit ROM for signal <color_translated>.
    Summary:
	inferred   1 ROM(s).
Unit <color_palette> synthesized.


Synthesizing Unit <logic_time_wrapper>.
    Related source file is "src/DVI/logic_time_wrapper.v".
Unit <logic_time_wrapper> synthesized.


Synthesizing Unit <vga_logic>.
    Related source file is "src/DVI/vga_logic.v".
    Found 10-bit register for signal <pixel_x>.
    Found 10-bit register for signal <pixel_y>.
    Found 10-bit comparator greater for signal <blank$cmp_gt0000> created at line 40.
    Found 10-bit comparator greater for signal <blank$cmp_gt0001> created at line 40.
    Found 10-bit comparator greater for signal <hsync$cmp_gt0000> created at line 38.
    Found 10-bit comparator less for signal <hsync$cmp_lt0000> created at line 38.
    Found 10-bit adder for signal <next_pixel_x$addsub0000> created at line 19.
    Found 10-bit adder for signal <next_pixel_y$addsub0000> created at line 20.
    Found 10-bit comparator greater for signal <vsync$cmp_gt0000> created at line 39.
    Found 10-bit comparator less for signal <vsync$cmp_lt0000> created at line 39.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_logic> synthesized.


Synthesizing Unit <clkgen>.
    Related source file is "clkgen.v".
Unit <clkgen> synthesized.


Synthesizing Unit <spart>.
    Related source file is "src/SPART/spart.v".
Unit <spart> synthesized.


Synthesizing Unit <spart_cpu_interface>.
    Related source file is "src/SPART/spart_cpu_interface.v".
    Found 1-bit register for signal <bit_mask_ready>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <spart_cpu_interface> synthesized.


Synthesizing Unit <instruction_decode_execute>.
    Related source file is "src/CPU/instruction_decode_execute.v".
WARNING:Xst:646 - Signal <alu_flags> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <DEX_reg_data_1> equivalent to <DEX_mem_read_addr> has been removed
    Register <DEX_reg_data_0> equivalent to <DEX_mem_write_data> has been removed
    Found 1-bit register for signal <DEX_halt>.
    Found 1-bit register for signal <DEX_alu_to_reg>.
    Found 16-bit register for signal <DEX_alu_result>.
    Found 1-bit register for signal <DEX_imm_to_reg>.
    Found 5-bit register for signal <DEX_dst_addr_0>.
    Found 5-bit register for signal <DEX_dst_addr_1>.
    Found 1-bit register for signal <DEX_pcr_to_reg>.
    Found 16-bit register for signal <DEX_mem_write_data>.
    Found 1-bit register for signal <DEX_reg_we_dst_0>.
    Found 16-bit register for signal <DEX_PC_return>.
    Found 1-bit register for signal <DEX_reg_we_dst_1>.
    Found 1-bit register for signal <DEX_mem_re>.
    Found 16-bit register for signal <DEX_mem_read_addr>.
    Found 16-bit register for signal <DEX_load_immd>.
    Found 1-bit register for signal <DEX_mem_to_reg>.
    Found 1-bit register for signal <DEX_mem_we>.
    Found 5-bit comparator equal for signal <BUBBLE_hazard$cmp_eq0000> created at line 154.
    Found 5-bit comparator equal for signal <BUBBLE_hazard$cmp_eq0001> created at line 154.
    Found 4-bit register for signal <FLAGS>.
    Summary:
	inferred 103 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <instruction_decode_execute> synthesized.


Synthesizing Unit <matrix_mult>.
    Related source file is "src/MATRIX/matrix_mult.v".
WARNING:Xst:646 - Signal <sum_2<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sum_1<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <mat_res_x>.
    Found 16-bit register for signal <mat_res_y>.
    Found 16-bit register for signal <c11>.
    Found 16-bit register for signal <c12>.
    Found 16-bit register for signal <c13>.
    Found 16-bit register for signal <c21>.
    Found 16-bit register for signal <c22>.
    Found 16-bit register for signal <c23>.
    Found 4-bit register for signal <coeff_addr>.
    Found 4-bit adder for signal <coeff_addr$addsub0000> created at line 29.
    Found 16-bit adder for signal <mat_res_x$share0000>.
    Found 16-bit adder for signal <mat_res_y$share0000>.
    Found 32-bit register for signal <mult_res1_x>.
    Found 16x16-bit multiplier for signal <mult_res1_x$mult0000> created at line 86.
    Found 32-bit register for signal <mult_res1_y>.
    Found 16x16-bit multiplier for signal <mult_res1_y$mult0000> created at line 87.
    Found 32-bit register for signal <mult_res2_x>.
    Found 16x16-bit multiplier for signal <mult_res2_x$mult0000> created at line 88.
    Found 32-bit register for signal <mult_res2_y>.
    Found 16x16-bit multiplier for signal <mult_res2_y$mult0000> created at line 89.
    Found 16-bit register for signal <reg_x>.
    Found 16-bit register for signal <reg_y>.
    Found 32-bit adder for signal <sum_1>.
    Found 32-bit adder for signal <sum_2>.
    Summary:
	inferred 292 D-type flip-flop(s).
	inferred   5 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <matrix_mult> synthesized.


Synthesizing Unit <aFifo>.
    Related source file is "src/VPU_RTL/afifo.v".
    Found 128x80-bit dual-port RAM <Mram_Mem> for signal <Mem>.
WARNING:Xst:737 - Found 1-bit latch for signal <Status>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit register for signal <Full_out>.
    Found 80-bit register for signal <Data_out>.
    Found 1-bit register for signal <Empty_out>.
    Found 7-bit comparator equal for signal <EqualAddresses>.
    Found 1-bit xor2 for signal <Set_Status$xor0000>.
    Found 1-bit xor2 for signal <Set_Status$xor0001> created at line 79.
    Summary:
	inferred   1 RAM(s).
	inferred  82 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <aFifo> synthesized.


Synthesizing Unit <clipping_algo>.
    Related source file is "src/CLIPPER/clipping_algo.v".
WARNING:Xst:646 - Signal <rfd> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <y1_in_f1>.
    Found 16-bit register for signal <y0_in_f1>.
    Found 16-bit register for signal <x1_in_f1>.
    Found 16-bit register for signal <x0_in_f1>.
    Found 1-bit register for signal <f1_wr>.
    Found 1-bit register for signal <clip_done>.
    Found 1-bit register for signal <clr_f1>.
    Found 8-bit register for signal <color_in_f1>.
    Found 8-bit register for signal <cnt>.
    Found 8-bit adder for signal <cnt$addsub0000> created at line 109.
    Found 8-bit register for signal <color_clip>.
    Found 16x16-bit multiplier for signal <dividend>.
    Found 1-bit register for signal <nd>.
    Found 4-bit register for signal <oc0_clip>.
    Found 4-bit register for signal <oc1_clip>.
    Found 16-bit register for signal <x0_clip>.
    Found 16-bit adder for signal <x0_clip$addsub0000> created at line 57.
    Found 16-bit register for signal <x1_clip>.
    Found 16-bit adder for signal <x1_clip$addsub0000> created at line 65.
    Found 16-bit register for signal <x_diff>.
    Found 16-bit subtractor for signal <x_diff$sub0000> created at line 191.
    Found 1-bit register for signal <x_edge>.
    Found 16-bit register for signal <x_max_min_diff>.
    Found 16-bit subtractor for signal <x_max_min_diff$sub0000> created at line 193.
    Found 16-bit register for signal <y0_clip>.
    Found 16-bit adder for signal <y0_clip$addsub0000> created at line 73.
    Found 16-bit register for signal <y1_clip>.
    Found 16-bit adder for signal <y1_clip$addsub0000> created at line 81.
    Found 16-bit register for signal <y_diff>.
    Found 16-bit subtractor for signal <y_diff$sub0000> created at line 192.
    Found 1-bit register for signal <y_edge>.
    Found 16-bit register for signal <y_max_min_diff>.
    Found 16-bit subtractor for signal <y_max_min_diff$sub0000> created at line 194.
    Summary:
	inferred 230 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
Unit <clipping_algo> synthesized.


Synthesizing Unit <point_gen>.
    Related source file is "src/rasterizer/point_gen.v".
WARNING:Xst:1780 - Signal <y_dir> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <diff<20:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 10-bit adder for signal <Xn>.
    Found 12-bit adder for signal <del_X$add0000> created at line 15.
    Found 22-bit adder for signal <del_Xf>.
    Found 12-bit adder for signal <del_Y$add0000> created at line 17.
    Found 12-bit subtractor for signal <del_Y$sub0000> created at line 17.
    Found 22-bit adder for signal <diff>.
    Found 1-bit xor2 for signal <p_or_n>.
    Found 10-bit addsub for signal <Yn$share0000> created at line 31.
    Summary:
	inferred   7 Adder/Subtractor(s).
Unit <point_gen> synthesized.


Synthesizing Unit <display_top_level>.
    Related source file is "src/DVI/display_top_level.v".
WARNING:Xst:646 - Signal <pixel_y> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pixel_x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <comp_sync> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit tristate buffer for signal <sda_tri>.
    Found 1-bit tristate buffer for signal <scl_tri>.
    Summary:
	inferred   2 Tristate(s).
Unit <display_top_level> synthesized.


Synthesizing Unit <frame_cell>.
    Related source file is "src/FrameBuffer/frame_cell.v".
Unit <frame_cell> synthesized.


Synthesizing Unit <spart_top_level>.
    Related source file is "src/SPART/spart_top_level.v".
Unit <spart_top_level> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "src/CPU/cpu.v".
Unit <cpu> synthesized.


Synthesizing Unit <matrix_top>.
    Related source file is "src/MATRIX/matrix_top.v".
WARNING:Xst:1305 - Output <writing> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <lst_stored_obj_vld> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <lst_stored_obj_out>.
    Found 1-bit register for signal <obj_mem_full_out>.
    Found 1-bit register for signal <changed>.
    Summary:
	inferred   7 D-type flip-flop(s).
Unit <matrix_top> synthesized.


Synthesizing Unit <clipping_top>.
    Related source file is "src/CLIPPER/clipping_top.v".
WARNING:Xst:646 - Signal <y1_out_f1<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <y0_out_f1<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x1_out_f1<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <x0_out_f1<15:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <quotient> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <f1_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <f0_full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <end_refresh> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <color_out_f1<7:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <clr_changed>.
    Found 1-bit register for signal <end_of_obj>.
    Found 1-bit register for signal <vld>.
    Found 1-bit register for signal <end_obj>.
    Found 7-bit comparator not equal for signal <end_obj$cmp_ne0001> created at line 192.
    Found 1-bit register for signal <end_obj_d>.
    Found 1-bit register for signal <end_obj_dd>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clipping_top> synthesized.


Synthesizing Unit <LINE_GENERATOR>.
    Related source file is "src/rasterizer/line_generator.v".
WARNING:Xst:646 - Signal <valid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <CAP_REG<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 221 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 16                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst                       (negative)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <current_x>.
    Found 10-bit adder for signal <current_y>.
    Found 10-bit comparator equal for signal <final_line_point$cmp_eq0000> created at line 123.
    Found 10-bit comparator equal for signal <final_line_point$cmp_eq0001> created at line 123.
    Found 20-bit register for signal <temp_line>.
    Found 1-bit register for signal <valid_capture>.
    Found 10-bit up counter for signal <x>.
    Found 9-bit up counter for signal <y>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  21 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <LINE_GENERATOR> synthesized.


Synthesizing Unit <frame_buffer>.
    Related source file is "src/FrameBuffer/frame_buffer.v".
    Found 9-bit up counter for signal <dvi_height>.
    Found 10-bit up counter for signal <dvi_width>.
    Found 1-bit register for signal <mode>.
    Found 1-bit register for signal <next_mode>.
    Found 1-bit xor2 for signal <read_rast_pixel_rdy$xor0000> created at line 38.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <frame_buffer> synthesized.


Synthesizing Unit <Rasterizer_Top_Level>.
    Related source file is "src/rasterizer/Rasterizer_Top_Level.v".
    Found 46-bit register for signal <delay>.
    Summary:
	inferred  46 D-type flip-flop(s).
Unit <Rasterizer_Top_Level> synthesized.


Synthesizing Unit <dvi_framebuffer_top_level>.
    Related source file is "src/DVI_FrameBuffer/dvi_framebuffer_top_level.v".
Unit <dvi_framebuffer_top_level> synthesized.


Synthesizing Unit <cpu_vpu_top>.
    Related source file is "src/VPU_RTL/cpu_vpu_top.v".
WARNING:Xst:646 - Signal <writing> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <obj_mem_full_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <halt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clk_input_buf> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RO_VPU> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 3-bit register for signal <VPU_BACKGROUND_COLOR>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <cpu_vpu_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 128x80-bit dual-port RAM                              : 2
 32x144-bit dual-port RAM                              : 1
 512x16-bit dual-port RAM                              : 1
# ROMs                                                 : 4
 16x1-bit ROM                                          : 1
 16x64-bit ROM                                         : 1
 4x32-bit ROM                                          : 1
 8x24-bit ROM                                          : 1
# Multipliers                                          : 5
 16x16-bit multiplier                                  : 5
# Adders/Subtractors                                   : 61
 10-bit adder                                          : 5
 10-bit addsub                                         : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 4
 12-bit adder                                          : 3
 12-bit subtractor                                     : 1
 16-bit adder                                          : 18
 16-bit subtractor                                     : 12
 17-bit adder                                          : 2
 18-bit adder                                          : 4
 22-bit adder                                          : 2
 32-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 21
 10-bit up counter                                     : 2
 11-bit down counter                                   : 1
 16-bit down counter                                   : 1
 17-bit down counter                                   : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 7-bit up counter                                      : 5
 9-bit up counter                                      : 2
# Registers                                            : 402
 1-bit register                                        : 245
 10-bit register                                       : 3
 11-bit register                                       : 1
 12-bit register                                       : 1
 144-bit register                                      : 2
 16-bit register                                       : 105
 2-bit register                                        : 4
 20-bit register                                       : 1
 28-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 6
 44-bit register                                       : 1
 46-bit register                                       : 1
 5-bit register                                        : 8
 7-bit register                                        : 5
 8-bit register                                        : 10
 80-bit register                                       : 2
# Latches                                              : 3
 1-bit latch                                           : 2
 11-bit latch                                          : 1
# Comparators                                          : 34
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 3
 11-bit comparator lessequal                           : 1
 17-bit comparator greater                             : 4
 17-bit comparator less                                : 4
 2-bit comparator greatequal                           : 6
 2-bit comparator less                                 : 2
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 2
 5-bit comparator less                                 : 1
 7-bit comparator equal                                : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 12
 1-bit 32-to-1 multiplexer                             : 3
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 8-to-1 multiplexer                             : 4
 16-bit 32-to-1 multiplexer                            : 2
 16-bit 8-to-1 multiplexer                             : 1
# Tristates                                            : 4
 1-bit tristate buffer                                 : 2
 8-bit tristate buffer                                 : 2
# Xors                                                 : 12
 1-bit xor2                                            : 7
 16-bit xor2                                           : 1
 6-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <raster/LINE_GENERATOR/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <dfb_tl/display/u_dvi/c_state/FSM> on signal <c_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 001
 001   | 000
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
 111   | 100
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <SPART/spart0/txUnit/state/FSM> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <SPART/driver0/state/FSM> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 100
-------------------
Reading core <ipcore_dir/divider.ngc>.
Reading core <ipcore_dir/rast_mult.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/frame_cell_block.ngc>.
Reading core <ipcore_dir/fifo_xclk.ngc>.
Reading core <ipcore_dir/rast_fifo.ngc>.
Loading core <divider> for timing and area information for instance <div>.
Loading core <rast_mult> for timing and area information for instance <multdy_xi>.
Loading core <rast_mult> for timing and area information for instance <multdx_yi>.
Loading core <frame_cell_block> for timing and area information for instance <frame_mem>.
Loading core <fifo_xclk> for timing and area information for instance <fifo>.
Loading core <rast_fifo> for timing and area information for instance <rf>.
WARNING:Xst:1710 - FF/Latch <baud_rate> (without init value) has a constant value of 1 in block <driver0>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <SDA_BUFFER>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clip_obj_out_136> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_137> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_138> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_139> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_140> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_141> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_136> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_137> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_138> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_139> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_140> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_141> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <Data_out_10> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_11> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_12> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_13> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_14> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_15> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_26> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_27> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_28> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_29> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_30> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_31> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_42> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_43> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_44> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_45> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_46> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_47> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_58> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_59> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_60> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_61> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_62> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_63> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_67> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_68> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_69> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_70> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_71> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_72> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_73> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_74> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_75> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_76> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_77> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_78> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Data_out_79> of sequential type is unconnected in block <final_fifo>.

Synthesizing (advanced) Unit <aFifo>.
INFO:Xst:3226 - The RAM <Mram_Mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <Data_out>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 80-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <WClk>          | rise     |
    |     weA            | connected to signal <NextWriteAddressEn> | high     |
    |     addrA          | connected to signal <pNextWordToWrite> |          |
    |     diA            | connected to signal <Data_in>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 80-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <RClk>          | rise     |
    |     enB            | connected to signal <NextReadAddressEn> | high     |
    |     addrB          | connected to signal <pNextWordToRead> |          |
    |     doB            | connected to signal <Data_out>      |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <aFifo> synthesized (advanced).

Synthesizing (advanced) Unit <coeff_ROM>.
INFO:Xst:3044 - The ROM <Mrom__varindex0000> will be implemented as a read-only BLOCK RAM, absorbing the register: <_varindex0000>.
INFO:Xst:3225 - The RAM <Mrom__varindex0000> will be implemented as BLOCK RAM
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 64-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <addr>          |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <coeff_ROM> synthesized (advanced).

Synthesizing (advanced) Unit <cpu_memory>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_RAM> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <we>            | high     |
    |     addrA          | connected to signal <d_addr>        |          |
    |     diA            | connected to signal <wrt_data>      |          |
    |     doA            | connected to signal <read_data>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 16-bit                   |          |
    |     addrB          | connected to signal <i_addr>        |          |
    |     doB            | connected to signal <instr>         |          |
    -----------------------------------------------------------------------
Unit <cpu_memory> synthesized (advanced).

Synthesizing (advanced) Unit <div>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal quotient<15> may hinder XST clustering optimizations.
Unit <div> synthesized (advanced).

Synthesizing (advanced) Unit <matrix_mult>.
	Found pipelined multiplier on signal <mult_res1_y_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <reg_y>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult_res1_x_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <reg_x>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult_res2_x_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <reg_x>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mult_res2_y_mult0000>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <reg_y>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_mult_res1_y_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_mult_res1_x_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_mult_res2_x_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_mult_res2_y_mult0000 by adding 1 register level(s).
Unit <matrix_mult> synthesized (advanced).

Synthesizing (advanced) Unit <video_mem_unit>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 144-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <mat_wr_en>     | high     |
    |     addrA          | connected to signal <mat_addr>      |          |
    |     diA            | connected to signal <mat_obj_in>    |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 144-bit                   |          |
    |     addrB          | connected to signal <clip_addr>     |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <video_mem_unit> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 4
# RAMs                                                 : 5
 128x80-bit dual-port block RAM                        : 2
 16x64-bit single-port block RAM                       : 1
 32x144-bit dual-port distributed RAM                  : 1
 512x16-bit dual-port distributed RAM                  : 1
# ROMs                                                 : 3
 16x1-bit ROM                                          : 1
 4x32-bit ROM                                          : 1
 8x24-bit ROM                                          : 1
# Multipliers                                          : 5
 16x16-bit multiplier                                  : 1
 16x16-bit registered multiplier                       : 4
# Adders/Subtractors                                   : 61
 10-bit adder                                          : 5
 10-bit addsub                                         : 1
 11-bit adder                                          : 2
 11-bit subtractor                                     : 4
 12-bit adder                                          : 3
 12-bit subtractor                                     : 1
 16-bit adder                                          : 18
 16-bit subtractor                                     : 12
 17-bit adder                                          : 2
 18-bit adder                                          : 4
 22-bit adder                                          : 2
 31-bit adder                                          : 2
 4-bit adder                                           : 1
 5-bit adder                                           : 2
 7-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 21
 10-bit up counter                                     : 2
 11-bit down counter                                   : 1
 16-bit down counter                                   : 1
 17-bit down counter                                   : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 3-bit up counter                                      : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 3
 5-bit up counter                                      : 1
 7-bit up counter                                      : 5
 9-bit up counter                                      : 2
# Registers                                            : 2533
 Flip-Flops                                            : 2533
# Latches                                              : 3
 1-bit latch                                           : 2
 11-bit latch                                          : 1
# Comparators                                          : 34
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 4
 10-bit comparator less                                : 3
 11-bit comparator lessequal                           : 1
 17-bit comparator greater                             : 4
 17-bit comparator less                                : 4
 2-bit comparator greatequal                           : 6
 2-bit comparator less                                 : 2
 3-bit comparator greater                              : 1
 3-bit comparator lessequal                            : 1
 5-bit comparator equal                                : 2
 5-bit comparator less                                 : 1
 7-bit comparator equal                                : 2
 7-bit comparator not equal                            : 1
# Multiplexers                                         : 12
 1-bit 32-to-1 multiplexer                             : 3
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 8-to-1 multiplexer                             : 4
 16-bit 32-to-1 multiplexer                            : 2
 16-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 12
 1-bit xor2                                            : 7
 16-bit xor2                                           : 1
 6-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <baud_rate> (without init value) has a constant value of 1 in block <driver>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDA_BUFFER_0> (without init value) has a constant value of 0 in block <dvi_ifc>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <GrayCount_out_0> in Unit <GrayCounter> is equivalent to the following FF/Latch, which will be removed : <BinaryCount_1> 
WARNING:Xst:2042 - Unit driver: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.
WARNING:Xst:2042 - Unit bus_interface: 8 internal tristates are replaced by logic (pull-up yes): databus<0>, databus<1>, databus<2>, databus<3>, databus<4>, databus<5>, databus<6>, databus<7>.
WARNING:Xst:1906 - Unit spart is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit bus_interface is merged (output ports from interface drive multi-sources)
WARNING:Xst:1906 - Unit driver is merged (output ports from interface drive multi-sources)

Optimizing unit <cpu_vpu_top> ...

Optimizing unit <memory_writeback> ...

Optimizing unit <point_swapback> ...

Optimizing unit <logic_time_wrapper> ...

Optimizing unit <video_mem_unit> ...

Optimizing unit <baud_gen> ...

Optimizing unit <rx_unit> ...

Optimizing unit <find_rising_edge> ...

Optimizing unit <instruction_fetch> ...

Optimizing unit <cpu_memory> ...

Optimizing unit <VPU_register> ...

Optimizing unit <control_unit> ...

Optimizing unit <register_file> ...

Optimizing unit <alu> ...

Optimizing unit <branch_unit> ...

Optimizing unit <matrix_data> ...

Optimizing unit <coeff_ROM> ...

Optimizing unit <clipping_timing_logic> ...

Optimizing unit <clipping_line_handler> ...

Optimizing unit <GrayCounter> ...

Optimizing unit <raster_input_stage> ...

Optimizing unit <steep_calculator> ...

Optimizing unit <point_swapper> ...

Optimizing unit <color_palette> ...

Optimizing unit <vga_logic> ...

Optimizing unit <clkgen> ...

Optimizing unit <clipping_algo> ...

Optimizing unit <point_gen> ...

Optimizing unit <frame_cell> ...

Optimizing unit <object_unit> ...

Optimizing unit <tx_unit> ...

Optimizing unit <matrix_state> ...

Optimizing unit <clipping_control> ...

Optimizing unit <dvi_ifc> ...

Optimizing unit <spart_cpu_interface> ...

Optimizing unit <instruction_decode_execute> ...

Optimizing unit <matrix_mult> ...

Optimizing unit <aFifo> ...

Optimizing unit <LINE_GENERATOR> ...

Optimizing unit <frame_buffer> ...

Optimizing unit <display_top_level> ...

Optimizing unit <cpu> ...

Optimizing unit <matrix_top> ...

Optimizing unit <clipping_top> ...

Optimizing unit <Rasterizer_Top_Level> ...

Optimizing unit <spart_top_level> ...

Optimizing unit <dvi_framebuffer_top_level> ...
WARNING:Xst:2677 - Node <clip_obj_out_136> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_137> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_138> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_139> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_140> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <clip_obj_out_141> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_136> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_137> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_138> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_139> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_140> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <mat_obj_out_141> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <Mram_ram138> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <Mram_ram137> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <Mram_ram139> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <Mram_ram140> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <Mram_ram141> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <Mram_ram142> of sequential type is unconnected in block <mem_unit>.
WARNING:Xst:2677 - Node <lst_stored_obj_vld> of sequential type is unconnected in block <obj>.
WARNING:Xst:2677 - Node <RO_out_0> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_1> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_2> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_3> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_4> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_5> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_6> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_7> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_8> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_9> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_10> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_11> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_12> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_13> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_14> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <RO_out_15> of sequential type is unconnected in block <VPU_data_out>.
WARNING:Xst:2677 - Node <DEX_mem_re> of sequential type is unconnected in block <DEX>.
WARNING:Xst:2677 - Node <DEX_halt> of sequential type is unconnected in block <DEX>.
WARNING:Xst:2677 - Node <obj_mem_full_out> of sequential type is unconnected in block <mat>.
WARNING:Xst:2677 - Node <Mram_Mem3> of sequential type is unconnected in block <final_fifo>.
WARNING:Xst:2677 - Node <Done> of sequential type is unconnected in block <u_dvi>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu_vpu_top, actual ratio is 2.
INFO:Xst:2260 - The FF/Latch <blk00000350> in Unit <blk00000003> is equivalent to the following 47 FFs/Latches : <blk00000351> <blk00000352> <blk00000353> <blk00000354> <blk00000355> <blk00000356> <blk00000357> <blk00000358> <blk00000359> <blk0000035a> <blk0000035b> <blk0000035c> <blk0000035d> <blk0000035e> <blk0000035f> <blk00000360> <blk00000361> <blk00000362> <blk00000363> <blk00000364> <blk00000365> <blk00000366> <blk00000367> <blk00000368> <blk00000369> <blk0000036a> <blk0000036b> <blk0000036c> <blk0000036d> <blk0000036e> <blk0000036f> <blk00000370> <blk00000371> <blk00000372> <blk00000373> <blk00000374> <blk00000375> <blk00000376> <blk00000377> <blk00000378> <blk00000379> <blk0000037a> <blk0000037b> <blk0000037c> <blk0000037d> <blk0000037e> <blk0000037f> 
INFO:Xst:2260 - The FF/Latch <blk000002b2> in Unit <blk00000003> is equivalent to the following 12 FFs/Latches : <blk000002b3> <blk000002b4> <blk000002b5> <blk000002b6> <blk000002b7> <blk000002b8> <blk000002b9> <blk000002ba> <blk000002bb> <blk000002bc> <blk000002bd> <blk000002be> 
INFO:Xst:2260 - The FF/Latch <blk0000026f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000270> 
INFO:Xst:2260 - The FF/Latch <blk000002d0> in Unit <blk00000003> is equivalent to the following 15 FFs/Latches : <blk000002d1> <blk000002d2> <blk000002d3> <blk000002d4> <blk000002d5> <blk000002d6> <blk000002d7> <blk000002d8> <blk000002d9> <blk000002da> <blk000002db> <blk000002dc> <blk000002dd> <blk000002de> <blk000002df> 
INFO:Xst:2260 - The FF/Latch <blk000002ef> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002f0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <rf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <rf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <blk000002d0> in Unit <blk00000003> is equivalent to the following 15 FFs/Latches : <blk000002d1> <blk000002d2> <blk000002d3> <blk000002d4> <blk000002d5> <blk000002d6> <blk000002d7> <blk000002d8> <blk000002d9> <blk000002da> <blk000002db> <blk000002dc> <blk000002dd> <blk000002de> <blk000002df> 
INFO:Xst:2260 - The FF/Latch <blk000002b2> in Unit <blk00000003> is equivalent to the following 12 FFs/Latches : <blk000002b3> <blk000002b4> <blk000002b5> <blk000002b6> <blk000002b7> <blk000002b8> <blk000002b9> <blk000002ba> <blk000002bb> <blk000002bc> <blk000002bd> <blk000002be> 
INFO:Xst:2260 - The FF/Latch <blk000002ef> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk000002f0> 
INFO:Xst:2260 - The FF/Latch <blk00000350> in Unit <blk00000003> is equivalent to the following 47 FFs/Latches : <blk00000351> <blk00000352> <blk00000353> <blk00000354> <blk00000355> <blk00000356> <blk00000357> <blk00000358> <blk00000359> <blk0000035a> <blk0000035b> <blk0000035c> <blk0000035d> <blk0000035e> <blk0000035f> <blk00000360> <blk00000361> <blk00000362> <blk00000363> <blk00000364> <blk00000365> <blk00000366> <blk00000367> <blk00000368> <blk00000369> <blk0000036a> <blk0000036b> <blk0000036c> <blk0000036d> <blk0000036e> <blk0000036f> <blk00000370> <blk00000371> <blk00000372> <blk00000373> <blk00000374> <blk00000375> <blk00000376> <blk00000377> <blk00000378> <blk00000379> <blk0000037a> <blk0000037b> <blk0000037c> <blk0000037d> <blk0000037e> <blk0000037f> 
INFO:Xst:2260 - The FF/Latch <blk0000026f> in Unit <blk00000003> is equivalent to the following FF/Latch : <blk00000270> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> in Unit <rf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <rf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <rf> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <fifo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2> in Unit <fifo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0> 

Final Macro Processing ...

Processing Unit <clipper> :
	Found 2-bit shift register for signal <end_obj_dd>.
Unit <clipper> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2697
 Flip-Flops                                            : 2697
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu_vpu_top.ngr
Top Level Output File Name         : cpu_vpu_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Soft

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 6938
#      GND                         : 26
#      INV                         : 99
#      LUT1                        : 101
#      LUT2                        : 826
#      LUT3                        : 781
#      LUT4                        : 563
#      LUT5                        : 1020
#      LUT6                        : 1637
#      MUXCY                       : 893
#      MUXF7                       : 87
#      VCC                         : 22
#      XORCY                       : 883
# FlipFlops/Latches                : 3878
#      FD                          : 496
#      FDC                         : 283
#      FDCE                        : 337
#      FDE                         : 1691
#      FDE_1                       : 512
#      FDP                         : 42
#      FDPE                        : 28
#      FDR                         : 9
#      FDRE                        : 443
#      FDRE_1                      : 3
#      FDRSE                       : 13
#      FDSE                        : 8
#      LD                          : 11
#      LDC                         : 2
# RAMS                             : 308
#      RAM128X1D                   : 64
#      RAM32X1D                    : 138
#      RAMB16                      : 1
#      RAMB18                      : 1
#      RAMB18SDP                   : 5
#      RAMB36_EXP                  : 98
#      RAMB36SDP_EXP               : 1
# Shift Registers                  : 156
#      SRLC16E                     : 155
#      SRLC32E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 24
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 19
#      OBUFT                       : 2
# DCM_ADVs                         : 1
#      DCM_ADV                     : 1
# DSPs                             : 17
#      DSP48E                      : 17
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            3878  out of  69120     5%  
 Number of Slice LUTs:                 5715  out of  69120     8%  
    Number used as Logic:              5027  out of  69120     7%  
    Number used as Memory:              688  out of  17920     3%  
       Number used as RAM:              532
       Number used as SRL:              156

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   7502
   Number with an unused Flip Flop:    3624  out of   7502    48%  
   Number with an unused LUT:          1787  out of   7502    23%  
   Number of fully used LUT-FF pairs:  2091  out of   7502    27%  
   Number of unique control sets:       160

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  23  out of    640     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:              104  out of    148    70%  
    Number using Block RAM only:        104
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  
 Number of DCM_ADVs:                      1  out of     12     8%  
 Number of DSP48Es:                      17  out of     64    26%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                       | Clock buffer(FF name)                                                                                                                                    | Load  |
-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clkin                                                              | DCM_ADV_INST:CLK0                                                                                                                                        | 4184  |
mat/state/nxt_st_not0001(mat/state/nxt_st_not00011:O)              | NONE(*)(mat/state/nxt_st_0)                                                                                                                              | 11    |
mat/multpath/cff_ROM/N1                                            | NONE(mat/multpath/cff_ROM/Mrom__varindex00001)                                                                                                           | 2     |
clipper/final_fifo/Set_Status(clipper/final_fifo/Set_Status1:O)    | NONE(*)(clipper/final_fifo/Status)                                                                                                                       | 1     |
clipper/initial_fifo/Set_Status(clipper/initial_fifo/Set_Status1:O)| NONE(*)(clipper/initial_fifo/Status)                                                                                                                     | 1     |
dfb_tl/fb/frame1/frame_mem/N1                                      | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 48    |
dfb_tl/fb/frame0/frame_mem/N1                                      | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)| 48    |
clkin                                                              | DCM_ADV_INST:CLKDV                                                                                                                                       | 162   |
-------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) These 3 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                | Buffer(FF name)                                                                                                                                                                                              | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
dfb_tl/fb/frame0/frame_mem/N1(dfb_tl/fb/frame0/frame_mem/XST_GND:G)                                                                                                                                                                                                                                           | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B)                                                     | 192   |
dfb_tl/fb/frame1/frame_mem/N1(dfb_tl/fb/frame1/frame_mem/XST_GND:G)                                                                                                                                                                                                                                           | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B)                                                     | 192   |
N0(XST_GND:G)                                                                                                                                                                                                                                                                                                 | NONE(SPART/driver0/data_received_reg_0)                                                                                                                                                                      | 102   |
mat/multpath/rst_n_inv(mat/multpath/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                       | NONE(mat/multpath/c11_0)                                                                                                                                                                                     | 96    |
dfb_tl/display/u_dvi/Reset_n_inv(dfb_tl/display/u_dvi/Reset_n_inv1_INV_0:O)                                                                                                                                                                                                                                   | NONE(dfb_tl/display/u_dvi/SCL_out)                                                                                                                                                                           | 79    |
raster/rst_inv(raster/rst_inv1_INV_0:O)                                                                                                                                                                                                                                                                       | NONE(raster/delay_0)                                                                                                                                                                                         | 52    |
obj/rst_n_inv(obj/rst_n_inv381_INV_0:O)                                                                                                                                                                                                                                                                       | NONE(obj/addr_0)                                                                                                                                                                                             | 47    |
raster/input_stage/rst_inv(raster/input_stage/rst_inv1_INV_0:O)                                                                                                                                                                                                                                               | NONE(raster/input_stage/line_cap_reg_0)                                                                                                                                                                      | 44    |
dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<1>(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_1:Q)                                                                                                                                       | NONE(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0)                                                                            | 36    |
dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<0>(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0:Q)                                                                                                                                       | NONE(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0)                                                                            | 36    |
clipper/timing/rst_n_inv(clipper/timing/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                   | NONE(clipper/timing/obj_num_0)                                                                                                                                                                               | 29    |
dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                       | NONE(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                   | 27    |
dfb_tl/display/_or0000(dfb_tl/display/_or00001:O)                                                                                                                                                                                                                                                             | NONE(dfb_tl/display/vgal1/pixel_x_0)                                                                                                                                                                         | 20    |
dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                       | NONE(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i)                                                                                        | 20    |
raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg<2>(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_2:Q)                                                                                                                                                           | NONE(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i)                                                                                                  | 16    |
mat/state/rst_n_inv(mat/state/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                             | NONE(mat/state/op_cen)                                                                                                                                                                                       | 15    |
raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg<1>(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1:Q)                                                                                                                                                           | NONE(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/count_0)                                                                                                             | 14    |
clipper/algo/rst_n_inv(clipper/algo/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                       | NONE(clipper/algo/clip_done)                                                                                                                                                                                 | 11    |
clipper/control/rst_n_inv(clipper/control/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                 | NONE(clipper/control/pop_cnt_0)                                                                                                                                                                              | 11    |
clipper/line_handler/rst_n_inv(clipper/line_handler/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                       | NONE(clipper/line_handler/clr_f0)                                                                                                                                                                            | 10    |
raster/rf/N0(raster/rf/XST_GND:G)                                                                                                                                                                                                                                                                             | NONE(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP)| 10    |
rst_n_inv(rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                                                 | NONE(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN)                                                                                                                      | 6     |
dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                         | NONE(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                      | 3     |
clipper/algo/div/blk00000003/sig00000066(clipper/algo/div/blk00000003/blk00000004:G)                                                                                                                                                                                                                          | NONE(clipper/algo/div/blk00000003/blk0000060e)                                                                                                                                                               | 2     |
dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                    | NONE(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i)                                                                                         | 2     |
dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                         | NONE(dfb_tl/display/fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_0)                                                                                                                      | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame0/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)| NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                    | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascadelata_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascadelatb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTLATB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascaderega_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGA)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/cascaderegb_tmp(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_B:CASCADEOUTREGB)  | NONE(dfb_tl/fb/frame1/frame_mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.CASCADED_PRIM36.TDP_T)                                                     | 2     |
raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_comb1:O)                                                                                                                                                             | NONE(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg_0)                                                                                                                                | 2     |
raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rst_d2:Q)                                                                                                                                                                        | NONE(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i)                                                                                                   | 2     |
clipper/final_fifo/PresetEmpty(clipper/final_fifo/PresetEmpty11:O)                                                                                                                                                                                                                                            | NONE(clipper/final_fifo/Empty_out)                                                                                                                                                                           | 1     |
clipper/final_fifo/PresetFull(clipper/final_fifo/PresetFull11:O)                                                                                                                                                                                                                                              | NONE(clipper/final_fifo/Full_out)                                                                                                                                                                            | 1     |
clipper/final_fifo/Status_or0000(clipper/final_fifo/Status_or00001:O)                                                                                                                                                                                                                                         | NONE(clipper/final_fifo/Status)                                                                                                                                                                              | 1     |
clipper/initial_fifo/PresetEmpty(clipper/initial_fifo/PresetEmpty11:O)                                                                                                                                                                                                                                        | NONE(clipper/initial_fifo/Empty_out)                                                                                                                                                                         | 1     |
clipper/initial_fifo/PresetFull(clipper/initial_fifo/PresetFull11:O)                                                                                                                                                                                                                                          | NONE(clipper/initial_fifo/Full_out)                                                                                                                                                                          | 1     |
clipper/initial_fifo/Status_or0000(clipper/initial_fifo/Status_or00001:O)                                                                                                                                                                                                                                     | NONE(clipper/initial_fifo/Status)                                                                                                                                                                            | 1     |
clipper/rst_n_inv(clipper/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                                 | NONE(clipper/end_obj)                                                                                                                                                                                        | 1     |
mat/rst_n_inv(mat/rst_n_inv1_INV_0:O)                                                                                                                                                                                                                                                                         | NONE(mat/changed)                                                                                                                                                                                            | 1     |
raster/LINE_GENERATOR/rst_inv(raster/LINE_GENERATOR/rst_inv1_INV_0:O)                                                                                                                                                                                                                                         | NONE(raster/LINE_GENERATOR/valid_capture)                                                                                                                                                                    | 1     |
raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb1:O)                                                                                                                                                             | NONE(raster/rf/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg_1)                                                                                                                                | 1     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 14.874ns (Maximum Frequency: 67.231MHz)
   Minimum input arrival time before clock: 3.127ns
   Maximum output required time after clock: 6.518ns
   Maximum combinational path delay: 4.962ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkin'
  Clock period: 14.874ns (frequency: 67.231MHz)
  Total number of paths / destination ports: 221838653 / 14134
-------------------------------------------------------------------------
Delay:               7.437ns (Levels of Logic = 13)
  Source:            CPU/DEX/regfile/R19_0 (FF)
  Destination:       CPU/DEX/FLAGS_2 (FF)
  Source Clock:      clkin falling
  Destination Clock: clkin rising

  Data Path: CPU/DEX/regfile/R19_0 to CPU/DEX/FLAGS_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.467   0.800  R19_0 (R19_0)
     LUT6:I2->O            1   0.094   0.789  Mmux_reg_data_1_7 (Mmux_reg_data_1_7)
     LUT6:I2->O            1   0.094   0.000  Mmux_reg_data_1_3 (Mmux_reg_data_1_3)
     MUXF7:I1->O           3   0.254   0.491  Mmux_reg_data_1_2_f7 (reg_data_1<0>)
     end scope: 'regfile'
     LUT3:I2->O            6   0.094   0.507  alu_op_1<0>1 (alu_op_1<0>)
     begin scope: 'ALU'
     LUT2:I1->O            1   0.094   0.000  Madd_ADD_result_raw_lut<0> (Madd_ADD_result_raw_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Madd_ADD_result_raw_cy<0> (Madd_ADD_result_raw_cy<0>)
     XORCY:CI->O           2   0.357   0.715  Madd_ADD_result_raw_xor<1> (ADD_result_raw<1>)
     LUT4:I1->O            1   0.094   0.480  Mmux_Z6105_SW0 (N12)
     LUT6:I5->O            1   0.094   0.973  Mmux_Z6105 (Mmux_Z6105)
     LUT6:I1->O            1   0.094   0.480  Mmux_Z61114 (Z)
     end scope: 'ALU'
     LUT5:I4->O            1   0.094   0.000  FLAGS_2_rstpot (FLAGS_2_rstpot)
     FDR:D                    -0.018          FLAGS_2
    ----------------------------------------
    Total                      7.437ns (2.202ns logic, 5.235ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkin'
  Total number of paths / destination ports: 409 / 409
-------------------------------------------------------------------------
Offset:              3.127ns (Levels of Logic = 4)
  Source:            rst_n (PAD)
  Destination:       dfb_tl/fb/dvi_width_0 (FF)
  Destination Clock: clkin rising

  Data Path: rst_n to dfb_tl/fb/dvi_width_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   0.818   0.462  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             15   0.238   0.557  rst_n_inv1_INV_0 (rst_n_inv)
     begin scope: 'dfb_tl'
     begin scope: 'fb'
     LUT3:I2->O           10   0.094   0.385  dvi_width_or00001 (dvi_width_or0000)
     FDRE:R                    0.573          dvi_width_0
    ----------------------------------------
    Total                      3.127ns (1.723ns logic, 1.404ns route)
                                       (55.1% logic, 44.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkin'
  Total number of paths / destination ports: 242 / 18
-------------------------------------------------------------------------
Offset:              6.518ns (Levels of Logic = 8)
  Source:            dfb_tl/display/vgal1/pixel_y_7 (FF)
  Destination:       D<11> (PAD)
  Source Clock:      clkin rising 0.3X

  Data Path: dfb_tl/display/vgal1/pixel_y_7 to D<11>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.471   0.811  pixel_y_7 (pixel_y_7)
     LUT4:I0->O            2   0.094   0.794  blank11 (N0)
     LUT5:I1->O           26   0.094   0.702  blank1 (blank)
     end scope: 'vgal1'
     begin scope: 'time_wrapper'
     LUT3:I1->O            1   0.094   0.576  pixel_r<7>1 (pixel_r<7>)
     end scope: 'time_wrapper'
     LUT3:I1->O            1   0.094   0.336  D<11>1 (D<11>)
     end scope: 'display'
     end scope: 'dfb_tl'
     OBUF:I->O                 2.452          D_11_OBUF (D<11>)
    ----------------------------------------
    Total                      6.518ns (3.299ns logic, 3.219ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.962ns (Levels of Logic = 6)
  Source:            rst_n (PAD)
  Destination:       dvi_rst (PAD)

  Data Path: rst_n to dvi_rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   0.818   0.462  rst_n_IBUF (rst_n_IBUF)
     INV:I->O             15   0.238   0.557  rst_n_inv1_INV_0 (rst_n_inv)
     begin scope: 'dfb_tl'
     begin scope: 'display'
     LUT2:I1->O            2   0.094   0.341  dvi_rst1 (dvi_rst)
     end scope: 'display'
     end scope: 'dfb_tl'
     OBUF:I->O                 2.452          dvi_rst_OBUF (dvi_rst)
    ----------------------------------------
    Total                      4.962ns (3.602ns logic, 1.360ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to div.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to div.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to multdy_xi.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to multdy_xi.
WARNING:Xst:616 - Invalid property "SYN_BLACK_BOX 1": Did not attach to multdx_yi.
WARNING:Xst:616 - Invalid property "SYN_NOPRUNE 1": Did not attach to multdx_yi.


Total REAL time to Xst completion: 159.00 secs
Total CPU time to Xst completion: 158.72 secs
 
--> 

Total memory usage is 584556 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  166 (   0 filtered)
Number of infos    :   56 (   0 filtered)

