NDSearch.OnPrefixDataLoaded("mem",["Variable","Section"],[["mem",,[["uvm_mem_shared_access_seq",,,,0,"File18:uvm_reg_mem_shared_access_seq.svh:uvm_mem_shared_access_seq.mem","SystemVerilogClass:uvm_mem_shared_access_seq:mem"],["uvm_mem_single_access_seq",,,,0,"File18:uvm_mem_access_seq.svh:uvm_mem_single_access_seq.mem","SystemVerilogClass:uvm_mem_single_access_seq:mem"],["uvm_mem_single_walk_seq",,,,0,"File18:uvm_mem_walk_seq.svh:uvm_mem_single_walk_seq.mem","SystemVerilogClass:uvm_mem_single_walk_seq:mem"]]],["mem_seq",,[["uvm_mem_access_seq",,,,0,"File18:uvm_mem_access_seq.svh:uvm_mem_access_seq.mem_seq","SystemVerilogClass:uvm_mem_access_seq:mem_seq"],["uvm_mem_walk_seq",,,,0,"File18:uvm_mem_walk_seq.svh:uvm_mem_walk_seq.mem_seq","SystemVerilogClass:uvm_mem_walk_seq:mem_seq"],["uvm_reg_mem_shared_access_seq",,,,0,"File18:uvm_reg_mem_shared_access_seq.svh:uvm_reg_mem_shared_access_seq.mem_seq","SystemVerilogClass:uvm_reg_mem_shared_access_seq:mem_seq"]]],["Memory",,[[,"Memory Access Test Sequence",,,1,"File18:uvm_mem_access_seq.svh:Memory_Access_Test_Sequence"],[,"Memory Allocation Manager",,,1,"File18:uvm_mem_mam.svh:Memory_Allocation_Manager"],[,"Memory Walking-Ones Test Sequences",,,1,"File18:uvm_mem_walk_seq.svh:Memory_Walking-Ones_Test_Sequences"],[,"Shared Register and Memory Access Test Sequences",,,1,"File18:uvm_reg_mem_shared_access_seq.svh:Shared_Register_and_Memory_Access_Test_Sequences"]]]]);