WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500098 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 23 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 5000119 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 46 sec)
Warmup finished CPU 0 instructions: 25000000 cycles: 6250120 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000000 cycles: 6250120 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 14855088 heartbeat IPC: 1.015 cumulative IPC: 0.5811 (Simulation time: 00 hr 01 min 31 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 32007479 heartbeat IPC: 0.583 cumulative IPC: 0.5824 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 49226968 heartbeat IPC: 0.5807 cumulative IPC: 0.5817 (Simulation time: 00 hr 03 min 45 sec)
Heartbeat CPU 0 instructions: 60000003 cycles: 66327193 heartbeat IPC: 0.5848 cumulative IPC: 0.5826 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 83608815 heartbeat IPC: 0.5786 cumulative IPC: 0.5817 (Simulation time: 00 hr 05 min 59 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 100723961 heartbeat IPC: 0.5843 cumulative IPC: 0.5822 (Simulation time: 00 hr 07 min 06 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 118007948 heartbeat IPC: 0.5786 cumulative IPC: 0.5816 (Simulation time: 00 hr 08 min 14 sec)
Heartbeat CPU 0 instructions: 100000001 cycles: 135218419 heartbeat IPC: 0.581 cumulative IPC: 0.5815 (Simulation time: 00 hr 09 min 21 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv383.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000001 cycles: 152305069 heartbeat IPC: 0.5853 cumulative IPC: 0.582 (Simulation time: 00 hr 10 min 28 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 169394812 heartbeat IPC: 0.5851 cumulative IPC: 0.5823 (Simulation time: 00 hr 11 min 34 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 171864678 cumulative IPC: 0.5819 (Simulation time: 00 hr 12 min 08 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 171864678 cumulative IPC: 0.5819 (Simulation time: 00 hr 12 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv383.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5819 instructions: 100000003 cycles: 171864678
CPU 0 Branch Prediction Accuracy: 67.28% MPKI: 57.54 Average ROB Occupancy at Mispredict: 3.557
Branch type MPKI
BRANCH_DIRECT_JUMP: 1.08
BRANCH_INDIRECT: 38.6
BRANCH_CONDITIONAL: 10.9
BRANCH_DIRECT_CALL: 2.91
BRANCH_INDIRECT_CALL: 2.28
BRANCH_RETURN: 1.81

L1D TOTAL        ACCESS:   34587724 HIT:   31275008 MISS:    3312716
L1D LOAD         ACCESS:   21124712 HIT:   19341230 MISS:    1783482
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   13458867 HIT:   11933620 MISS:    1525247
L1D TRANSLATION  ACCESS:       4145 HIT:        158 MISS:       3987
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 9.996 cycles
L1I TOTAL        ACCESS:   12086776 HIT:    4989071 MISS:    7097705
L1I LOAD         ACCESS:   12086776 HIT:    4989071 MISS:    7097705
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 9.347 cycles
L2C TOTAL        ACCESS:    8724641 HIT:    7976162 MISS:     748479
L2C LOAD         ACCESS:    7228154 HIT:    6584244 MISS:     643910
L2C RFO          ACCESS:     546995 HIT:     478432 MISS:      68563
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     945506 HIT:     912398 MISS:      33108
L2C TRANSLATION  ACCESS:       3986 HIT:       1088 MISS:       2898
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 31.76 cycles
LLC TOTAL        ACCESS:     811657 HIT:     765280 MISS:      46377
LLC LOAD         ACCESS:     643910 HIT:     625220 MISS:      18690
LLC RFO          ACCESS:      68563 HIT:      45061 MISS:      23502
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      96286 HIT:      92629 MISS:       3657
LLC TRANSLATION  ACCESS:       2898 HIT:       2370 MISS:        528
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 203.1 cycles
cpu0_DTLB TOTAL        ACCESS:   27669715 HIT:   26605600 MISS:    1064115
cpu0_DTLB LOAD         ACCESS:   27669715 HIT:   26605600 MISS:    1064115
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.832 cycles
cpu0_ITLB TOTAL        ACCESS:   10774786 HIT:    8853615 MISS:    1921171
cpu0_ITLB LOAD         ACCESS:   10774786 HIT:    8853615 MISS:    1921171
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 3.137 cycles
cpu0_STLB TOTAL        ACCESS:    1860298 HIT:    1856251 MISS:       4047
cpu0_STLB LOAD         ACCESS:    1860298 HIT:    1856251 MISS:       4047
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 92.38 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      21504
  ROW_BUFFER_MISS:      21193
 AVG DBUS CONGESTED CYCLE: 3.955
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        835
  FULL:      12595
