

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   52 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:32,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                       5 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     8 # Number of SP units (default=1)
-gpgpu_num_sfu_units                   32 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     1024:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            2 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    1 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  300 # 0 = unlimited (default); # entries per chip
-gpgpu_num_groups                       2 # number of containers (application equal partitions)
-gpgpu_dram_buswidth                   32 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_subarray_timing_opt 16:2:8:12:21:13:34:9:4:5:13:0:0 # DRAM subarray timing parameters = {nsa:sCCD:sRRD:sRCD:sRAS:sRP:sRC:sCL:sWL:sCDLR:sWR:sCCDL:sRTPL}
-rop_latency                          150 # ROP queue latency (default 85)
-dram_latency                         130 # DRAM latency (default 30)
-gpu_char                               0 # gpu char activated
-page_queue_size                     2048 # Size of the page queue
-tlb_flush_enable                       0 # Enabling TLB flush
-get_shader_warp_stat                    0 # Collect number of schedulable warps statistics in shader.cc
-tlb_flush_freq                  10000000 # If TLB flush is enabled, what is the frequency (per L1 cache accesse)
-page_stat_update_cycle               100000 # How often superpage stats are cleared (Default = 100k cycles)
-demotion_check_cycle               100000 # How often demotion is being checked for clearing (Default = 100k cycles)
-l1_tlb_invalidate_latency                   15 # Latency for L1 TLB invalidation (Default = 15 cycles)
-l2_tlb_invalidate_latency                  200 # Latency for L1 TLB invalidation (Default = 200 cycles)
-enable_PCIe                            0 # Enable PCIe latency (otherwise PCIe latency = 0)
-capture_VA                             0 # Tracing Virtual Address from the runs (true/false)
-va_trace_file                   VA.trace # Output file of the virtual address
-va_mask             11111222223333344444000000000000 # Mask of the virtual address for PT walk routine (should match with tlb_levels)
-page_mapping_policy                    1 # VA to PA mapping policy (default is 1 (random), 0 = for debugging
-pw_cache_enable                        0 # Enabling PW cache (0 = false, 1 = true)
-enable_subarray                        0 # Enabling Subarray (0 = false, 1 = true)
-channel_partition                      0 # Enabling Channel Partitioning (0 = false, 1 = policy 1, etc.)
-RC_enabled                             0 # Enable Row Clone
-LISA_enabled                           0 # Enable LISA
-MASA_enabled                           0 # Enabling Subarray (0 = false, 1 = true)
-SALP_enabled                           0 # Enabling Subarray (0 = false, 1 = true)
-interSA_latency                       50 # Inter subarray copy latency
-intraSA_latency                     1000 # Intra subarray copy latency
-lisa_latency                         100 # Intra subarray copy latency using LISA
-RCintraSA_latency                   1000 # Intra subarray copy latency using RC
-RCzero_latency                       100 # Zero a page latency using RC
-zero_latency                        1000 # Zeroing a page latency
-interBank_latency                   1000 # Copy a page across bank
-RCpsm_latency                       1000 # Copy a page across bank using RC psm
-bank_partition                         0 # Enabling Bank Partitioning (0 = false, 1 = policy 1, etc.)
-subarray_partition                     0 # Enabling Subarray Partitioning (0 = false, 1 = policy 1, etc.)
-pw_cache_latency                      10 # PW cache latency
-pw_cache_num_ports                     4 # Number of ports for the PW cache
-tlb_pw_cache_entries                   64 # Number of PW cache entries
-tlb_pw_cache_ways                      8 # Number of PW cache ways
-tlb_replacement_policy                    0 # TLB Replacement policy (0 = LRU (default), 1 = WID based
-tlb_replacement_hash_size                  127 # TLB Replacement policy hashed size for policy 3 and 4
-tlb_replacement_high_threshold                   20 # More than XX WID share this entry
-tlb_core_index                         0 # Scramble coreID to TLB Index bits
-tlb_prefetch                           0 # Enabling TLB Prefetch
-tlb_fixed_latency_enabled                    0 # Enabling TLB Fixed latency instead of consecutive DRAM requests (0=disable, 1=enable (applies to TLB miss))
-tlb_fixed_latency                    100 # If TLB latency is a fixed number, what is the latency (default = 100)
-tlb_L1_flush_cycles                 1000 # How long L1 TLB is blocked during TLB flush (default = 1000)
-tlb_L2_flush_cycles                50000 # How long L2 TLB is blocked during TLB flush (default = 50000)
-tlb_bypass_cache_flush_cycles                 1000 # How long bypass cache in L2 TLB is blocked during TLB flush (default = 1000)
-tlb_prefetch_set                      16 # If prefetch policy = 3, how many prefetch buffer set
-tlb_prefetch_buffer_size                   16 # TLB Prefetch buffer size (per core)
-capture_VA_map                         0 # Tracing Virtual Address from the runs (true/false)
-pt_file                     pt_map.trace # Input page table trace
-epoch_file                   epoch.trace # Input page table trace
-epoch_length                       10000 # Stat collection epoch length
-epoch_length                           1 # Stat collection epoch (true/false), default - true
-tlb_cache_depth                        0 # How many levels is the TLB cache
-tlb_victim_size                       32 # Size of the TLB victim cache
-tlb_victim_size_large                    8 # Size of the TLB victim cache for huge page
-l2_tlb_ways                           16 # L2 TLB ways total (shared)
-l2_tlb_ways_large                      8 # L2 huge page TLB ways total (shared)
-l2data_tlb_way_reset               100000 # When will L2 data TLB way yield to normal data
-tlb_cache_part                         0 # L2 partitioning for TLB
-l2_tlb_entries                      1024 # L2 TLB entires (total entries) (shared)
-l2_tlb_entries_large                  256 # L2 TLB entires for huge page (total entries) (shared)
-tlb_lookup_bypass                      0 # Bypass TLB lookup
-tlb_miss_rate_ratio                    2 # Safety need to avoid ping-ponging between not bypass and bypass TLB lookup
-tlb_stat_resets                     2000 # Reassign tokens every XX
-max_tlb_miss                           5 # Kicks in TLB bypass when TLB miss of (in percentage)
-tlb_bypass_initial_tokens                 1000 # Number of tokens available in TLB bypassing
-tlb_high_prio_level                    2 # At which level tlb gets more priority in DRAM
-tlb_dram_aware                         0 # DRAM treat tlb differently
-dram_switch_factor                   100 # DRAM policy 5, how often apps prioritization is switched (random factor = this_factor/100 ops (bw_factor), default = 100)
-dram_switch_max                     1000 # DRAM policy 5, maximum before DRAM sched switch the app, default = 1000)
-dram_switch_threshold                  100 # DRAM policy 5, threshold before DRAM sched switch the app, default = 100)
-dram_high_prio_chance                  100 # DRAM policy 6, how likely a data request goes into high prio queue (probability = concurrent_request/this number, default = 100)
-dram_scheduling_policy                    0 # DRAM scheduling policy (new for MASK), 0 = FR-FCFS, 1=FCFS
-dram_always_prioritize_app                  100 # DRAM always put request from this app to high priority queue (only for tlb_dram_aware policy 4: first app = 0, second app = 1, etc.
-max_DRAM_high_prio_wait                  100 # DRAM row coalescing for high_prio queue
-max_DRAM_high_prio_combo                    8 # How many consecutive high prio requests are issued
-dram_batch                             0 # Batch high priority DRAM requests (true/false)
-page_transfer_time                  1000 # PCIe latency to transfer a page (default = 1000)
-tlb_size                              64 # Size of TLB per SM
-tlb_size_large                        16 # Size of huge page TLB per SM
-tlb_prio_max_level                     0 # Max level of TLBs that gets high priority
-tlb_bypass_enabled                     0 # Bypass L2 Cache for TLB requests (0 = Disable, 1 = Static policy, 2 = dynamic policy using threshold)
-tlb_bypass_level                       2 # Bypass L2 cache for TLB level starting at N
-data_cache_bypass_threshold                   80 # Threshold used for bypassing L2 data cache for TLB-related requests (in percentage) for TLB L2 data cache bypass policy 2
-enable_page_coalescing                    0 # Enable page coalescing (default = 0)
-enable_compaction                      0 # Enable compaction (default = 0)
-enable_rctest                          0 # If set to 1, randomly send rowclone commands for testing (default = 0)
-compaction_probe_cycle               100000 # How frequency compaction probes DRAM (default = 100000)
-compaction_probe_additional_latency                    0 # Additional latency when probing, for testing purposes (default = 0)
-enable_costly_coalesce                    0 # Enable page coalescing even when there are pages from other app within the coalesce range (default = 0)
-page_coalesce_locality_thres                  101 # Threshold for locality (number of pages touched in the large page range, in percentage) to trigger page coalescing (default = 101 (i.e., impossible to happen)
-page_coalesce_hotness_thres                  100 # Threshold for hotness (how long this page is touched) before trigger coalescing, default = 100
-page_coalesce_lower_thres_offset                   10 # The gap in percentage between coalesce/demotion threshold in percentage, default = 10 percent of the threshold
-tlb_enabled                            1 # TLB and PT_walk enable (true/false)
-page_size_list              2097152:4096 # List of differing page sizes (in bytes) (default = 2MB and 4KB page sizes)
-dram_row_size                         12 # Size of a dram row buffer (factor of 2, 12 means 2^12, default = 4KB)
-DRAM_size                     3221225472 # Size of the DRAM
-DRAM_fragmentation                     0 # Initial fragmentation as percent of the DRAM
-DRAM_fragmentation_pages_per_frame                    1 # Number of pages to add to a fragmented frame
-page_evict_policy                      0 # Page eviction policy (0=app-LRU (default), 1=global-LRU, 2=victim)
-page_partition_policy                    0 # DRAM partitioning policy (default = 0)
-PCIe_queue_size                     2048 # Size of the PCIe queue
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx750Ti.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1137.0:1137.0:1137.0:2700.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int       6,12,13,13,210 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp         6,12,6,6,374 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,1,1,1,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,1,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
GPGPU-Sim: End of Configuration options:

DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # co72fa7fa1e69059d44b520f27b4197651  /home/chen/workspace/UVM/Mosaic/v3.x/pthread_benchmark/gpgpu_ptx_sim__mergedapps
lumn to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 2
addr_dec_mask[CHIP]  = 0000000000000100 	high:9 low:8
addr_dec_mask[BK]    = 000000000001c200 	high:17 low:9
addr_dec_mask[ROW]   = 000000001ffe0000 	high:29 low:17
addr_dec_mask[COL]   = 0000000000003cff 	high:14 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
addr_dec_mask[SUBARRAY] = 0000000000000000 	high:64 low:0
sub_partition_id_mask = 0000000000000000
Done parsing page_size list, the list is: [3221225472, 2097152, 4096, ]. Number of TLB levels = 4, base_page_size = 4096
Done parsing DRAM optionsGPGPU-Sim uArch: clock freqs: 1137000000.000000:1137000000.000000:1137000000.000000:2700000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000087950747581:0.00000000087950747581:0.00000000087950747581:0.00000000037037037037
Initialing GPGPU MMU. Called by gpgpu-sim entrypoint
Initializing MMU object
In gpgpu-sim entrypoint, done initialing GPGPU MMU, setting mmu in the gpu-sim-config
using DRAM size: 3221225472
using starting DRAM fragmentation: 0
using DRAM fragmentation pages per frame: 1
gpu_malloc starting pointer: 0x80000000
Initializing shader stats
Initializing memory stats
Initializing MMU
Initializing MMU object
Setting up page tables objects
Initializing page_table of level 0
Setting pointers current level 0 to the next page_table of level 1
Initializing page_table of level 1
Setting pointers current level 1 to the next page_table of level 2
Initializing page_table of level 2
Setting pointers current level 2 to the next page_table of level 3
Initializing page_table of level 3
Converting VA bitmask for page_table translation for level = 4, original string = 11111222223333344444000000000000, results = 1f000, mask_string = 00000000000000011111000000000000, pwcache_offset_mask = 1f000, mask_string = 00000000000000011111000000000000
Converting VA bitmask for page_table translation for level = 3, original string = 11111222223333344444000000000000, results = 3ff000, mask_string = 00000000001111111111000000000000, pwcache_offset_mask = 3e0000, mask_string = 00000000001111100000000000000000
Converting VA bitmask for page_table translation for level = 2, original string = 11111222223333344444000000000000, results = 7fff000, mask_string = 00000111111111111111000000000000, pwcache_offset_mask = 7c00000, mask_string = 00000111110000000000000000000000
Converting VA bitmask for page_table translation for level = 1, original string = 11111222223333344444000000000000, results = fffff000, mask_string = 11111111111111111111000000000000, pwcache_offset_mask = f8000000, mask_string = 11111000000000000000000000000000
Done setting up page tables, setting up DRAM physical layout
Done setting up MMU
Sending pending promotion/demotion requests to TLBs
Setting stat object in MMU
Setting stat object in DRAM layout
In gpgpu-sim entrypoint, done initializing gpgpu-sim
In gpgpu-sim entrypoint, done initializing gpgpu-sim stream manager
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=LUH/lulesh.cu
self exe links to: /home/chen/workspace/UVM/Mosaic/v3.x/pthread_benchmark/gpgpu_ptx_sim__mergedapps
Running md5sum using "md5sum /home/chen/workspace/UVM/Mosaic/v3.x/pthread_benchmark/gpgpu_ptx_sim__mergedapps "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/chen/workspace/UVM/Mosaic/v3.x/pthread_benchmark/gpgpu_ptx_sim__mergedapps > _cuobjdump_complete_output_JJeHaa"
Parsing file _cuobjdump_complete_output_JJeHaa
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: LUH/lulesh.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: LUH/lulesh.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: SPMV/main_spmv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: SPMV/main_spmv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: TRD/Triad.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: TRD/Triad.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: SCAN/Scan.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: SCAN/Scan.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CFD/euler3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: CFD/euler3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: SC/streamcluster_cuda.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: SC/streamcluster_cuda.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: QTC/QTC.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_7.ptx
Adding arch: sm_20
Adding identifier: QTC/QTC.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: RED/Reduction.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_8.ptx
Adding arch: sm_20
Adding identifier: RED/Reduction.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: RAY/rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_9.ptx
Adding arch: sm_20
Adding identifier: RAY/rayTracing.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: LIB/libor.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_10.ptx
Adding arch: sm_20
Adding identifier: LIB/libor.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: CONS/convolutionSeparable.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_11.ptx
Adding arch: sm_20
Adding identifier: CONS/convolutionSeparable.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: BP/backprop_cuda.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_12.ptx
Adding arch: sm_20
Adding identifier: BP/backprop_cuda.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: SAD/main_sad.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_13.ptx
Adding arch: sm_20
Adding identifier: SAD/main_sad.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: LUD/cuda/lud.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_14.ptx
Adding arch: sm_20
Adding identifier: LUD/cuda/lud.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: SRAD/main_srad.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_15.ptx
Adding arch: sm_20
Adding identifier: SRAD/main_srad.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: FFT/fft.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_16.ptx
Adding arch: sm_20
Adding identifier: FFT/fft.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: LPS/laplace3d.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_17.ptx
Adding arch: sm_20
Adding identifier: LPS/laplace3d.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: FWT/fastWalshTransform.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_18.ptx
Adding arch: sm_20
Adding identifier: FWT/fastWalshTransform.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: NN/NN.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_19.ptx
Adding arch: sm_20
Adding identifier: NN/NN.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: NW/needle.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_20.ptx
Adding arch: sm_20
Adding identifier: NW/needle.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: SCP/scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_21.ptx
Adding arch: sm_20
Adding identifier: SCP/scalarProd.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: JPEG/dct8x8.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_22.ptx
Adding arch: sm_20
Adding identifier: JPEG/dct8x8.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: BFS2/bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_23.ptx
Adding arch: sm_20
Adding identifier: BFS2/bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: GUPS/CudaRandomAccess.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_24.ptx
Adding arch: sm_20
Adding identifier: GUPS/CudaRandomAccess.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: HISTO/histogram256.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_25.ptx
Adding arch: sm_20
Adding identifier: HISTO/histogram256.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: 3DS/threeDS.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_26.ptx
Adding arch: sm_20
Adding identifier: 3DS/threeDS.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: MM/mm.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_27.ptx
Adding arch: sm_20
Adding identifier: MM/mm.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: HS/hotspot.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_28.ptx
Adding arch: sm_20
Adding identifier: HS/hotspot.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: BLK/BlackScholes.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_29.ptx
Adding arch: sm_20
Adding identifier: BLK/BlackScholes.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z34CalcHydroConstraintForElems_kernelidPiPdS0_ : hostFun 0x0x4300ad, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9reduceMinIdLi256EEvPT_i" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9reduceMinIdLi256EEvPT_i" from 0x8 to 0xc
GPGPU-Sim PTX: instruction assembly for function '_Z9reduceMinIdLi256EEvPT_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9reduceMinIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding dominators for '_Z9reduceMinIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9reduceMinIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z9reduceMinIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9reduceMinIdLi256EEvPT_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9reduceMinIdLi256EEvPT_i'...
GPGPU-Sim PTX: reconvergence points for _Z9reduceMinIdLi256EEvPT_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:68) @%p1 bra $Lt_0_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x070 (_1.ptx:79) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x088 (_1.ptx:82) @%p2 bra $Lt_0_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0c8 (_1.ptx:93) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:96) @%p3 bra $Lt_0_38402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:168) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x118 (_1.ptx:103) @!%p4 bra $Lt_0_39170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:110) st.volatile.f64 [%rd5+0], %fd9;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x128 (_1.ptx:106) bra.uni $Lt_0_38914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x138 (_1.ptx:110) st.volatile.f64 [%rd5+0], %fd9;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x158 (_1.ptx:114) @!%p5 bra $Lt_0_39682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:121) st.volatile.f64 [%rd5+0], %fd12;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x168 (_1.ptx:117) bra.uni $Lt_0_39426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178 (_1.ptx:121) st.volatile.f64 [%rd5+0], %fd12;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @!%p6 bra $Lt_0_40194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:132) st.volatile.f64 [%rd5+0], %fd15;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1a8 (_1.ptx:128) bra.uni $Lt_0_39938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:132) st.volatile.f64 [%rd5+0], %fd15;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1d8 (_1.ptx:136) @!%p7 bra $Lt_0_40706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8 (_1.ptx:143) st.volatile.f64 [%rd5+0], %fd18;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1e8 (_1.ptx:139) bra.uni $Lt_0_40450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8 (_1.ptx:143) st.volatile.f64 [%rd5+0], %fd18;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x218 (_1.ptx:147) @!%p8 bra $Lt_0_41218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) st.volatile.f64 [%rd5+0], %fd21;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x228 (_1.ptx:150) bra.uni $Lt_0_40962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x238 (_1.ptx:154) st.volatile.f64 [%rd5+0], %fd21;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x258 (_1.ptx:158) @!%p9 bra $Lt_0_41730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278 (_1.ptx:165) st.volatile.f64 [%rd5+0], %fd24;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x268 (_1.ptx:161) bra.uni $Lt_0_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x278 (_1.ptx:165) st.volatile.f64 [%rd5+0], %fd24;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9reduceMinIdLi256EEvPT_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9reduceMinIdLi256EEvPT_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z30InitStressTermsForElems_kerneliPdS_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c0 (_1.ptx:193) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360 (_1.ptx:216) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30InitStressTermsForElems_kerneliPdS_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3a0 (_1.ptx:251) @%p1 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1de8 (_1.ptx:1158) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1e28 (_1.ptx:1186) @%p1 bra $Lt_3_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc8 (_1.ptx:1248) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1e68 (_1.ptx:1195) @%p2 bra $Lt_3_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f78 (_1.ptx:1236) mul.lo.u64 %rd17, %rd1, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f50 (_1.ptx:1228) @%p3 bra $Lt_3_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f58 (_1.ptx:1229) bra.uni $Lt_3_2562;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f58 (_1.ptx:1229) bra.uni $Lt_3_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f78 (_1.ptx:1236) mul.lo.u64 %rd17, %rd1, 8;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2008 (_1.ptx:1276) @%p1 bra $Lt_4_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21d8 (_1.ptx:1344) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2048 (_1.ptx:1285) @%p2 bra $Lt_4_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2158 (_1.ptx:1326) mul.lo.u64 %rd17, %rd1, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2130 (_1.ptx:1318) @%p3 bra $Lt_4_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2138 (_1.ptx:1319) bra.uni $Lt_4_2562;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2138 (_1.ptx:1319) bra.uni $Lt_4_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2158 (_1.ptx:1326) mul.lo.u64 %rd17, %rd1, 8;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "shm_array" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2348 (_1.ptx:1426) @%p2 bra $Lt_5_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2390 (_1.ptx:1441) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2378 (_1.ptx:1434) bra.uni $Lt_5_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2390 (_1.ptx:1441) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x23d8 (_1.ptx:1450) @!%p3 bra $Lt_5_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2400 (_1.ptx:1456) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2418 (_1.ptx:1459) @!%p4 bra $Lt_5_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2440 (_1.ptx:1465) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2458 (_1.ptx:1468) @!%p5 bra $Lt_5_50690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2480 (_1.ptx:1474) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x24c0 (_1.ptx:1483) @!%p3 bra $Lt_5_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24e8 (_1.ptx:1489) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x24f0 (_1.ptx:1490) @!%p4 bra $Lt_5_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2518 (_1.ptx:1496) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2520 (_1.ptx:1497) @!%p5 bra $Lt_5_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2548 (_1.ptx:1503) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2570 (_1.ptx:1509) @!%p3 bra $Lt_5_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2598 (_1.ptx:1515) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x25a0 (_1.ptx:1516) @!%p4 bra $Lt_5_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c8 (_1.ptx:1522) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x25d0 (_1.ptx:1523) @!%p5 bra $Lt_5_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f8 (_1.ptx:1529) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x26c0 (_1.ptx:1556) @%p7 bra $Lt_5_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_1.ptx:1571) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x26f0 (_1.ptx:1564) bra.uni $Lt_5_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_1.ptx:1571) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2720 (_1.ptx:1574) @!%p3 bra $Lt_5_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2748 (_1.ptx:1580) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2750 (_1.ptx:1581) @!%p4 bra $Lt_5_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2778 (_1.ptx:1587) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2780 (_1.ptx:1588) @!%p5 bra $Lt_5_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27a8 (_1.ptx:1594) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x27d0 (_1.ptx:1600) @!%p3 bra $Lt_5_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27f8 (_1.ptx:1606) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2800 (_1.ptx:1607) @!%p4 bra $Lt_5_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2828 (_1.ptx:1613) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2830 (_1.ptx:1614) @!%p5 bra $Lt_5_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2858 (_1.ptx:1620) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2880 (_1.ptx:1626) @!%p3 bra $Lt_5_57858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28a8 (_1.ptx:1632) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x28b0 (_1.ptx:1633) @!%p4 bra $Lt_5_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28d8 (_1.ptx:1639) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x28e0 (_1.ptx:1640) @!%p5 bra $Lt_5_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2908 (_1.ptx:1646) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x2970 (_1.ptx:1662) @%p8 bra $Lt_5_87810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:1686) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x2988 (_1.ptx:1665) @%p9 bra $Lt_5_87810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:1686) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x29a0 (_1.ptx:1668) @%p10 bra $Lt_5_87810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:1686) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x29a8 (_1.ptx:1669) @!%p6 bra $L_5_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:1686) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x29d8 (_1.ptx:1679) bra.uni $L_5_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f0 (_1.ptx:1686) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x2a08 (_1.ptx:1689) @!%p3 bra $Lt_5_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a30 (_1.ptx:1695) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x2a38 (_1.ptx:1696) @!%p4 bra $Lt_5_59906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a60 (_1.ptx:1702) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x2a68 (_1.ptx:1703) @!%p5 bra $Lt_5_60418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:1709) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x2ab8 (_1.ptx:1715) @!%p3 bra $Lt_5_60930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ae0 (_1.ptx:1721) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x2ae8 (_1.ptx:1722) @!%p4 bra $Lt_5_61442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b10 (_1.ptx:1728) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x2b18 (_1.ptx:1729) @!%p5 bra $Lt_5_61954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b40 (_1.ptx:1735) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x2b68 (_1.ptx:1741) @!%p3 bra $Lt_5_62466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b90 (_1.ptx:1747) bar.sync 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x2b98 (_1.ptx:1748) @!%p4 bra $Lt_5_62978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc0 (_1.ptx:1754) bar.sync 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:1755) @!%p5 bra $Lt_5_63490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bf0 (_1.ptx:1761) bar.sync 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x2c58 (_1.ptx:1777) @%p11 bra $Lt_5_88578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_1.ptx:1801) bar.sync 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x2c70 (_1.ptx:1780) @%p12 bra $Lt_5_88578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_1.ptx:1801) bar.sync 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x2c88 (_1.ptx:1783) @%p13 bra $Lt_5_88578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_1.ptx:1801) bar.sync 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x2c90 (_1.ptx:1784) @!%p6 bra $L_5_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_1.ptx:1801) bar.sync 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x2cc0 (_1.ptx:1794) bra.uni $L_5_47874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd8 (_1.ptx:1801) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x2cf0 (_1.ptx:1804) @!%p3 bra $Lt_5_64002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d18 (_1.ptx:1810) bar.sync 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x2d20 (_1.ptx:1811) @!%p4 bra $Lt_5_64514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d48 (_1.ptx:1817) bar.sync 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x2d50 (_1.ptx:1818) @!%p5 bra $Lt_5_65026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d78 (_1.ptx:1824) bar.sync 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x2da0 (_1.ptx:1830) @!%p3 bra $Lt_5_65538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dc8 (_1.ptx:1836) bar.sync 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x2dd0 (_1.ptx:1837) @!%p4 bra $Lt_5_66050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2df8 (_1.ptx:1843) bar.sync 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2e00 (_1.ptx:1844) @!%p5 bra $Lt_5_66562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:1850) bar.sync 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2e50 (_1.ptx:1856) @!%p3 bra $Lt_5_67074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e78 (_1.ptx:1862) bar.sync 0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2e80 (_1.ptx:1863) @!%p4 bra $Lt_5_67586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ea8 (_1.ptx:1869) bar.sync 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x2eb0 (_1.ptx:1870) @!%p5 bra $Lt_5_68098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ed8 (_1.ptx:1876) bar.sync 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x2f58 (_1.ptx:1897) @%p14 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3168 (_1.ptx:1982) ld.param.u64 %rd30, [__cudaparm__Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S__nodelist];
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2f78 (_1.ptx:1901) @%p15 bra $Lt_5_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3168 (_1.ptx:1982) ld.param.u64 %rd30, [__cudaparm__Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S__nodelist];
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2f88 (_1.ptx:1905) bra.uni $LDWendi___finite_188_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3168 (_1.ptx:1982) ld.param.u64 %rd30, [__cudaparm__Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S__nodelist];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:1916) @%p16 bra $Lt_5_68866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3008 (_1.ptx:1929) shl.b32 %r47, %r40, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2ff8 (_1.ptx:1924) bra.uni $Lt_5_68610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3008 (_1.ptx:1929) shl.b32 %r47, %r40, 1;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x3200 (_1.ptx:2003) @!%p3 bra $Lt_5_69122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3228 (_1.ptx:2009) bar.sync 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x3230 (_1.ptx:2010) @!%p4 bra $Lt_5_69634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3258 (_1.ptx:2016) bar.sync 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x3260 (_1.ptx:2017) @!%p5 bra $Lt_5_70146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3288 (_1.ptx:2023) bar.sync 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x32c8 (_1.ptx:2033) @!%p3 bra $Lt_5_70658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32f0 (_1.ptx:2039) bar.sync 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x32f8 (_1.ptx:2040) @!%p4 bra $Lt_5_71170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3320 (_1.ptx:2046) bar.sync 0;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x3328 (_1.ptx:2047) @!%p5 bra $Lt_5_71682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3350 (_1.ptx:2053) bar.sync 0;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x3388 (_1.ptx:2062) @!%p3 bra $Lt_5_72194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b0 (_1.ptx:2068) bar.sync 0;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x33b8 (_1.ptx:2069) @!%p4 bra $Lt_5_72706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33e0 (_1.ptx:2075) bar.sync 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x33e8 (_1.ptx:2076) @!%p5 bra $Lt_5_73218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3410 (_1.ptx:2082) bar.sync 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x3448 (_1.ptx:2091) @!%p3 bra $Lt_5_73730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3470 (_1.ptx:2097) bar.sync 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x3478 (_1.ptx:2098) @!%p4 bra $Lt_5_74242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34a0 (_1.ptx:2104) bar.sync 0;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x34a8 (_1.ptx:2105) @!%p5 bra $Lt_5_74754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34d0 (_1.ptx:2111) bar.sync 0;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x3548 (_1.ptx:2129) @!%p3 bra $Lt_5_75266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3570 (_1.ptx:2135) bar.sync 0;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x3578 (_1.ptx:2136) @!%p4 bra $Lt_5_75778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35a0 (_1.ptx:2142) bar.sync 0;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x35a8 (_1.ptx:2143) @!%p5 bra $Lt_5_76290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35d0 (_1.ptx:2149) bar.sync 0;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x3610 (_1.ptx:2159) @!%p3 bra $Lt_5_76802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3638 (_1.ptx:2165) bar.sync 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x3640 (_1.ptx:2166) @!%p4 bra $Lt_5_77314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3668 (_1.ptx:2172) bar.sync 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x3670 (_1.ptx:2173) @!%p5 bra $Lt_5_77826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3698 (_1.ptx:2179) bar.sync 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x36d0 (_1.ptx:2188) @!%p3 bra $Lt_5_78338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x36f8 (_1.ptx:2194) bar.sync 0;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x3700 (_1.ptx:2195) @!%p4 bra $Lt_5_78850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3728 (_1.ptx:2201) bar.sync 0;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x3730 (_1.ptx:2202) @!%p5 bra $Lt_5_79362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3758 (_1.ptx:2208) bar.sync 0;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x3790 (_1.ptx:2217) @!%p3 bra $Lt_5_79874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37b8 (_1.ptx:2223) bar.sync 0;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x37c0 (_1.ptx:2224) @!%p4 bra $Lt_5_80386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37e8 (_1.ptx:2230) bar.sync 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x37f0 (_1.ptx:2231) @!%p5 bra $Lt_5_80898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3818 (_1.ptx:2237) bar.sync 0;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x3858 (_1.ptx:2247) @!%p3 bra $Lt_5_81410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3880 (_1.ptx:2253) bar.sync 0;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x3888 (_1.ptx:2254) @!%p4 bra $Lt_5_81922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b0 (_1.ptx:2260) bar.sync 0;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x38b8 (_1.ptx:2261) @!%p5 bra $Lt_5_82434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38e0 (_1.ptx:2267) bar.sync 0;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x3920 (_1.ptx:2277) @!%p3 bra $Lt_5_82946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3948 (_1.ptx:2283) bar.sync 0;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x3950 (_1.ptx:2284) @!%p4 bra $Lt_5_83458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3978 (_1.ptx:2290) bar.sync 0;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x3980 (_1.ptx:2291) @!%p5 bra $Lt_5_83970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x39a8 (_1.ptx:2297) bar.sync 0;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x39e0 (_1.ptx:2306) @!%p3 bra $Lt_5_84482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a08 (_1.ptx:2312) bar.sync 0;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3a10 (_1.ptx:2313) @!%p4 bra $Lt_5_84994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a38 (_1.ptx:2319) bar.sync 0;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3a40 (_1.ptx:2320) @!%p5 bra $Lt_5_85506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a68 (_1.ptx:2326) bar.sync 0;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:2335) @!%p3 bra $Lt_5_86018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ac8 (_1.ptx:2341) bar.sync 0;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x3ad0 (_1.ptx:2342) @!%p4 bra $Lt_5_86530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3af8 (_1.ptx:2348) bar.sync 0;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x3b00 (_1.ptx:2349) @!%p5 bra $Lt_5_87042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b28 (_1.ptx:2355) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_53262_34_non_const_array1__0" from 0x800 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_53262_46_non_const_array2__1" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x3c98 (_1.ptx:2434) @%p2 bra $Lt_6_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:2437) @%p3 bra $Lt_6_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3cc8 (_1.ptx:2440) @%p4 bra $Lt_6_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:2443) @%p5 bra $Lt_6_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x3cf8 (_1.ptx:2446) @%p6 bra $Lt_6_1538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3d10 (_1.ptx:2449) @%p7 bra $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x3d28 (_1.ptx:2452) @%p8 bra $Lt_6_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x3d40 (_1.ptx:2455) @%p9 bra $Lt_6_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x3d48 (_1.ptx:2456) bra.uni $Lt_6_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f10 (_1.ptx:2531) mov.u32 %r22, -1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3d80 (_1.ptx:2465) bra.uni $Lt_6_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3db8 (_1.ptx:2474) bra.uni $Lt_6_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3df0 (_1.ptx:2483) bra.uni $Lt_6_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3e28 (_1.ptx:2492) bra.uni $Lt_6_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x3e60 (_1.ptx:2501) bra.uni $Lt_6_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3e98 (_1.ptx:2510) bra.uni $Lt_6_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x3ed0 (_1.ptx:2519) bra.uni $Lt_6_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x3f08 (_1.ptx:2528) bra.uni $Lt_6_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f40 (_1.ptx:2539) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4688 (_1.ptx:2811) @%p1 bra $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4770 (_1.ptx:2845) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x47b0 (_1.ptx:2871) @%p1 bra $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x48a0 (_1.ptx:2906) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x48e0 (_1.ptx:2934) @%p1 bra $Lt_9_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a28 (_1.ptx:2983) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4a68 (_1.ptx:3010) @%p1 bra $Lt_10_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b48 (_1.ptx:3043) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4b88 (_1.ptx:3085) @%p1 bra $Lt_11_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x63b8 (_1.ptx:3957) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x63f8 (_1.ptx:3981) @%p1 bra $Lt_12_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:4016) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6518 (_1.ptx:4051) @%p1 bra $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7218 (_1.ptx:4532) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7258 (_1.ptx:4579) @%p1 bra $Lt_14_24066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b98 (_1.ptx:4964) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7300 (_1.ptx:4604) @%p2 bra $Lt_14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (_1.ptx:4632) and.b32 %r14, %r8, 12;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7318 (_1.ptx:4607) @%p3 bra $Lt_14_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (_1.ptx:4632) and.b32 %r14, %r8, 12;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7330 (_1.ptx:4610) @%p4 bra $Lt_14_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (_1.ptx:4632) and.b32 %r14, %r8, 12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7340 (_1.ptx:4612) bra.uni $Lt_14_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (_1.ptx:4632) and.b32 %r14, %r8, 12;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7380 (_1.ptx:4622) bra.uni $Lt_14_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (_1.ptx:4632) and.b32 %r14, %r8, 12;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7390 (_1.ptx:4626) bra.uni $Lt_14_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (_1.ptx:4632) and.b32 %r14, %r8, 12;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x73b8 (_1.ptx:4635) @%p5 bra $Lt_14_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7458 (_1.ptx:4663) mul.f64 %fd9, %fd4, %fd5;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x73d0 (_1.ptx:4638) @%p6 bra $Lt_14_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7458 (_1.ptx:4663) mul.f64 %fd9, %fd4, %fd5;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x73e8 (_1.ptx:4641) @%p7 bra $Lt_14_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7458 (_1.ptx:4663) mul.f64 %fd9, %fd4, %fd5;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x73f8 (_1.ptx:4643) bra.uni $Lt_14_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7458 (_1.ptx:4663) mul.f64 %fd9, %fd4, %fd5;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7438 (_1.ptx:4653) bra.uni $Lt_14_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7458 (_1.ptx:4663) mul.f64 %fd9, %fd4, %fd5;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7448 (_1.ptx:4657) bra.uni $Lt_14_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7458 (_1.ptx:4663) mul.f64 %fd9, %fd4, %fd5;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x7530 (_1.ptx:4699) @%p12 bra $Lt_14_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75c8 (_1.ptx:4726) and.b32 %r24, %r8, 192;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x7548 (_1.ptx:4702) @%p13 bra $Lt_14_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75c8 (_1.ptx:4726) and.b32 %r24, %r8, 192;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x7560 (_1.ptx:4705) @%p14 bra $Lt_14_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75c8 (_1.ptx:4726) and.b32 %r24, %r8, 192;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x7568 (_1.ptx:4706) bra.uni $Lt_14_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75c8 (_1.ptx:4726) and.b32 %r24, %r8, 192;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x75a8 (_1.ptx:4716) bra.uni $Lt_14_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75c8 (_1.ptx:4726) and.b32 %r24, %r8, 192;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x75b8 (_1.ptx:4720) bra.uni $Lt_14_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x75c8 (_1.ptx:4726) and.b32 %r24, %r8, 192;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x75e0 (_1.ptx:4729) @%p15 bra $Lt_14_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7678 (_1.ptx:4756) mul.f64 %fd25, %fd24, %fd5;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x75f8 (_1.ptx:4732) @%p16 bra $Lt_14_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7678 (_1.ptx:4756) mul.f64 %fd25, %fd24, %fd5;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x7610 (_1.ptx:4735) @%p17 bra $Lt_14_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7678 (_1.ptx:4756) mul.f64 %fd25, %fd24, %fd5;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x7618 (_1.ptx:4736) bra.uni $Lt_14_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7678 (_1.ptx:4756) mul.f64 %fd25, %fd24, %fd5;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x7658 (_1.ptx:4746) bra.uni $Lt_14_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7678 (_1.ptx:4756) mul.f64 %fd25, %fd24, %fd5;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x7668 (_1.ptx:4750) bra.uni $Lt_14_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7678 (_1.ptx:4756) mul.f64 %fd25, %fd24, %fd5;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x7740 (_1.ptx:4790) @%p22 bra $Lt_14_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d8 (_1.ptx:4817) and.b32 %r34, %r8, 3072;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x7758 (_1.ptx:4793) @%p23 bra $Lt_14_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d8 (_1.ptx:4817) and.b32 %r34, %r8, 3072;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x7770 (_1.ptx:4796) @%p24 bra $Lt_14_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d8 (_1.ptx:4817) and.b32 %r34, %r8, 3072;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x7778 (_1.ptx:4797) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d8 (_1.ptx:4817) and.b32 %r34, %r8, 3072;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x77b8 (_1.ptx:4807) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d8 (_1.ptx:4817) and.b32 %r34, %r8, 3072;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x77c8 (_1.ptx:4811) bra.uni $Lt_14_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d8 (_1.ptx:4817) and.b32 %r34, %r8, 3072;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x77f0 (_1.ptx:4820) @%p25 bra $Lt_14_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7888 (_1.ptx:4847) mul.f64 %fd39, %fd38, %fd5;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x7808 (_1.ptx:4823) @%p26 bra $Lt_14_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7888 (_1.ptx:4847) mul.f64 %fd39, %fd38, %fd5;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x7820 (_1.ptx:4826) @%p27 bra $Lt_14_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7888 (_1.ptx:4847) mul.f64 %fd39, %fd38, %fd5;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x7828 (_1.ptx:4827) bra.uni $Lt_14_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7888 (_1.ptx:4847) mul.f64 %fd39, %fd38, %fd5;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x7868 (_1.ptx:4837) bra.uni $Lt_14_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7888 (_1.ptx:4847) mul.f64 %fd39, %fd38, %fd5;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x7878 (_1.ptx:4841) bra.uni $Lt_14_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7888 (_1.ptx:4847) mul.f64 %fd39, %fd38, %fd5;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x7938 (_1.ptx:4876) @!%p32 bra $Lt_14_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b68 (_1.ptx:4955) ld.param.u64 %rd60, [__cudaparm__Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0__qq];
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x7950 (_1.ptx:4879) bra.uni $Lt_14_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b68 (_1.ptx:4955) ld.param.u64 %rd60, [__cudaparm__Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0__qq];
GPGPU-Sim PTX: ... end of reconvergence points for _Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid'...
GPGPU-Sim PTX: Finding dominators for '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid'...
GPGPU-Sim PTX: reconvergence points for _Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:4994) @%p1 bra $Lt_15_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d38 (_1.ptx:5049) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7cb0 (_1.ptx:5024) @!%p2 bra $Lt_15_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7cd0 (_1.ptx:5030) ld.param.u64 %rd13, [__cudaparm__Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid_vnewc];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7cf8 (_1.ptx:5035) @!%p3 bra $Lt_15_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d18 (_1.ptx:5041) ld.param.f64 %fd15, [__cudaparm__Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid_pmin];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x7d28 (_1.ptx:5043) @!%p4 bra $Lt_15_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d38 (_1.ptx:5049) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid'.
GPGPU-Sim PTX: instruction assembly for function '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7d78 (_1.ptx:5076) @%p1 bra $Lt_16_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e78 (_1.ptx:5113) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7e68 (_1.ptx:5107) @!%p2 bra $Lt_16_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e78 (_1.ptx:5113) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x7eb8 (_1.ptx:5148) @%p1 bra $Lt_17_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8188 (_1.ptx:5255) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x7f58 (_1.ptx:5169) @!%p2 bra $Lt_17_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (_1.ptx:5211) ld.global.f64 %fd23, [%rd10+0];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x7f78 (_1.ptx:5174) bra.uni $Lt_17_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8060 (_1.ptx:5211) ld.global.f64 %fd23, [%rd10+0];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8000 (_1.ptx:5193) @!%p3 bra $Lt_17_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8020 (_1.ptx:5201) ld.param.u64 %rd17, [__cudaparm__Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S__qq];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8010 (_1.ptx:5195) bra.uni $Lt_17_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8020 (_1.ptx:5201) ld.param.u64 %rd17, [__cudaparm__Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S__qq];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8148 (_1.ptx:5241) @!%p4 bra $Lt_17_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8168 (_1.ptx:5247) ld.param.f64 %fd44, [__cudaparm__Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S__emin];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8178 (_1.ptx:5249) @!%p5 bra $Lt_17_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8188 (_1.ptx:5255) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x81c8 (_1.ptx:5291) @%p1 bra $Lt_18_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8458 (_1.ptx:5387) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8238 (_1.ptx:5305) @!%p2 bra $Lt_18_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8330 (_1.ptx:5344) ld.param.f64 %fd19, [__cudaparm__Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S__sixth];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8248 (_1.ptx:5307) bra.uni $Lt_18_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8330 (_1.ptx:5344) ld.param.f64 %fd19, [__cudaparm__Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S__sixth];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x82d8 (_1.ptx:5327) @!%p3 bra $Lt_18_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82f8 (_1.ptx:5335) ld.param.u64 %rd15, [__cudaparm__Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S__qq];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x82e8 (_1.ptx:5329) bra.uni $Lt_18_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82f8 (_1.ptx:5335) ld.param.u64 %rd15, [__cudaparm__Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S__qq];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8418 (_1.ptx:5373) @!%p4 bra $Lt_18_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8438 (_1.ptx:5379) ld.param.f64 %fd38, [__cudaparm__Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S__emin];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8448 (_1.ptx:5381) @!%p5 bra $Lt_18_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8458 (_1.ptx:5387) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8498 (_1.ptx:5418) @%p1 bra $Lt_19_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8638 (_1.ptx:5480) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x84d8 (_1.ptx:5426) @!%p2 bra $Lt_19_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8638 (_1.ptx:5480) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8598 (_1.ptx:5451) @!%p3 bra $Lt_19_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85b8 (_1.ptx:5459) ld.param.u64 %rd15, [__cudaparm__Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S__q_new];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x85a8 (_1.ptx:5453) bra.uni $Lt_19_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85b8 (_1.ptx:5459) ld.param.u64 %rd15, [__cudaparm__Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S__q_new];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8620 (_1.ptx:5472) @!%p4 bra $Lt_19_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8638 (_1.ptx:5480) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_'...
GPGPU-Sim PTX: reconvergence points for _Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8678 (_1.ptx:5509) @%p1 bra $Lt_20_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a8 (_1.ptx:5551) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x87e8 (_1.ptx:5590) @%p1 bra $Lt_21_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ac0 (_1.ptx:5701) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x89a8 (_1.ptx:5653) @!%p2 bra $Lt_21_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x89d8 (_1.ptx:5662) ld.param.f64 %fd21, [__cudaparm__Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0__eosvmax];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x89c0 (_1.ptx:5656) @!%p3 bra $Lt_21_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x89d8 (_1.ptx:5662) ld.param.f64 %fd21, [__cudaparm__Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0__eosvmax];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x89f0 (_1.ptx:5665) @!%p4 bra $Lt_21_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a40 (_1.ptx:5681) ld.param.u64 %rd30, [__cudaparm__Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0__qq];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8a08 (_1.ptx:5668) @!%p5 bra $Lt_21_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a40 (_1.ptx:5681) ld.param.u64 %rd30, [__cudaparm__Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0__qq];
GPGPU-Sim PTX: ... end of reconvergence points for _Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8b00 (_1.ptx:5728) @%p1 bra $Lt_22_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bd8 (_1.ptx:5761) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_'...
GPGPU-Sim PTX: reconvergence points for _Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8c18 (_1.ptx:5786) @%p1 bra $Lt_23_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d08 (_1.ptx:5825) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8ca8 (_1.ptx:5805) @!%p2 bra $Lt_23_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cd0 (_1.ptx:5813) ld.param.f64 %fd4, [__cudaparm__Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0__eosvmax];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8cb8 (_1.ptx:5807) @!%p3 bra $Lt_23_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8cd0 (_1.ptx:5813) ld.param.f64 %fd4, [__cudaparm__Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0__eosvmax];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8ce8 (_1.ptx:5816) @!%p4 bra $Lt_23_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d08 (_1.ptx:5825) exit;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8cf8 (_1.ptx:5818) @!%p5 bra $Lt_23_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8d08 (_1.ptx:5825) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z28UpdateVolumesForElems_kernelidPdS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z28UpdateVolumesForElems_kernelidPdS_'...
GPGPU-Sim PTX: Finding dominators for '_Z28UpdateVolumesForElems_kernelidPdS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z28UpdateVolumesForElems_kernelidPdS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z28UpdateVolumesForElems_kernelidPdS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z28UpdateVolumesForElems_kernelidPdS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z28UpdateVolumesForElems_kernelidPdS_'...
GPGPU-Sim PTX: reconvergence points for _Z28UpdateVolumesForElems_kernelidPdS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d48 (_1.ptx:5848) @%p1 bra $Lt_24_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dc8 (_1.ptx:5868) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z28UpdateVolumesForElems_kernelidPdS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z28UpdateVolumesForElems_kernelidPdS_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_56673_36_non_const_minArray8408" from 0x1800 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8e08 (_1.ptx:5895) @%p1 bra $Lt_25_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f40 (_1.ptx:5943) mov.u64 %rd13, __cuda___cuda_local_var_56673_36_non_const_minArray8408;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8ea8 (_1.ptx:5917) @!%p2 bra $Lt_25_41730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8ed8 (_1.ptx:5926) mov.f64 %fd10, 0d0000000000000000;// 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8ee8 (_1.ptx:5928) @!%p3 bra $Lt_25_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f40 (_1.ptx:5943) mov.u64 %rd13, __cuda___cuda_local_var_56673_36_non_const_minArray8408;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8f20 (_1.ptx:5936) bra.uni $Lt_25_41218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f40 (_1.ptx:5943) mov.u64 %rd13, __cuda___cuda_local_var_56673_36_non_const_minArray8408;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f30 (_1.ptx:5939) bra.uni $Lt_25_41218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f40 (_1.ptx:5943) mov.u64 %rd13, __cuda___cuda_local_var_56673_36_non_const_minArray8408;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8f88 (_1.ptx:5954) @%p5 bra $Lt_25_42754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8fc8 (_1.ptx:5965) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8fe0 (_1.ptx:5968) @%p6 bra $Lt_25_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9020 (_1.ptx:5979) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9038 (_1.ptx:5982) @%p7 bra $Lt_25_43778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91d8 (_1.ptx:6054) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9070 (_1.ptx:5989) @!%p8 bra $Lt_25_44546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9090 (_1.ptx:5996) st.volatile.shared.f64 [%rd19+0], %fd24;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9080 (_1.ptx:5992) bra.uni $Lt_25_44290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9090 (_1.ptx:5996) st.volatile.shared.f64 [%rd19+0], %fd24;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x90b0 (_1.ptx:6000) @!%p9 bra $Lt_25_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90d0 (_1.ptx:6007) st.volatile.shared.f64 [%rd19+0], %fd27;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x90c0 (_1.ptx:6003) bra.uni $Lt_25_44802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90d0 (_1.ptx:6007) st.volatile.shared.f64 [%rd19+0], %fd27;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x90f0 (_1.ptx:6011) @!%p10 bra $Lt_25_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9110 (_1.ptx:6018) st.volatile.shared.f64 [%rd19+0], %fd30;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9100 (_1.ptx:6014) bra.uni $Lt_25_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9110 (_1.ptx:6018) st.volatile.shared.f64 [%rd19+0], %fd30;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9130 (_1.ptx:6022) @!%p11 bra $Lt_25_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9150 (_1.ptx:6029) st.volatile.shared.f64 [%rd19+0], %fd33;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9140 (_1.ptx:6025) bra.uni $Lt_25_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9150 (_1.ptx:6029) st.volatile.shared.f64 [%rd19+0], %fd33;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9170 (_1.ptx:6033) @!%p12 bra $Lt_25_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9190 (_1.ptx:6040) st.volatile.shared.f64 [%rd19+0], %fd36;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9180 (_1.ptx:6036) bra.uni $Lt_25_46338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9190 (_1.ptx:6040) st.volatile.shared.f64 [%rd19+0], %fd36;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x91b0 (_1.ptx:6044) @!%p13 bra $Lt_25_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91d0 (_1.ptx:6051) st.volatile.shared.f64 [%rd19+0], %fd39;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x91c0 (_1.ptx:6047) bra.uni $Lt_25_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x91d0 (_1.ptx:6051) st.volatile.shared.f64 [%rd19+0], %fd39;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x91f0 (_1.ptx:6058) @%p14 bra $Lt_25_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9228 (_1.ptx:6068) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_56808_36_non_const_minArray10496" from 0x1800 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_'...
GPGPU-Sim PTX: reconvergence points for _Z34CalcHydroConstraintForElems_kernelidPiPdS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9268 (_1.ptx:6093) @%p1 bra $Lt_26_40706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9340 (_1.ptx:6125) mov.u64 %rd9, __cuda___cuda_local_var_56808_36_non_const_minArray10496;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x92d0 (_1.ptx:6107) @!%p2 bra $Lt_26_41218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9340 (_1.ptx:6125) mov.u64 %rd9, __cuda___cuda_local_var_56808_36_non_const_minArray10496;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9320 (_1.ptx:6118) bra.uni $Lt_26_40450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9340 (_1.ptx:6125) mov.u64 %rd9, __cuda___cuda_local_var_56808_36_non_const_minArray10496;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9330 (_1.ptx:6121) bra.uni $Lt_26_40450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9340 (_1.ptx:6125) mov.u64 %rd9, __cuda___cuda_local_var_56808_36_non_const_minArray10496;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9388 (_1.ptx:6136) @%p4 bra $Lt_26_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x93c8 (_1.ptx:6147) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x93e0 (_1.ptx:6150) @%p5 bra $Lt_26_41986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9420 (_1.ptx:6161) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9438 (_1.ptx:6164) @%p6 bra $Lt_26_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95d8 (_1.ptx:6236) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9470 (_1.ptx:6171) @!%p7 bra $Lt_26_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9490 (_1.ptx:6178) st.volatile.shared.f64 [%rd15+0], %fd19;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9480 (_1.ptx:6174) bra.uni $Lt_26_43010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9490 (_1.ptx:6178) st.volatile.shared.f64 [%rd15+0], %fd19;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x94b0 (_1.ptx:6182) @!%p8 bra $Lt_26_43778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94d0 (_1.ptx:6189) st.volatile.shared.f64 [%rd15+0], %fd22;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x94c0 (_1.ptx:6185) bra.uni $Lt_26_43522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x94d0 (_1.ptx:6189) st.volatile.shared.f64 [%rd15+0], %fd22;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x94f0 (_1.ptx:6193) @!%p9 bra $Lt_26_44290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9510 (_1.ptx:6200) st.volatile.shared.f64 [%rd15+0], %fd25;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9500 (_1.ptx:6196) bra.uni $Lt_26_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9510 (_1.ptx:6200) st.volatile.shared.f64 [%rd15+0], %fd25;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9530 (_1.ptx:6204) @!%p10 bra $Lt_26_44802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9550 (_1.ptx:6211) st.volatile.shared.f64 [%rd15+0], %fd28;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9540 (_1.ptx:6207) bra.uni $Lt_26_44546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9550 (_1.ptx:6211) st.volatile.shared.f64 [%rd15+0], %fd28;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9570 (_1.ptx:6215) @!%p11 bra $Lt_26_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9590 (_1.ptx:6222) st.volatile.shared.f64 [%rd15+0], %fd31;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9580 (_1.ptx:6218) bra.uni $Lt_26_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9590 (_1.ptx:6222) st.volatile.shared.f64 [%rd15+0], %fd31;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x95b0 (_1.ptx:6226) @!%p12 bra $Lt_26_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95d0 (_1.ptx:6233) st.volatile.shared.f64 [%rd15+0], %fd34;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x95c0 (_1.ptx:6229) bra.uni $Lt_26_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x95d0 (_1.ptx:6233) st.volatile.shared.f64 [%rd15+0], %fd34;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x95f0 (_1.ptx:6240) @%p13 bra $Lt_26_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9628 (_1.ptx:6250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z34CalcHydroConstraintForElems_kernelidPiPdS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_KhwIkX"
Running: cat _ptx_KhwIkX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PJ6NuK
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PJ6NuK --output-file  /dev/null 2> _ptx_KhwIkXinfo"
GPGPU-Sim PTX: Kernel '_Z34CalcHydroConstraintForElems_kernelidPiPdS0_' : regs=18, lmem=0, smem=2048, cmem=76
GPGPU-Sim PTX: Kernel '_Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_' : regs=21, lmem=0, smem=2048, cmem=92
GPGPU-Sim PTX: Kernel '_Z28UpdateVolumesForElems_kernelidPdS_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_' : regs=12, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_' : regs=16, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_' : regs=26, lmem=0, smem=0, cmem=208
GPGPU-Sim PTX: Kernel '_Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_' : regs=20, lmem=0, smem=0, cmem=116
GPGPU-Sim PTX: Kernel '_Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_' : regs=20, lmem=0, smem=0, cmem=132
GPGPU-Sim PTX: Kernel '_Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_' : regs=28, lmem=0, smem=0, cmem=172
GPGPU-Sim PTX: Kernel '_Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_' : regs=28, lmem=0, smem=0, cmem=180
GPGPU-Sim PTX: Kernel '_Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid' : regs=20, lmem=0, smem=0, cmem=120
GPGPU-Sim PTX: Kernel '_Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_' : regs=33, lmem=0, smem=0, cmem=260
GPGPU-Sim PTX: Kernel '_Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_' : regs=63, lmem=0, smem=0, cmem=180
GPGPU-Sim PTX: Kernel '_Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_' : regs=22, lmem=0, smem=0, cmem=76
GPGPU-Sim PTX: Kernel '_Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_' : regs=63, lmem=0, smem=0, cmem=188
GPGPU-Sim PTX: Kernel '_Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_' : regs=20, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_' : regs=20, lmem=0, smem=0, cmem=104
GPGPU-Sim PTX: Kernel '_Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_' : regs=10, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_' : regs=20, lmem=0, smem=0, cmem=100
GPGPU-Sim PTX: Kernel '_Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_' : regs=32, lmem=0, smem=4096, cmem=180
GPGPU-Sim PTX: Kernel '_Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_' : regs=39, lmem=0, smem=2048, cmem=196
GPGPU-Sim PTX: Kernel '_Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_' : regs=25, lmem=0, smem=0, cmem=104
GPGPU-Sim PTX: Kernel '_Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_' : regs=25, lmem=0, smem=0, cmem=104
GPGPU-Sim PTX: Kernel '_Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_' : regs=63, lmem=0, smem=0, cmem=128
GPGPU-Sim PTX: Kernel '_Z30InitStressTermsForElems_kerneliPdS_S_S_S_' : regs=14, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_KhwIkX _ptx2_PJ6NuK _ptx_KhwIkXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z36CalcCourantConstraintForElems_kernelidPiPdS0_S0_S0_ : hostFun 0x0x42ff70, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z28UpdateVolumesForElems_kernelidPdS_ : hostFun 0x0x42fdff, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z43ApplyMaterialPropertiesForElemsPart1_kerneliddPiPdS0_ : hostFun 0x0x42fcf8, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z27EvalEOSForElemsPart2_kerneliPiPdS0_S0_S0_S0_S0_ : hostFun 0x0x42fb89, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z27EvalEOSForElemsPart1_kerneliddPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x42f95b, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z29CalcSoundSpeedForElems_kernelPddS_S_S_S_diPiS_ : hostFun 0x0x42f5b4, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z30CalcEnergyForElemsPart4_kerneliddPdS_S_S_S_S_S_S_S_ : hostFun 0x0x42f37d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z30CalcEnergyForElemsPart3_kerneliddddPdS_S_S_S_S_S_S_S_S_S_S_ : hostFun 0x0x42f0c6, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z30CalcEnergyForElemsPart2_kernelidddPdS_S_S_S_S_S_S_S_S_S_S_ : hostFun 0x0x42ed4d, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z30CalcEnergyForElemsPart1_kernelidPdS_S_S_S_S_ : hostFun 0x0x42ea4f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CalcPressureForElems_kernelPdS_S_S_S_S_dddid : hostFun 0x0x42e870, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z35CalcMonotonicQRegionForElems_kerneldddddiPiS_S_S_S_S_S_S_PdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x42e57f, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z38CalcMonotonicQGradientsForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x42e0a7, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z32CalcLagrangeElementsPart2_kerneliPdS_S_S_ : hostFun 0x0x42ddd5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z29CalcKinematicsForElems_kernelidPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x42dc3a, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CalcPositionForNodes_kernelidPdS_S_S_S_S_ : hostFun 0x0x42d920, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CalcVelocityForNodes_kerneliddPdS_S_S_S_S_ : hostFun 0x0x42d756, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z50ApplyAccelerationBoundaryConditionsForNodes_kerneliPdS_S_PiS0_S0_ : hostFun 0x0x42d575, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z31CalcAccelerationForNodes_kerneliPdS_S_S_S_S_S_ : hostFun 0x0x42d3e5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z35CalcHourglassControlForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x42d1f5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z35CalcFBHourglassForceForElems_kernelPdS_S_S_S_S_S_diPiS_S_S_S_S_S_S_S_ : hostFun 0x0x42cef5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z30AddNodeForcesFromElems2_kerneliPiS_PdS0_S0_S0_S0_S0_ : hostFun 0x0x42cbac, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z29AddNodeForcesFromElems_kerneliPiS_PdS0_S0_S0_S0_S0_ : hostFun 0x0x42c9c3, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z30IntegrateStressForElems_kerneliPiPdS0_S0_S0_S0_S0_S0_S0_S0_S0_ : hostFun 0x0x42c7bf, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z30InitStressTermsForElems_kerneliPdS_S_S_S_ : hostFun 0x0x42c57e, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=SPMV/main_spmv.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x436b87, fat_cubin_handle = 2
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 1
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 2
GPGPU-Sim PTX: instruction assembly for function '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9678 (_2.ptx:81) @%p1 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a08 (_2.ptx:224) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x97b8 (_2.ptx:126) @%p2 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99a8 (_2.ptx:208) fma.rn.f32 %f20, %f1, %f7, %f8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9808 (_2.ptx:138) @%p3 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9920 (_2.ptx:185) mov.u32 %r41, %r27;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9908 (_2.ptx:179) @%p4 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9910 (_2.ptx:180) bra.uni $Lt_0_4354;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9910 (_2.ptx:180) bra.uni $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9920 (_2.ptx:185) mov.u32 %r41, %r27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9998 (_2.ptx:203) bra.uni $Lt_0_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x99a8 (_2.ptx:208) fma.rn.f32 %f20, %f1, %f7, %f8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9a00 (_2.ptx:221) @%p5 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a08 (_2.ptx:224) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9a58 (_2.ptx:254) @%p1 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d68 (_2.ptx:380) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9b70 (_2.ptx:294) @%p2 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d08 (_2.ptx:364) fma.rn.f32 %f6, %f1, %f2, %f3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9bc0 (_2.ptx:306) @%p3 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cb0 (_2.ptx:348) fma.rn.f32 %f3, %f1, %f2, %f3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9c98 (_2.ptx:342) @%p4 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9ca0 (_2.ptx:343) bra.uni $Lt_1_4354;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9ca0 (_2.ptx:343) bra.uni $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cb0 (_2.ptx:348) fma.rn.f32 %f3, %f1, %f2, %f3;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9cf8 (_2.ptx:359) bra.uni $Lt_1_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d08 (_2.ptx:364) fma.rn.f32 %f6, %f1, %f2, %f3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9d60 (_2.ptx:377) @%p5 bra $Lt_1_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d68 (_2.ptx:380) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
Adding _cuobjdump_2.ptx with cubin handle 2
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Qo5Fpz"
Running: cat _ptx_Qo5Fpz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_he1yko
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_he1yko --output-file  /dev/null 2> _ptx_Qo5Fpzinfo"
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=22, lmem=0, smem=0, cmem=40088
GPGPU-Sim PTX: Kernel '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i' : regs=21, lmem=0, smem=0, cmem=40088
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Qo5Fpz _ptx2_he1yko _ptx_Qo5Fpzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i : hostFun 0x0x4369fe, fat_cubin_handle = 2
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x8012e0; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x806100; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=TRD/Triad.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z5triadPfS_S_f : hostFun 0x0x437c7f, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z5triadPfS_S_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5triadPfS_S_f'...
GPGPU-Sim PTX: Finding dominators for '_Z5triadPfS_S_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5triadPfS_S_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z5triadPfS_S_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5triadPfS_S_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5triadPfS_S_f'...
GPGPU-Sim PTX: reconvergence points for _Z5triadPfS_S_f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5triadPfS_S_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5triadPfS_S_f'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_gNS3md"
Running: cat _ptx_gNS3md | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_z8qzp2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_z8qzp2 --output-file  /dev/null 2> _ptx_gNS3mdinfo"
GPGPU-Sim PTX: Kernel '_Z5triadPfS_S_f' : regs=12, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_gNS3md _ptx2_z8qzp2 _ptx_gNS3mdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=SCAN/Scan.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bottom_scanId7double4EvPKT_PS1_S3_i : hostFun 0x0x43987e, fat_cubin_handle = 4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12scanLocalMemIfET_S0_PVS0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12scanLocalMemIfET_S0_PVS0_" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12scanLocalMemIfET_S0_PVS0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12scanLocalMemIdET_S0_PVS0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12scanLocalMemIdET_S0_PVS0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12scanLocalMemIdET_S0_PVS0_" from 0x10 to 0x18
GPGPU-Sim PTX: instruction assembly for function '_Z12scanLocalMemIfET_S0_PVS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12scanLocalMemIfET_S0_PVS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12scanLocalMemIfET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12scanLocalMemIfET_S0_PVS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12scanLocalMemIfET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12scanLocalMemIfET_S0_PVS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12scanLocalMemIfET_S0_PVS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12scanLocalMemIfET_S0_PVS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9ec8 (_4.ptx:91) @%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa050 (_4.ptx:159) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9f00 (_4.ptx:99) @%p2 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f88 (_4.ptx:122) add.u32 %r16, %r7, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f68 (_4.ptx:115) @%p3 bra $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f70 (_4.ptx:116) mov.f32 %f7, %f6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9f78 (_4.ptx:117) bra.uni $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f88 (_4.ptx:122) add.u32 %r16, %r7, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa0b0 (_4.ptx:173) @%p4 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa120 (_4.ptx:190) mov.f32 %f27, %f26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa110 (_4.ptx:186) bra.uni $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa120 (_4.ptx:190) mov.f32 %f27, %f26;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12scanLocalMemIfET_S0_PVS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12scanLocalMemIfET_S0_PVS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12scanLocalMemIdET_S0_PVS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12scanLocalMemIdET_S0_PVS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12scanLocalMemIdET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12scanLocalMemIdET_S0_PVS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12scanLocalMemIdET_S0_PVS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12scanLocalMemIdET_S0_PVS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12scanLocalMemIdET_S0_PVS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12scanLocalMemIdET_S0_PVS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa1f8 (_4.ptx:232) @%p1 bra $Lt_1_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa380 (_4.ptx:300) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa230 (_4.ptx:240) @%p2 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2b8 (_4.ptx:263) add.u32 %r16, %r7, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa298 (_4.ptx:256) @%p3 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2a0 (_4.ptx:257) mov.f64 %fd7, %fd6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa2a8 (_4.ptx:258) bra.uni $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa2b8 (_4.ptx:263) add.u32 %r16, %r7, %r2;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa3e0 (_4.ptx:314) @%p4 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa450 (_4.ptx:331) mov.f64 %fd27, %fd26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa440 (_4.ptx:327) bra.uni $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa450 (_4.ptx:331) mov.f64 %fd27, %fd26;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12scanLocalMemIdET_S0_PVS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12scanLocalMemIdET_S0_PVS0_'.
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x1800 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa508 (_4.ptx:370) @%p2 bra $Lt_2_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5b8 (_4.ptx:398) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa5a0 (_4.ptx:392) @%p3 bra $Lt_2_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5a8 (_4.ptx:393) bra.uni $Lt_2_13058;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa5a8 (_4.ptx:393) bra.uni $Lt_2_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa5b8 (_4.ptx:398) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa5f8 (_4.ptx:407) @%p4 bra $Lt_2_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa620 (_4.ptx:415) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa638 (_4.ptx:418) @%p5 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa660 (_4.ptx:425) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa678 (_4.ptx:428) @%p6 bra $Lt_2_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa740 (_4.ptx:460) mov.u32 %r30, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa750 (_4.ptx:462) @%p7 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa788 (_4.ptx:472) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z17scan_single_blockIfLi256EEvPT_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17scan_single_blockIfLi256EEvPT_i'...
GPGPU-Sim PTX: reconvergence points for _Z17scan_single_blockIfLi256EEvPT_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa7a8 (_4.ptx:489) @!%p1 bra $Lt_3_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa7e8 (_4.ptx:501) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa7d8 (_4.ptx:496) bra.uni $Lt_3_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa7e8 (_4.ptx:501) mov.u64 %rd5, s_float;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa888 (_4.ptx:525) @%p2 bra $Lt_3_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa10 (_4.ptx:593) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xa8c0 (_4.ptx:533) @%p3 bra $Lt_3_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa948 (_4.ptx:556) add.u32 %r17, %r8, %r1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xa928 (_4.ptx:549) @%p4 bra $Lt_3_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa930 (_4.ptx:550) mov.f32 %f6, %f5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xa938 (_4.ptx:551) bra.uni $Lt_3_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa948 (_4.ptx:556) add.u32 %r17, %r8, %r1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xaa70 (_4.ptx:607) @%p5 bra $Lt_3_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaae0 (_4.ptx:625) @!%p1 bra $Lt_3_7682;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xaad0 (_4.ptx:620) bra.uni $Lt_3_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaae0 (_4.ptx:625) @!%p1 bra $Lt_3_7682;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xaae0 (_4.ptx:625) @!%p1 bra $Lt_3_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab10 (_4.ptx:634) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17scan_single_blockIfLi256EEvPT_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17scan_single_blockIfLi256EEvPT_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_73694_31_non_const_s_seed" from 0x1800 to 0x1804 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z11bottom_scanIf6float4EvPKT_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xabd0 (_4.ptx:676) @%p2 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaff8 (_4.ptx:860) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xac98 (_4.ptx:703) @!%p6 bra $Lt_4_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacf0 (_4.ptx:719) add.f32 %f3, %f3, %f2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xacc8 (_4.ptx:710) bra.uni $Lt_4_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xacf0 (_4.ptx:719) add.f32 %f3, %f3, %f2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xad30 (_4.ptx:733) @!%p3 bra $Lt_4_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaeb8 (_4.ptx:801) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xad68 (_4.ptx:741) @%p7 bra $Lt_4_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xadf0 (_4.ptx:764) add.u32 %r34, %r20, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xadd0 (_4.ptx:757) @%p8 bra $Lt_4_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xadd8 (_4.ptx:758) mov.f32 %f10, %f9;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xade0 (_4.ptx:759) bra.uni $Lt_4_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xadf0 (_4.ptx:764) add.u32 %r34, %r20, %r11;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xaee8 (_4.ptx:809) @!%p4 bra $Lt_4_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf58 (_4.ptx:827) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xaf48 (_4.ptx:822) bra.uni $Lt_4_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaf58 (_4.ptx:827) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xaf88 (_4.ptx:837) @!%p6 bra $Lt_4_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafb8 (_4.ptx:845) @!%p5 bra $Lt_4_11522;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xafb8 (_4.ptx:845) @!%p5 bra $Lt_4_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xafc8 (_4.ptx:850) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xaff0 (_4.ptx:857) @%p10 bra $Lt_4_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaff8 (_4.ptx:860) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11bottom_scanIf6float4EvPKT_PS1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x1800 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_i'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb0a0 (_4.ptx:897) @%p2 bra $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb150 (_4.ptx:925) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb138 (_4.ptx:919) @%p3 bra $Lt_5_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb140 (_4.ptx:920) bra.uni $Lt_5_13058;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb140 (_4.ptx:920) bra.uni $Lt_5_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb150 (_4.ptx:925) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb190 (_4.ptx:934) @%p4 bra $Lt_5_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1b8 (_4.ptx:942) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb1d0 (_4.ptx:945) @%p5 bra $Lt_5_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb1f8 (_4.ptx:952) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb210 (_4.ptx:955) @%p6 bra $Lt_5_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb2d8 (_4.ptx:987) mov.u32 %r30, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb2e8 (_4.ptx:989) @%p7 bra $Lt_5_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb320 (_4.ptx:999) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z17scan_single_blockIdLi256EEvPT_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding dominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17scan_single_blockIdLi256EEvPT_i'...
GPGPU-Sim PTX: reconvergence points for _Z17scan_single_blockIdLi256EEvPT_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb340 (_4.ptx:1016) @!%p1 bra $Lt_6_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb380 (_4.ptx:1028) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb370 (_4.ptx:1023) bra.uni $Lt_6_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb380 (_4.ptx:1028) mov.u64 %rd5, s_double;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb420 (_4.ptx:1052) @%p2 bra $Lt_6_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb5a8 (_4.ptx:1120) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb458 (_4.ptx:1060) @%p3 bra $Lt_6_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4e0 (_4.ptx:1083) add.u32 %r17, %r8, %r1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb4c0 (_4.ptx:1076) @%p4 bra $Lt_6_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4c8 (_4.ptx:1077) mov.f64 %fd6, %fd5;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb4d0 (_4.ptx:1078) bra.uni $Lt_6_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb4e0 (_4.ptx:1083) add.u32 %r17, %r8, %r1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb608 (_4.ptx:1134) @%p5 bra $Lt_6_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb678 (_4.ptx:1152) @!%p1 bra $Lt_6_7682;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xb668 (_4.ptx:1147) bra.uni $Lt_6_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb678 (_4.ptx:1152) @!%p1 bra $Lt_6_7682;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xb678 (_4.ptx:1152) @!%p1 bra $Lt_6_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb6a8 (_4.ptx:1161) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17scan_single_blockIdLi256EEvPT_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17scan_single_blockIdLi256EEvPT_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_73694_31_non_const_s_seed" from 0x1800 to 0x1808 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11bottom_scanId7double4EvPKT_PS1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11bottom_scanId7double4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z11bottom_scanId7double4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11bottom_scanId7double4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z11bottom_scanId7double4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11bottom_scanId7double4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11bottom_scanId7double4EvPKT_PS1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z11bottom_scanId7double4EvPKT_PS1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb768 (_4.ptx:1203) @%p2 bra $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbba0 (_4.ptx:1389) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xb830 (_4.ptx:1230) @!%p6 bra $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb890 (_4.ptx:1247) add.f64 %fd3, %fd3, %fd2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xb868 (_4.ptx:1238) bra.uni $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb890 (_4.ptx:1247) add.f64 %fd3, %fd3, %fd2;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xb8d0 (_4.ptx:1261) @!%p3 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xba58 (_4.ptx:1329) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xb908 (_4.ptx:1269) @%p7 bra $Lt_7_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb990 (_4.ptx:1292) add.u32 %r34, %r20, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xb970 (_4.ptx:1285) @%p8 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb978 (_4.ptx:1286) mov.f64 %fd10, %fd9;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xb980 (_4.ptx:1287) bra.uni $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb990 (_4.ptx:1292) add.u32 %r34, %r20, %r11;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xba88 (_4.ptx:1337) @!%p4 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbaf8 (_4.ptx:1355) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xbae8 (_4.ptx:1350) bra.uni $Lt_7_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbaf8 (_4.ptx:1355) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xbb28 (_4.ptx:1365) @!%p6 bra $Lt_7_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb60 (_4.ptx:1374) @!%p5 bra $Lt_7_11522;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xbb60 (_4.ptx:1374) @!%p5 bra $Lt_7_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb70 (_4.ptx:1379) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xbb98 (_4.ptx:1386) @%p10 bra $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbba0 (_4.ptx:1389) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11bottom_scanId7double4EvPKT_PS1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11bottom_scanId7double4EvPKT_PS1_S3_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_K3mpbS"
Running: cat _ptx_K3mpbS | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ruQgXH
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ruQgXH --output-file  /dev/null 2> _ptx_K3mpbSinfo"
GPGPU-Sim PTX: Kernel '_Z11bottom_scanId7double4EvPKT_PS1_S3_i' : regs=28, lmem=0, smem=16, cmem=64
GPGPU-Sim PTX: Kernel '_Z17scan_single_blockIdLi256EEvPT_i' : regs=16, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_i' : regs=17, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z11bottom_scanIf6float4EvPKT_PS1_S3_i' : regs=21, lmem=0, smem=16, cmem=64
GPGPU-Sim PTX: Kernel '_Z17scan_single_blockIfLi256EEvPT_i' : regs=12, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_i' : regs=12, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_K3mpbS _ptx2_ruQgXH _ptx_K3mpbSinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17scan_single_blockIdLi256EEvPT_i : hostFun 0x0x43985a, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_i : hostFun 0x0x43982e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z11bottom_scanIf6float4EvPKT_PS1_S3_i : hostFun 0x0x4397f4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z17scan_single_blockIfLi256EEvPT_i : hostFun 0x0x4397d0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_i : hostFun 0x0x4397a4, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=CFD/euler3d.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14cuda_time_stepiiPfS_S_S_ : hostFun 0x0x43ba4d, fat_cubin_handle = 5
GPGPU-Sim PTX: allocating constant region for "ff_variable" from 0x100 to 0x114 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z25cuda_initialize_variablesiPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z25cuda_initialize_variablesiPf'...
GPGPU-Sim PTX: Finding dominators for '_Z25cuda_initialize_variablesiPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z25cuda_initialize_variablesiPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z25cuda_initialize_variablesiPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z25cuda_initialize_variablesiPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z25cuda_initialize_variablesiPf'...
GPGPU-Sim PTX: reconvergence points for _Z25cuda_initialize_variablesiPf...
GPGPU-Sim PTX: ... end of reconvergence points for _Z25cuda_initialize_variablesiPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z25cuda_initialize_variablesiPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z24cuda_compute_step_factoriPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24cuda_compute_step_factoriPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24cuda_compute_step_factoriPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24cuda_compute_step_factoriPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24cuda_compute_step_factoriPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24cuda_compute_step_factoriPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24cuda_compute_step_factoriPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24cuda_compute_step_factoriPfS_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z24cuda_compute_step_factoriPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24cuda_compute_step_factoriPfS_S_'.
GPGPU-Sim PTX: allocating constant region for "ff_flux_contribution_momentum_x" from 0x180 to 0x18c (global memory space) 4
GPGPU-Sim PTX: allocating constant region for "ff_flux_contribution_momentum_y" from 0x200 to 0x20c (global memory space) 5
GPGPU-Sim PTX: allocating constant region for "ff_flux_contribution_momentum_z" from 0x280 to 0x28c (global memory space) 6
GPGPU-Sim PTX: allocating constant region for "ff_flux_contribution_density_energy" from 0x300 to 0x30c (global memory space) 7
GPGPU-Sim PTX: instruction assembly for function '_Z17cuda_compute_fluxiPiPfS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17cuda_compute_fluxiPiPfS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17cuda_compute_fluxiPiPfS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17cuda_compute_fluxiPiPfS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17cuda_compute_fluxiPiPfS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17cuda_compute_fluxiPiPfS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17cuda_compute_fluxiPiPfS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z17cuda_compute_fluxiPiPfS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc070 (_5.ptx:266) @%p1 bra $Lt_2_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc820 (_5.ptx:538) add.u64 %rd40, %rd6, %rd17;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc4b8 (_5.ptx:414) bra.uni $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc820 (_5.ptx:538) add.u64 %rd40, %rd6, %rd17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc4d0 (_5.ptx:418) @%p2 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc820 (_5.ptx:538) add.u64 %rd40, %rd6, %rd17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc578 (_5.ptx:442) bra.uni $Lt_2_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc820 (_5.ptx:538) add.u64 %rd40, %rd6, %rd17;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xc590 (_5.ptx:446) @%p3 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc820 (_5.ptx:538) add.u64 %rd40, %rd6, %rd17;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xc7f0 (_5.ptx:527) bra.uni $Lt_2_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc820 (_5.ptx:538) add.u64 %rd40, %rd6, %rd17;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xc8b0 (_5.ptx:559) @%p4 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfb8 (_5.ptx:834) add.u64 %rd63, %rd9, %rd17;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xccd0 (_5.ptx:717) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfb8 (_5.ptx:834) add.u64 %rd63, %rd9, %rd17;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xcce8 (_5.ptx:721) @%p5 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfb8 (_5.ptx:834) add.u64 %rd63, %rd9, %rd17;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xcd68 (_5.ptx:740) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfb8 (_5.ptx:834) add.u64 %rd63, %rd9, %rd17;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xcd80 (_5.ptx:744) @%p6 bra $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcfb8 (_5.ptx:834) add.u64 %rd63, %rd9, %rd17;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xd048 (_5.ptx:855) @%p7 bra $Lt_2_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd750 (_5.ptx:1130) add.u64 %rd86, %rd12, %rd17;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xd468 (_5.ptx:1013) bra.uni $Lt_2_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd750 (_5.ptx:1130) add.u64 %rd86, %rd12, %rd17;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xd480 (_5.ptx:1017) @%p8 bra $Lt_2_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd750 (_5.ptx:1130) add.u64 %rd86, %rd12, %rd17;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xd500 (_5.ptx:1036) bra.uni $Lt_2_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd750 (_5.ptx:1130) add.u64 %rd86, %rd12, %rd17;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xd518 (_5.ptx:1040) @%p9 bra $Lt_2_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd750 (_5.ptx:1130) add.u64 %rd86, %rd12, %rd17;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xd7e0 (_5.ptx:1151) @%p10 bra $Lt_2_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdee8 (_5.ptx:1426) ld.param.u64 %rd109, [__cudaparm__Z17cuda_compute_fluxiPiPfS0_S0__fluxes];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xdc00 (_5.ptx:1309) bra.uni $Lt_2_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdee8 (_5.ptx:1426) ld.param.u64 %rd109, [__cudaparm__Z17cuda_compute_fluxiPiPfS0_S0__fluxes];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xdc18 (_5.ptx:1313) @%p11 bra $Lt_2_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdee8 (_5.ptx:1426) ld.param.u64 %rd109, [__cudaparm__Z17cuda_compute_fluxiPiPfS0_S0__fluxes];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xdc98 (_5.ptx:1332) bra.uni $Lt_2_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdee8 (_5.ptx:1426) ld.param.u64 %rd109, [__cudaparm__Z17cuda_compute_fluxiPiPfS0_S0__fluxes];
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xdcb0 (_5.ptx:1336) @%p12 bra $Lt_2_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdee8 (_5.ptx:1426) ld.param.u64 %rd109, [__cudaparm__Z17cuda_compute_fluxiPiPfS0_S0__fluxes];
GPGPU-Sim PTX: ... end of reconvergence points for _Z17cuda_compute_fluxiPiPfS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17cuda_compute_fluxiPiPfS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14cuda_time_stepiiPfS_S_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14cuda_time_stepiiPfS_S_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z14cuda_time_stepiiPfS_S_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14cuda_time_stepiiPfS_S_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14cuda_time_stepiiPfS_S_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14cuda_time_stepiiPfS_S_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14cuda_time_stepiiPfS_S_S_'...
GPGPU-Sim PTX: reconvergence points for _Z14cuda_time_stepiiPfS_S_S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14cuda_time_stepiiPfS_S_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14cuda_time_stepiiPfS_S_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_Qnvc0x"
Running: cat _ptx_Qnvc0x | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HFF92n
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HFF92n --output-file  /dev/null 2> _ptx_Qnvc0xinfo"
GPGPU-Sim PTX: Kernel '_Z14cuda_time_stepiiPfS_S_S_' : regs=17, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z17cuda_compute_fluxiPiPfS0_S0_' : regs=50, lmem=0, smem=0, cmem=160
GPGPU-Sim PTX: Kernel '_Z24cuda_compute_step_factoriPfS_S_' : regs=16, lmem=0, smem=0, cmem=152
GPGPU-Sim PTX: Kernel '_Z25cuda_initialize_variablesiPf' : regs=17, lmem=0, smem=0, cmem=116
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_Qnvc0x _ptx2_HFF92n _ptx_Qnvc0xinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17cuda_compute_fluxiPiPfS0_S0_ : hostFun 0x0x43b8fd, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _Z24cuda_compute_step_factoriPfS_S_ : hostFun 0x0x43b7e1, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _Z25cuda_initialize_variablesiPf : hostFun 0x0x43b705, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80afa0; deviceAddress = ff_variable; deviceName = ff_variable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20 bytes
GPGPU-Sim PTX registering constant ff_variable (20 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80afb4; deviceAddress = ff_flux_contribution_momentum_x; deviceName = ff_flux_contribution_momentum_x
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant ff_flux_contribution_momentum_x (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80afc0; deviceAddress = ff_flux_contribution_momentum_y; deviceName = ff_flux_contribution_momentum_y
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant ff_flux_contribution_momentum_y (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80afcc; deviceAddress = ff_flux_contribution_momentum_z; deviceName = ff_flux_contribution_momentum_z
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant ff_flux_contribution_momentum_z (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80afd8; deviceAddress = ff_flux_contribution_density_energy; deviceName = ff_flux_contribution_density_energy
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 12 bytes
GPGPU-Sim PTX registering constant ff_flux_contribution_density_energy (12 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=SC/streamcluster_cuda.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12pgain_kerneliilP5PointiPfS1_PiPb : hostFun 0x0x43d19d, fat_cubin_handle = 6
GPGPU-Sim PTX: allocating shared region for "coord_s" from 0x1800 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12pgain_kerneliilP5PointiPfS1_PiPb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12pgain_kerneliilP5PointiPfS1_PiPb'...
GPGPU-Sim PTX: Finding dominators for '_Z12pgain_kerneliilP5PointiPfS1_PiPb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12pgain_kerneliilP5PointiPfS1_PiPb'...
GPGPU-Sim PTX: Finding postdominators for '_Z12pgain_kerneliilP5PointiPfS1_PiPb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12pgain_kerneliilP5PointiPfS1_PiPb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12pgain_kerneliilP5PointiPfS1_PiPb'...
GPGPU-Sim PTX: reconvergence points for _Z12pgain_kerneliilP5PointiPfS1_PiPb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe1a8 (_6.ptx:76) @%p2 bra $Lt_0_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe258 (_6.ptx:103) mov.u64 %rd1, coord_s;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe1b0 (_6.ptx:77) @!%p1 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe250 (_6.ptx:101) mov.u64 %rd1, coord_s;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe248 (_6.ptx:99) @%p3 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe250 (_6.ptx:101) mov.u64 %rd1, coord_s;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe288 (_6.ptx:110) @!%p1 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe390 (_6.ptx:149) ld.param.u64 %rd15, [__cudaparm__Z12pgain_kerneliilP5PointiPfS1_PiPb_p];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xe350 (_6.ptx:138) @%p4 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe358 (_6.ptx:139) bra.uni $Lt_0_5378;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe358 (_6.ptx:139) bra.uni $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe390 (_6.ptx:149) ld.param.u64 %rd15, [__cudaparm__Z12pgain_kerneliilP5PointiPfS1_PiPb_p];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe400 (_6.ptx:164) @!%p5 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe4d0 (_6.ptx:197) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe460 (_6.ptx:178) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe4d0 (_6.ptx:197) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12pgain_kerneliilP5PointiPfS1_PiPb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12pgain_kerneliilP5PointiPfS1_PiPb'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_kZvl4e"
Running: cat _ptx_kZvl4e | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_9F4x55
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_9F4x55 --output-file  /dev/null 2> _ptx_kZvl4einfo"
GPGPU-Sim PTX: Kernel '_Z12pgain_kerneliilP5PointiPfS1_PiPb' : regs=12, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_kZvl4e _ptx2_9F4x55 _ptx_kZvl4einfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 7, filename=QTC/QTC.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib : hostFun 0x0x43fd88, fat_cubin_handle = 7
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z23closest_point_reductionffi" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z23closest_point_reductionffi" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z23closest_point_reductionffi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z23closest_point_reductionffi" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x38 to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x3c to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x40 to 0x44
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb" from 0x44 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x38 to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x3c to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x48 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb" from 0x4c to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf6__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf7__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf8__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf9__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x38 to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf10__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x3c to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf11__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf12__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x48 to 0x4c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf13__Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb" from 0x4c to 0x50
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_77261_35_non_const_dist_array__0" from 0x1800 to 0x1900 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_77262_33_non_const_point_index_array__1" from 0x1900 to 0x1a00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23closest_point_reductionffi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: Finding dominators for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23closest_point_reductionffi'...
GPGPU-Sim PTX: reconvergence points for _Z23closest_point_reductionffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe568 (_7.ptx:93) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe690 (_7.ptx:144) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe5a8 (_7.ptx:101) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe670 (_7.ptx:136) setp.gt.f32 %p7, %f2, %f4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe5e8 (_7.ptx:112) @%p3 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe650 (_7.ptx:131) add.s32 %r12, %r12, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe5f8 (_7.ptx:114) @!%p4 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe650 (_7.ptx:131) add.s32 %r12, %r12, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xe620 (_7.ptx:119) @%p5 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe650 (_7.ptx:131) add.s32 %r12, %r12, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe628 (_7.ptx:120) bra.uni $L_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe640 (_7.ptx:126) mov.f32 %f2, %f5;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe668 (_7.ptx:134) @%p6 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe670 (_7.ptx:136) setp.gt.f32 %p7, %f2, %f4;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe678 (_7.ptx:137) @!%p7 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe690 (_7.ptx:144) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23closest_point_reductionffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23closest_point_reductionffi'.
GPGPU-Sim PTX: allocating global region for "texDistance" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: Finding dominators for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: Finding postdominators for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'...
GPGPU-Sim PTX: reconvergence points for _Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe778 (_7.ptx:187) @%p1 bra $Lt_1_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9d0 (_7.ptx:283) cvta.shared.u64 %rd25, __cuda_local_var_77261_35_non_const_dist_array__0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe808 (_7.ptx:208) @%p2 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a0 (_7.ptx:274) add.u64 %rd15, %rd12, %rd15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xe838 (_7.ptx:214) @%p3 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a0 (_7.ptx:274) add.u64 %rd15, %rd12, %rd15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xe860 (_7.ptx:219) @%p4 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a0 (_7.ptx:274) add.u64 %rd15, %rd12, %rd15;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xe898 (_7.ptx:227) @%p5 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe950 (_7.ptx:254) setp.lt.f32 %p6, %f4, %f22;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xe918 (_7.ptx:244) bra.uni $Lt_1_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe950 (_7.ptx:254) setp.lt.f32 %p6, %f4, %f22;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe958 (_7.ptx:255) @!%p6 bra $Lt_1_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe980 (_7.ptx:265) setp.gt.f32 %p7, %f3, %f23;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe970 (_7.ptx:260) bra.uni $Lt_1_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe980 (_7.ptx:265) setp.gt.f32 %p7, %f3, %f23;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe988 (_7.ptx:266) @!%p7 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9a0 (_7.ptx:274) add.u64 %rd15, %rd12, %rd15;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xe9b8 (_7.ptx:277) @%p8 bra $Lt_1_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9c0 (_7.ptx:278) bra.uni $Lt_1_9986;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xe9c0 (_7.ptx:278) bra.uni $Lt_1_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe9d0 (_7.ptx:283) cvta.shared.u64 %rd25, __cuda_local_var_77261_35_non_const_dist_array__0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xea30 (_7.ptx:298) @%p9 bra $Lt_1_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb58 (_7.ptx:349) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xea70 (_7.ptx:306) @%p10 bra $Lt_1_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb38 (_7.ptx:341) setp.lt.f32 %p15, %f2, %f24;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xeab0 (_7.ptx:317) @%p11 bra $Lt_1_15874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb18 (_7.ptx:336) add.s32 %r37, %r37, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xeac0 (_7.ptx:319) @!%p12 bra $Lt_1_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb18 (_7.ptx:336) add.s32 %r37, %r37, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xeae8 (_7.ptx:324) @%p13 bra $Lt_1_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb18 (_7.ptx:336) add.s32 %r37, %r37, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xeaf0 (_7.ptx:325) bra.uni $L_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb08 (_7.ptx:331) mov.f32 %f24, %f25;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xeb30 (_7.ptx:339) @%p14 bra $Lt_1_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb38 (_7.ptx:341) setp.lt.f32 %p15, %f2, %f24;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xeb40 (_7.ptx:342) @!%p15 bra $Lt_1_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb58 (_7.ptx:349) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29find_closest_point_to_clusteriiPcS_PfPiS0_iiifb'.
GPGPU-Sim PTX: instruction assembly for function '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding dominators for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding postdominators for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: reconvergence points for _Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xec58 (_7.ptx:393) @%p1 bra $Lt_2_104706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecd8 (_7.ptx:413) setp.lt.s32 %p3, %r13, %r10;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xecd0 (_7.ptx:411) @%p2 bra $Lt_2_105218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecd8 (_7.ptx:413) setp.lt.s32 %p3, %r13, %r10;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xece0 (_7.ptx:414) @!%p3 bra $Lt_2_105730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed70 (_7.ptx:436) mov.s32 %r25, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xed68 (_7.ptx:434) @%p4 bra $Lt_2_106242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed70 (_7.ptx:436) mov.s32 %r25, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xed80 (_7.ptx:438) @!%p5 bra $Lt_2_106754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xedc8 (_7.ptx:452) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xed98 (_7.ptx:441) @%p6 bra $Lt_2_107266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeda8 (_7.ptx:446) mov.s32 %r26, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xedf8 (_7.ptx:459) @%p8 bra $Lt_2_108034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xee08 (_7.ptx:462) @%p9 bra $Lt_2_139010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xee78 (_7.ptx:478) @%p10 bra $Lt_2_139266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xeec0 (_7.ptx:489) @%p11 bra $Lt_2_139522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xef10 (_7.ptx:501) @%p12 bra $Lt_2_139778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xef60 (_7.ptx:513) @%p13 bra $Lt_2_140034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xefb0 (_7.ptx:525) @%p14 bra $Lt_2_140290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf000 (_7.ptx:537) @%p15 bra $Lt_2_140546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xf050 (_7.ptx:549) @%p16 bra $Lt_2_140802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xf0a0 (_7.ptx:561) @%p17 bra $Lt_2_141058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0xf0f0 (_7.ptx:573) @%p18 bra $Lt_2_141314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0xf140 (_7.ptx:585) @%p19 bra $Lt_2_141570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0xf190 (_7.ptx:597) @%p20 bra $Lt_2_141826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xf1c8 (_7.ptx:605) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0xf230 (_7.ptx:619) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0xf290 (_7.ptx:632) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xf2e8 (_7.ptx:644) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xf338 (_7.ptx:655) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xf380 (_7.ptx:665) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xf3c0 (_7.ptx:674) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xf3f8 (_7.ptx:682) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xf428 (_7.ptx:689) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0xf450 (_7.ptx:695) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xf470 (_7.ptx:700) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xf488 (_7.ptx:704) bra.uni $Lt_2_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf498 (_7.ptx:709) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0xf4a0 (_7.ptx:711) @!%p7 bra $Lt_2_142082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0xf5a8 (_7.ptx:746) @%p22 bra $Lt_2_108546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf738 (_7.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0xf5d8 (_7.ptx:753) @%p23 bra $L_2_95490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf738 (_7.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0xf600 (_7.ptx:758) @%p24 bra $L_2_95234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf738 (_7.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0xf618 (_7.ptx:762) bra.uni $Lt_2_108290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf738 (_7.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0xf630 (_7.ptx:766) @%p25 bra $Lt_2_109058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6e8 (_7.ptx:791) setp.gt.f32 %p26, %f35, %f16;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0xf6b0 (_7.ptx:782) bra.uni $Lt_2_108802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf6e8 (_7.ptx:791) setp.gt.f32 %p26, %f35, %f16;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0xf700 (_7.ptx:794) @!%p27 bra $Lt_2_109570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf738 (_7.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0xf718 (_7.ptx:797) bra.uni $Lt_2_108290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf738 (_7.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0xf728 (_7.ptx:800) bra.uni $Lt_2_108290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf738 (_7.ptx:805) mov.u32 %r104, 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0xf748 (_7.ptx:807) @%p28 bra $Lt_2_110850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b0 (_7.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0xf778 (_7.ptx:814) @%p29 bra $L_2_96002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b0 (_7.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0xf7a0 (_7.ptx:819) @%p30 bra $L_2_95746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b0 (_7.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0xf7b0 (_7.ptx:822) bra.uni $Lt_2_110850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b0 (_7.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0xf7c8 (_7.ptx:826) @%p31 bra $Lt_2_110594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf880 (_7.ptx:851) setp.gt.f32 %p32, %f53, %f15;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0xf848 (_7.ptx:842) bra.uni $Lt_2_110338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf880 (_7.ptx:851) setp.gt.f32 %p32, %f53, %f15;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0xf898 (_7.ptx:854) @!%p33 bra $Lt_2_110850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b0 (_7.ptx:860) mov.u32 %r112, 0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0xf8c0 (_7.ptx:862) @%p34 bra $Lt_2_112386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa28 (_7.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0xf8f0 (_7.ptx:869) @%p35 bra $L_2_96514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa28 (_7.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0xf918 (_7.ptx:874) @%p36 bra $L_2_96258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa28 (_7.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0xf928 (_7.ptx:877) bra.uni $Lt_2_112386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa28 (_7.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0xf940 (_7.ptx:881) @%p37 bra $Lt_2_112130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf9f8 (_7.ptx:906) setp.gt.f32 %p38, %f71, %f14;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0xf9c0 (_7.ptx:897) bra.uni $Lt_2_111874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf9f8 (_7.ptx:906) setp.gt.f32 %p38, %f71, %f14;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0xfa10 (_7.ptx:909) @!%p39 bra $Lt_2_112386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa28 (_7.ptx:915) mov.u32 %r120, 0;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0xfa38 (_7.ptx:917) @%p40 bra $Lt_2_113922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfba0 (_7.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0xfa68 (_7.ptx:924) @%p41 bra $L_2_97026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfba0 (_7.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0xfa90 (_7.ptx:929) @%p42 bra $L_2_96770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfba0 (_7.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0xfaa0 (_7.ptx:932) bra.uni $Lt_2_113922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfba0 (_7.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0xfab8 (_7.ptx:936) @%p43 bra $Lt_2_113666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb70 (_7.ptx:961) setp.gt.f32 %p44, %f89, %f13;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0xfb38 (_7.ptx:952) bra.uni $Lt_2_113410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfb70 (_7.ptx:961) setp.gt.f32 %p44, %f89, %f13;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0xfb88 (_7.ptx:964) @!%p45 bra $Lt_2_113922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfba0 (_7.ptx:970) mov.u32 %r128, 0;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0xfbb0 (_7.ptx:972) @%p46 bra $Lt_2_115458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd18 (_7.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0xfbe0 (_7.ptx:979) @%p47 bra $L_2_97538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd18 (_7.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0xfc08 (_7.ptx:984) @%p48 bra $L_2_97282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd18 (_7.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0xfc18 (_7.ptx:987) bra.uni $Lt_2_115458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd18 (_7.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0xfc30 (_7.ptx:991) @%p49 bra $Lt_2_115202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfce8 (_7.ptx:1016) setp.gt.f32 %p50, %f107, %f12;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0xfcb0 (_7.ptx:1007) bra.uni $Lt_2_114946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfce8 (_7.ptx:1016) setp.gt.f32 %p50, %f107, %f12;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0xfd00 (_7.ptx:1019) @!%p51 bra $Lt_2_115458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfd18 (_7.ptx:1025) mov.u32 %r136, 0;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0xfd28 (_7.ptx:1027) @%p52 bra $Lt_2_116994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe90 (_7.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0xfd58 (_7.ptx:1034) @%p53 bra $L_2_98050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe90 (_7.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0xfd80 (_7.ptx:1039) @%p54 bra $L_2_97794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe90 (_7.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0xfd90 (_7.ptx:1042) bra.uni $Lt_2_116994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe90 (_7.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0xfda8 (_7.ptx:1046) @%p55 bra $Lt_2_116738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe60 (_7.ptx:1071) setp.gt.f32 %p56, %f125, %f11;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0xfe28 (_7.ptx:1062) bra.uni $Lt_2_116482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe60 (_7.ptx:1071) setp.gt.f32 %p56, %f125, %f11;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0xfe78 (_7.ptx:1074) @!%p57 bra $Lt_2_116994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe90 (_7.ptx:1080) mov.u32 %r144, 0;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0xfea0 (_7.ptx:1082) @%p58 bra $Lt_2_118530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10008 (_7.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0xfed0 (_7.ptx:1089) @%p59 bra $L_2_98562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10008 (_7.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0xfef8 (_7.ptx:1094) @%p60 bra $L_2_98306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10008 (_7.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0xff08 (_7.ptx:1097) bra.uni $Lt_2_118530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10008 (_7.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0xff20 (_7.ptx:1101) @%p61 bra $Lt_2_118274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffd8 (_7.ptx:1126) setp.gt.f32 %p62, %f143, %f10;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0xffa0 (_7.ptx:1117) bra.uni $Lt_2_118018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xffd8 (_7.ptx:1126) setp.gt.f32 %p62, %f143, %f10;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0xfff0 (_7.ptx:1129) @!%p63 bra $Lt_2_118530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10008 (_7.ptx:1135) mov.u32 %r152, 0;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x10018 (_7.ptx:1137) @%p64 bra $Lt_2_120066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10180 (_7.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x10048 (_7.ptx:1144) @%p65 bra $L_2_99074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10180 (_7.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x10070 (_7.ptx:1149) @%p66 bra $L_2_98818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10180 (_7.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x10080 (_7.ptx:1152) bra.uni $Lt_2_120066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10180 (_7.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x10098 (_7.ptx:1156) @%p67 bra $Lt_2_119810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10150 (_7.ptx:1181) setp.gt.f32 %p68, %f161, %f9;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x10118 (_7.ptx:1172) bra.uni $Lt_2_119554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10150 (_7.ptx:1181) setp.gt.f32 %p68, %f161, %f9;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x10168 (_7.ptx:1184) @!%p69 bra $Lt_2_120066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10180 (_7.ptx:1190) mov.u32 %r160, 0;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x10190 (_7.ptx:1192) @%p70 bra $Lt_2_121602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102f8 (_7.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x101c0 (_7.ptx:1199) @%p71 bra $L_2_99586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102f8 (_7.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x101e8 (_7.ptx:1204) @%p72 bra $L_2_99330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102f8 (_7.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x101f8 (_7.ptx:1207) bra.uni $Lt_2_121602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102f8 (_7.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x10210 (_7.ptx:1211) @%p73 bra $Lt_2_121346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102c8 (_7.ptx:1236) setp.gt.f32 %p74, %f179, %f8;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x10290 (_7.ptx:1227) bra.uni $Lt_2_121090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102c8 (_7.ptx:1236) setp.gt.f32 %p74, %f179, %f8;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x102e0 (_7.ptx:1239) @!%p75 bra $Lt_2_121602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102f8 (_7.ptx:1245) mov.u32 %r168, 0;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x10308 (_7.ptx:1247) @%p76 bra $Lt_2_123138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10470 (_7.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x10338 (_7.ptx:1254) @%p77 bra $L_2_100098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10470 (_7.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x10360 (_7.ptx:1259) @%p78 bra $L_2_99842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10470 (_7.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x10370 (_7.ptx:1262) bra.uni $Lt_2_123138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10470 (_7.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x10388 (_7.ptx:1266) @%p79 bra $Lt_2_122882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10440 (_7.ptx:1291) setp.gt.f32 %p80, %f197, %f7;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x10408 (_7.ptx:1282) bra.uni $Lt_2_122626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10440 (_7.ptx:1291) setp.gt.f32 %p80, %f197, %f7;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x10458 (_7.ptx:1294) @!%p81 bra $Lt_2_123138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10470 (_7.ptx:1300) mov.u32 %r176, 0;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x10480 (_7.ptx:1302) @%p82 bra $Lt_2_124674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e8 (_7.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x104b0 (_7.ptx:1309) @%p83 bra $L_2_100610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e8 (_7.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x104d8 (_7.ptx:1314) @%p84 bra $L_2_100354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e8 (_7.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x104e8 (_7.ptx:1317) bra.uni $Lt_2_124674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e8 (_7.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x10500 (_7.ptx:1321) @%p85 bra $Lt_2_124418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105b8 (_7.ptx:1346) setp.gt.f32 %p86, %f215, %f6;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x10580 (_7.ptx:1337) bra.uni $Lt_2_124162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105b8 (_7.ptx:1346) setp.gt.f32 %p86, %f215, %f6;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x105d0 (_7.ptx:1349) @!%p87 bra $Lt_2_124674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e8 (_7.ptx:1355) mov.u32 %r184, 0;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x105f8 (_7.ptx:1357) @%p88 bra $Lt_2_126210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10760 (_7.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x10628 (_7.ptx:1364) @%p89 bra $L_2_101122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10760 (_7.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x10650 (_7.ptx:1369) @%p90 bra $L_2_100866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10760 (_7.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x10660 (_7.ptx:1372) bra.uni $Lt_2_126210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10760 (_7.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x10678 (_7.ptx:1376) @%p91 bra $Lt_2_125954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10730 (_7.ptx:1401) setp.gt.f32 %p92, %f233, %f5;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x106f8 (_7.ptx:1392) bra.uni $Lt_2_125698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10730 (_7.ptx:1401) setp.gt.f32 %p92, %f233, %f5;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x10748 (_7.ptx:1404) @!%p93 bra $Lt_2_126210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10760 (_7.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x10760 (_7.ptx:1410) @!%p21 bra $Lt_2_126722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10968 (_7.ptx:1489) mov.f32 %f254, %f17;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x107b0 (_7.ptx:1423) @%p94 bra $Lt_2_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10950 (_7.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x107e0 (_7.ptx:1430) @%p95 bra $Lt_2_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10950 (_7.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x10808 (_7.ptx:1435) @%p96 bra $L_2_101378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10950 (_7.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x10810 (_7.ptx:1436) bra.uni $Lt_2_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10950 (_7.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x10848 (_7.ptx:1444) @%p97 bra $Lt_2_128258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10900 (_7.ptx:1469) setp.lt.f32 %p98, %f234, %f252;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x108c8 (_7.ptx:1460) bra.uni $Lt_2_128002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10900 (_7.ptx:1469) setp.lt.f32 %p98, %f234, %f252;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x10908 (_7.ptx:1470) @!%p98 bra $Lt_2_128770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10930 (_7.ptx:1477) setp.gt.f32 %p99, %f17, %f253;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x10920 (_7.ptx:1473) bra.uni $Lt_2_128514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10930 (_7.ptx:1477) setp.gt.f32 %p99, %f17, %f253;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x10938 (_7.ptx:1478) @!%p99 bra $Lt_2_129026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10950 (_7.ptx:1484) add.s32 %r192, %r192, %r19;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x10960 (_7.ptx:1486) @%p100 bra $Lt_2_127234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10968 (_7.ptx:1489) mov.f32 %f254, %f17;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x10988 (_7.ptx:1496) @!%p5 bra $Lt_2_131330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a88 (_7.ptx:1542) bar.sync 0;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x109a0 (_7.ptx:1499) @%p101 bra $Lt_2_130306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a68 (_7.ptx:1534) setp.lt.f32 %p106, %f2, %f254;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x109e0 (_7.ptx:1510) @%p102 bra $Lt_2_146178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a48 (_7.ptx:1529) add.s32 %r205, %r205, 1;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x109f0 (_7.ptx:1512) @!%p103 bra $Lt_2_146434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a48 (_7.ptx:1529) add.s32 %r205, %r205, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x10a18 (_7.ptx:1517) @%p104 bra $Lt_2_146434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a48 (_7.ptx:1529) add.s32 %r205, %r205, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x10a20 (_7.ptx:1518) bra.uni $L_2_102146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a38 (_7.ptx:1524) mov.f32 %f254, %f255;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x10a60 (_7.ptx:1532) @%p105 bra $Lt_2_130818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a68 (_7.ptx:1534) setp.lt.f32 %p106, %f2, %f254;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x10a70 (_7.ptx:1535) @!%p106 bra $Lt_2_131330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a88 (_7.ptx:1542) bar.sync 0;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x10aa8 (_7.ptx:1548) @%p107 bra $Lt_2_132098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10af8 (_7.ptx:1566) bar.sync 0;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x10ab0 (_7.ptx:1549) @!%p5 bra $Lt_2_132354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ad8 (_7.ptx:1557) mov.s32 %r27, %r210;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x10ae8 (_7.ptx:1560) bra.uni $Lt_2_131842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10af8 (_7.ptx:1566) bar.sync 0;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x10b08 (_7.ptx:1569) @%p108 bra $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x10b20 (_7.ptx:1572) @%p109 bra $L_2_94210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x10b28 (_7.ptx:1573) bra.uni $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x10b38 (_7.ptx:1576) bra.uni $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x10b40 (_7.ptx:1579) @!%p7 bra $Lt_2_147202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x10b98 (_7.ptx:1592) @!%p3 bra $Lt_2_147458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10df0 (_7.ptx:1688) mov.f32 %f278, %f257;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x10c28 (_7.ptx:1613) @%p110 bra $Lt_2_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10dc0 (_7.ptx:1679) add.u64 %rd166, %rd166, %rd19;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x10c58 (_7.ptx:1619) @%p111 bra $Lt_2_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10dc0 (_7.ptx:1679) add.u64 %rd166, %rd166, %rd19;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x10c80 (_7.ptx:1624) @%p112 bra $Lt_2_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10dc0 (_7.ptx:1679) add.u64 %rd166, %rd166, %rd19;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x10cb8 (_7.ptx:1632) @%p113 bra $Lt_2_133890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d70 (_7.ptx:1659) setp.lt.f32 %p114, %f258, %f276;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x10d38 (_7.ptx:1649) bra.uni $Lt_2_133634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d70 (_7.ptx:1659) setp.lt.f32 %p114, %f258, %f276;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x10d78 (_7.ptx:1660) @!%p114 bra $Lt_2_134402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10da0 (_7.ptx:1670) setp.gt.f32 %p115, %f257, %f277;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x10d90 (_7.ptx:1665) bra.uni $Lt_2_134146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10da0 (_7.ptx:1670) setp.gt.f32 %p115, %f257, %f277;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x10da8 (_7.ptx:1671) @!%p115 bra $Lt_2_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10dc0 (_7.ptx:1679) add.u64 %rd166, %rd166, %rd19;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x10dd8 (_7.ptx:1682) @%p116 bra $Lt_2_133378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10de0 (_7.ptx:1683) bra.uni $Lt_2_132866;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x10de0 (_7.ptx:1683) bra.uni $Lt_2_132866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10df0 (_7.ptx:1688) mov.f32 %f278, %f257;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x10e10 (_7.ptx:1695) @!%p5 bra $Lt_2_136962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f38 (_7.ptx:1746) bar.sync 0;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x10e50 (_7.ptx:1703) @%p117 bra $Lt_2_135938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f18 (_7.ptx:1738) setp.lt.f32 %p122, %f2, %f278;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x10e90 (_7.ptx:1714) @%p118 bra $Lt_2_148738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ef8 (_7.ptx:1733) add.s32 %r234, %r234, 1;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x10ea0 (_7.ptx:1716) @!%p119 bra $Lt_2_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ef8 (_7.ptx:1733) add.s32 %r234, %r234, 1;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x10ec8 (_7.ptx:1721) @%p120 bra $Lt_2_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ef8 (_7.ptx:1733) add.s32 %r234, %r234, 1;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x10ed0 (_7.ptx:1722) bra.uni $L_2_104450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ee8 (_7.ptx:1728) mov.f32 %f278, %f279;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x10f10 (_7.ptx:1736) @%p121 bra $Lt_2_136450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f18 (_7.ptx:1738) setp.lt.f32 %p122, %f2, %f278;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x10f20 (_7.ptx:1739) @!%p122 bra $Lt_2_136962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10f38 (_7.ptx:1746) bar.sync 0;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x10f58 (_7.ptx:1752) @%p123 bra $Lt_2_137730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10fc8 (_7.ptx:1775) bar.sync 0;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x10f60 (_7.ptx:1753) @!%p5 bra $Lt_2_137986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10fa8 (_7.ptx:1766) mov.s32 %r27, %r239;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x10fb8 (_7.ptx:1769) bra.uni $Lt_2_137474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10fc8 (_7.ptx:1775) bar.sync 0;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x10fd8 (_7.ptx:1778) @%p124 bra $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x10ff0 (_7.ptx:1781) @%p125 bra $L_2_102402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x10ff8 (_7.ptx:1782) bra.uni $L_2_102658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11008 (_7.ptx:1788) mov.s32 %r243, %r93;
GPGPU-Sim PTX: ... end of reconvergence points for _Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z39generate_candidate_cluster_full_storageiiPcPfS_PiS0_iiiS1_fb'.
GPGPU-Sim PTX: instruction assembly for function '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding dominators for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding postdominators for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'...
GPGPU-Sim PTX: reconvergence points for _Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x110f0 (_7.ptx:1828) @%p1 bra $Lt_3_139266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11170 (_7.ptx:1848) setp.ge.s32 %p3, %r11, %r8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11168 (_7.ptx:1846) @%p2 bra $Lt_3_139778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11170 (_7.ptx:1848) setp.ge.s32 %p3, %r11, %r8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x11178 (_7.ptx:1849) @%p3 bra $Lt_3_140290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11208 (_7.ptx:1871) mov.s32 %r23, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x11200 (_7.ptx:1869) @%p4 bra $Lt_3_140802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11208 (_7.ptx:1871) mov.s32 %r23, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x11218 (_7.ptx:1873) @!%p5 bra $Lt_3_141314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11260 (_7.ptx:1887) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x11230 (_7.ptx:1876) @%p6 bra $Lt_3_141826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11240 (_7.ptx:1881) mov.s32 %r24, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x11278 (_7.ptx:1892) @%p7 bra $Lt_3_194050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x112c0 (_7.ptx:1901) @%p8 bra $Lt_3_194306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x11300 (_7.ptx:1910) @%p9 bra $Lt_3_194562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11340 (_7.ptx:1918) @%p10 bra $Lt_3_194818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x11360 (_7.ptx:1923) @%p11 bra $Lt_3_195074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x113a0 (_7.ptx:1931) @%p12 bra $Lt_3_195330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x113c0 (_7.ptx:1936) @%p13 bra $Lt_3_195586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x11400 (_7.ptx:1944) @%p14 bra $Lt_3_195842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x11420 (_7.ptx:1949) @%p15 bra $Lt_3_196098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x11460 (_7.ptx:1957) @%p16 bra $Lt_3_196354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x11480 (_7.ptx:1962) @%p17 bra $Lt_3_196610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x114c0 (_7.ptx:1970) @%p18 bra $Lt_3_196866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x114e0 (_7.ptx:1975) @%p19 bra $Lt_3_197122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x11520 (_7.ptx:1983) @%p20 bra $Lt_3_197378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x11540 (_7.ptx:1988) @%p21 bra $Lt_3_197634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x11580 (_7.ptx:1996) @%p22 bra $Lt_3_197890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x115a0 (_7.ptx:2001) @%p23 bra $Lt_3_198146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x115e0 (_7.ptx:2009) @%p24 bra $Lt_3_198402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x11600 (_7.ptx:2014) @%p25 bra $Lt_3_198658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x11640 (_7.ptx:2022) @%p26 bra $Lt_3_198914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x11660 (_7.ptx:2027) @%p27 bra $Lt_3_199170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x116a0 (_7.ptx:2035) @%p28 bra $Lt_3_199426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x116c0 (_7.ptx:2040) @%p29 bra $Lt_3_199682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x116f0 (_7.ptx:2046) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x11758 (_7.ptx:2060) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x117b8 (_7.ptx:2073) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x11818 (_7.ptx:2086) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x11870 (_7.ptx:2098) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x118c8 (_7.ptx:2110) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x11918 (_7.ptx:2121) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x11968 (_7.ptx:2132) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x119b0 (_7.ptx:2142) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x119f8 (_7.ptx:2152) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x11a38 (_7.ptx:2161) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x11a78 (_7.ptx:2170) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x11ab0 (_7.ptx:2178) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x11ae8 (_7.ptx:2186) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x11b18 (_7.ptx:2193) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x11b48 (_7.ptx:2200) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x11b70 (_7.ptx:2206) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x11b98 (_7.ptx:2212) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x11bb8 (_7.ptx:2217) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x11bd8 (_7.ptx:2222) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x11bf0 (_7.ptx:2226) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x11c08 (_7.ptx:2230) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x11c18 (_7.ptx:2233) bra.uni $Lt_3_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11c28 (_7.ptx:2238) bar.sync 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x11c40 (_7.ptx:2242) @%p30 bra $Lt_3_199938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142f0 (_7.ptx:3720) mov.s32 %r369, %r92;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x11cf0 (_7.ptx:2267) @%p32 bra $Lt_3_200194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x11d00 (_7.ptx:2269) @%p33 bra $Lt_3_200450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc8 (_7.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x11d20 (_7.ptx:2273) @%p34 bra $Lt_3_200706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc8 (_7.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x11d50 (_7.ptx:2279) @%p35 bra $Lt_3_200706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc8 (_7.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x11d78 (_7.ptx:2284) @%p36 bra $L_3_128770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc8 (_7.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x11d98 (_7.ptx:2290) bra.uni $Lt_3_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc8 (_7.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x11dc0 (_7.ptx:2296) @%p37 bra $Lt_3_142338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f50 (_7.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x11e50 (_7.ptx:2316) @%p38 bra $Lt_3_143106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f50 (_7.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x11e60 (_7.ptx:2318) bra.uni $Lt_3_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f50 (_7.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x11e70 (_7.ptx:2321) @%p39 bra $Lt_3_143618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f50 (_7.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x11e88 (_7.ptx:2324) @%p40 bra $Lt_3_144386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f20 (_7.ptx:2345) mov.s32 %r99, 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x11f08 (_7.ptx:2340) bra.uni $Lt_3_144130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f20 (_7.ptx:2345) mov.s32 %r99, 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x11f28 (_7.ptx:2346) bra.uni $Lt_3_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f50 (_7.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x11f40 (_7.ptx:2350) @%p41 bra $Lt_3_142850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f50 (_7.ptx:2354) setp.lt.f32 %p42, %f7, %f9;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x11f58 (_7.ptx:2355) @!%p42 bra $Lt_3_145154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f80 (_7.ptx:2362) setp.gt.f32 %p43, %f5, %f27;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x11f70 (_7.ptx:2358) bra.uni $Lt_3_144898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11f80 (_7.ptx:2362) setp.gt.f32 %p43, %f5, %f27;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x11f88 (_7.ptx:2363) @!%p43 bra $Lt_3_145666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc8 (_7.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x11fa0 (_7.ptx:2366) bra.uni $Lt_3_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc8 (_7.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x11fb0 (_7.ptx:2369) bra.uni $Lt_3_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11fc8 (_7.ptx:2375) mov.u32 %r116, 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x11fd8 (_7.ptx:2377) @%p44 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x11fe8 (_7.ptx:2379) @%p45 bra $Lt_3_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12278 (_7.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x12020 (_7.ptx:2386) @%p46 bra $Lt_3_201986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12278 (_7.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x12050 (_7.ptx:2392) @%p47 bra $Lt_3_201986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12278 (_7.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x12078 (_7.ptx:2397) @%p48 bra $L_3_129538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12278 (_7.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x12088 (_7.ptx:2401) bra.uni $Lt_3_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12278 (_7.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x120b0 (_7.ptx:2407) @%p49 bra $Lt_3_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12228 (_7.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x12138 (_7.ptx:2426) @%p50 bra $Lt_3_146690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12228 (_7.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x12148 (_7.ptx:2428) bra.uni $Lt_3_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12228 (_7.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x12158 (_7.ptx:2431) @%p51 bra $Lt_3_147202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12228 (_7.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x12170 (_7.ptx:2434) @%p52 bra $Lt_3_147970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12228 (_7.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x121f0 (_7.ptx:2450) bra.uni $Lt_3_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12228 (_7.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x12208 (_7.ptx:2454) bra.uni $Lt_3_145922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12228 (_7.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x12220 (_7.ptx:2458) @%p53 bra $Lt_3_146434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12228 (_7.ptx:2461) setp.gt.f32 %p54, %f9, %f28;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x12230 (_7.ptx:2462) @!%p54 bra $Lt_3_148738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12258 (_7.ptx:2469) setp.gt.f32 %p55, %f6, %f27;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x12248 (_7.ptx:2465) bra.uni $Lt_3_148482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12258 (_7.ptx:2469) setp.gt.f32 %p55, %f6, %f27;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x12260 (_7.ptx:2470) @!%p55 bra $Lt_3_148994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12278 (_7.ptx:2476) mov.u32 %r135, 0;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x12288 (_7.ptx:2478) @%p56 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x12298 (_7.ptx:2480) @%p57 bra $Lt_3_152578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12530 (_7.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x122d8 (_7.ptx:2488) @%p58 bra $Lt_3_203266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12530 (_7.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x12308 (_7.ptx:2494) @%p59 bra $Lt_3_203266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12530 (_7.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x12330 (_7.ptx:2499) @%p60 bra $L_3_130306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12530 (_7.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x12340 (_7.ptx:2503) bra.uni $Lt_3_152578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12530 (_7.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x12368 (_7.ptx:2509) @%p61 bra $Lt_3_149506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124e0 (_7.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x123f0 (_7.ptx:2528) @%p62 bra $Lt_3_150274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124e0 (_7.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x12400 (_7.ptx:2530) bra.uni $Lt_3_149506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124e0 (_7.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x12410 (_7.ptx:2533) @%p63 bra $Lt_3_150786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124e0 (_7.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x12428 (_7.ptx:2536) @%p64 bra $Lt_3_151554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124e0 (_7.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x124a8 (_7.ptx:2552) bra.uni $Lt_3_149506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124e0 (_7.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x124c0 (_7.ptx:2556) bra.uni $Lt_3_149506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124e0 (_7.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x124d8 (_7.ptx:2560) @%p65 bra $Lt_3_150018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x124e0 (_7.ptx:2563) setp.gt.f32 %p66, %f9, %f47;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x124e8 (_7.ptx:2564) @!%p66 bra $Lt_3_152322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12510 (_7.ptx:2571) setp.gt.f32 %p67, %f6, %f27;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x12500 (_7.ptx:2567) bra.uni $Lt_3_152066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12510 (_7.ptx:2571) setp.gt.f32 %p67, %f6, %f27;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x12518 (_7.ptx:2572) @!%p67 bra $Lt_3_152578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12530 (_7.ptx:2578) mov.u32 %r155, 0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x12540 (_7.ptx:2580) @%p68 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x12550 (_7.ptx:2582) @%p69 bra $Lt_3_156162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127e8 (_7.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x12590 (_7.ptx:2590) @%p70 bra $Lt_3_204546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127e8 (_7.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x125c0 (_7.ptx:2596) @%p71 bra $Lt_3_204546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127e8 (_7.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x125e8 (_7.ptx:2601) @%p72 bra $L_3_131074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127e8 (_7.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x125f8 (_7.ptx:2605) bra.uni $Lt_3_156162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127e8 (_7.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x12620 (_7.ptx:2611) @%p73 bra $Lt_3_153090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (_7.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x126a8 (_7.ptx:2630) @%p74 bra $Lt_3_153858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (_7.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x126b8 (_7.ptx:2632) bra.uni $Lt_3_153090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (_7.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x126c8 (_7.ptx:2635) @%p75 bra $Lt_3_154370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (_7.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x126e0 (_7.ptx:2638) @%p76 bra $Lt_3_155138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (_7.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x12760 (_7.ptx:2654) bra.uni $Lt_3_153090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (_7.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x12778 (_7.ptx:2658) bra.uni $Lt_3_153090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (_7.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x12790 (_7.ptx:2662) @%p77 bra $Lt_3_153602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12798 (_7.ptx:2665) setp.gt.f32 %p78, %f9, %f66;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x127a0 (_7.ptx:2666) @!%p78 bra $Lt_3_155906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127c8 (_7.ptx:2673) setp.gt.f32 %p79, %f6, %f27;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x127b8 (_7.ptx:2669) bra.uni $Lt_3_155650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127c8 (_7.ptx:2673) setp.gt.f32 %p79, %f6, %f27;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x127d0 (_7.ptx:2674) @!%p79 bra $Lt_3_156162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x127e8 (_7.ptx:2680) mov.u32 %r175, 0;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x127f8 (_7.ptx:2682) @%p80 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x12808 (_7.ptx:2684) @%p81 bra $Lt_3_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12aa0 (_7.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x12848 (_7.ptx:2692) @%p82 bra $Lt_3_205826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12aa0 (_7.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x12878 (_7.ptx:2698) @%p83 bra $Lt_3_205826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12aa0 (_7.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x128a0 (_7.ptx:2703) @%p84 bra $L_3_131842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12aa0 (_7.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x128b0 (_7.ptx:2707) bra.uni $Lt_3_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12aa0 (_7.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x128d8 (_7.ptx:2713) @%p85 bra $Lt_3_156674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_7.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x12960 (_7.ptx:2732) @%p86 bra $Lt_3_157442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_7.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x12970 (_7.ptx:2734) bra.uni $Lt_3_156674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_7.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x12980 (_7.ptx:2737) @%p87 bra $Lt_3_157954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_7.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x12998 (_7.ptx:2740) @%p88 bra $Lt_3_158722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_7.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x12a18 (_7.ptx:2756) bra.uni $Lt_3_156674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_7.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x12a30 (_7.ptx:2760) bra.uni $Lt_3_156674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_7.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x12a48 (_7.ptx:2764) @%p89 bra $Lt_3_157186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a50 (_7.ptx:2767) setp.gt.f32 %p90, %f9, %f85;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x12a58 (_7.ptx:2768) @!%p90 bra $Lt_3_159490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a80 (_7.ptx:2775) setp.gt.f32 %p91, %f6, %f27;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x12a70 (_7.ptx:2771) bra.uni $Lt_3_159234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a80 (_7.ptx:2775) setp.gt.f32 %p91, %f6, %f27;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x12a88 (_7.ptx:2776) @!%p91 bra $Lt_3_159746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12aa0 (_7.ptx:2782) mov.u32 %r195, 0;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x12ab0 (_7.ptx:2784) @%p92 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x12ac0 (_7.ptx:2786) @%p93 bra $Lt_3_163330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d58 (_7.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x12b00 (_7.ptx:2794) @%p94 bra $Lt_3_207106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d58 (_7.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x12b30 (_7.ptx:2800) @%p95 bra $Lt_3_207106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d58 (_7.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x12b58 (_7.ptx:2805) @%p96 bra $L_3_132610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d58 (_7.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x12b68 (_7.ptx:2809) bra.uni $Lt_3_163330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d58 (_7.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x12b90 (_7.ptx:2815) @%p97 bra $Lt_3_160258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d08 (_7.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x12c18 (_7.ptx:2834) @%p98 bra $Lt_3_161026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d08 (_7.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x12c28 (_7.ptx:2836) bra.uni $Lt_3_160258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d08 (_7.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x12c38 (_7.ptx:2839) @%p99 bra $Lt_3_161538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d08 (_7.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x12c50 (_7.ptx:2842) @%p100 bra $Lt_3_162306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d08 (_7.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x12cd0 (_7.ptx:2858) bra.uni $Lt_3_160258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d08 (_7.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x12ce8 (_7.ptx:2862) bra.uni $Lt_3_160258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d08 (_7.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x12d00 (_7.ptx:2866) @%p101 bra $Lt_3_160770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d08 (_7.ptx:2869) setp.gt.f32 %p102, %f9, %f104;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x12d10 (_7.ptx:2870) @!%p102 bra $Lt_3_163074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d38 (_7.ptx:2877) setp.gt.f32 %p103, %f6, %f27;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x12d28 (_7.ptx:2873) bra.uni $Lt_3_162818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d38 (_7.ptx:2877) setp.gt.f32 %p103, %f6, %f27;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x12d40 (_7.ptx:2878) @!%p103 bra $Lt_3_163330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12d58 (_7.ptx:2884) mov.u32 %r215, 0;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x12d68 (_7.ptx:2886) @%p104 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x12d78 (_7.ptx:2888) @%p105 bra $Lt_3_166914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13010 (_7.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x12db8 (_7.ptx:2896) @%p106 bra $Lt_3_208386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13010 (_7.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x12de8 (_7.ptx:2902) @%p107 bra $Lt_3_208386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13010 (_7.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x12e10 (_7.ptx:2907) @%p108 bra $L_3_133378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13010 (_7.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x12e20 (_7.ptx:2911) bra.uni $Lt_3_166914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13010 (_7.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x12e48 (_7.ptx:2917) @%p109 bra $Lt_3_163842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fc0 (_7.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x12ed0 (_7.ptx:2936) @%p110 bra $Lt_3_164610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fc0 (_7.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x12ee0 (_7.ptx:2938) bra.uni $Lt_3_163842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fc0 (_7.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x12ef0 (_7.ptx:2941) @%p111 bra $Lt_3_165122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fc0 (_7.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x12f08 (_7.ptx:2944) @%p112 bra $Lt_3_165890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fc0 (_7.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x12f88 (_7.ptx:2960) bra.uni $Lt_3_163842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fc0 (_7.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x12fa0 (_7.ptx:2964) bra.uni $Lt_3_163842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fc0 (_7.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x12fb8 (_7.ptx:2968) @%p113 bra $Lt_3_164354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12fc0 (_7.ptx:2971) setp.gt.f32 %p114, %f9, %f123;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x12fc8 (_7.ptx:2972) @!%p114 bra $Lt_3_166658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ff0 (_7.ptx:2979) setp.gt.f32 %p115, %f6, %f27;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x12fe0 (_7.ptx:2975) bra.uni $Lt_3_166402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12ff0 (_7.ptx:2979) setp.gt.f32 %p115, %f6, %f27;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x12ff8 (_7.ptx:2980) @!%p115 bra $Lt_3_166914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13010 (_7.ptx:2986) mov.u32 %r235, 0;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x13020 (_7.ptx:2988) @%p116 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x13030 (_7.ptx:2990) @%p117 bra $Lt_3_170498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132c8 (_7.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x13070 (_7.ptx:2998) @%p118 bra $Lt_3_209666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132c8 (_7.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x130a0 (_7.ptx:3004) @%p119 bra $Lt_3_209666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132c8 (_7.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x130c8 (_7.ptx:3009) @%p120 bra $L_3_134146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132c8 (_7.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x130d8 (_7.ptx:3013) bra.uni $Lt_3_170498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132c8 (_7.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x13100 (_7.ptx:3019) @%p121 bra $Lt_3_167426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (_7.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x13188 (_7.ptx:3038) @%p122 bra $Lt_3_168194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (_7.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x13198 (_7.ptx:3040) bra.uni $Lt_3_167426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (_7.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x131a8 (_7.ptx:3043) @%p123 bra $Lt_3_168706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (_7.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x131c0 (_7.ptx:3046) @%p124 bra $Lt_3_169474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (_7.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x13240 (_7.ptx:3062) bra.uni $Lt_3_167426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (_7.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x13258 (_7.ptx:3066) bra.uni $Lt_3_167426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (_7.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x13270 (_7.ptx:3070) @%p125 bra $Lt_3_167938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13278 (_7.ptx:3073) setp.gt.f32 %p126, %f9, %f142;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x13280 (_7.ptx:3074) @!%p126 bra $Lt_3_170242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132a8 (_7.ptx:3081) setp.gt.f32 %p127, %f6, %f27;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x13298 (_7.ptx:3077) bra.uni $Lt_3_169986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132a8 (_7.ptx:3081) setp.gt.f32 %p127, %f6, %f27;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x132b0 (_7.ptx:3082) @!%p127 bra $Lt_3_170498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x132c8 (_7.ptx:3088) mov.u32 %r255, 0;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x132d8 (_7.ptx:3090) @%p128 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x132e8 (_7.ptx:3092) @%p129 bra $Lt_3_174082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13580 (_7.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x13328 (_7.ptx:3100) @%p130 bra $Lt_3_210946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13580 (_7.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x13358 (_7.ptx:3106) @%p131 bra $Lt_3_210946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13580 (_7.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x13380 (_7.ptx:3111) @%p132 bra $L_3_134914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13580 (_7.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x13390 (_7.ptx:3115) bra.uni $Lt_3_174082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13580 (_7.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x133b8 (_7.ptx:3121) @%p133 bra $Lt_3_171010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13530 (_7.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x13440 (_7.ptx:3140) @%p134 bra $Lt_3_171778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13530 (_7.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x13450 (_7.ptx:3142) bra.uni $Lt_3_171010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13530 (_7.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x13460 (_7.ptx:3145) @%p135 bra $Lt_3_172290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13530 (_7.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x13478 (_7.ptx:3148) @%p136 bra $Lt_3_173058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13530 (_7.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x134f8 (_7.ptx:3164) bra.uni $Lt_3_171010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13530 (_7.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x13510 (_7.ptx:3168) bra.uni $Lt_3_171010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13530 (_7.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x13528 (_7.ptx:3172) @%p137 bra $Lt_3_171522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13530 (_7.ptx:3175) setp.gt.f32 %p138, %f9, %f161;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x13538 (_7.ptx:3176) @!%p138 bra $Lt_3_173826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13560 (_7.ptx:3183) setp.gt.f32 %p139, %f6, %f27;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x13550 (_7.ptx:3179) bra.uni $Lt_3_173570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13560 (_7.ptx:3183) setp.gt.f32 %p139, %f6, %f27;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x13568 (_7.ptx:3184) @!%p139 bra $Lt_3_174082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13580 (_7.ptx:3190) mov.u32 %r275, 0;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x13590 (_7.ptx:3192) @%p140 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x135a0 (_7.ptx:3194) @%p141 bra $Lt_3_177666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13838 (_7.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x135e0 (_7.ptx:3202) @%p142 bra $Lt_3_212226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13838 (_7.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x13610 (_7.ptx:3208) @%p143 bra $Lt_3_212226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13838 (_7.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x13638 (_7.ptx:3213) @%p144 bra $L_3_135682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13838 (_7.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x13648 (_7.ptx:3217) bra.uni $Lt_3_177666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13838 (_7.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x13670 (_7.ptx:3223) @%p145 bra $Lt_3_174594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_7.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x136f8 (_7.ptx:3242) @%p146 bra $Lt_3_175362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_7.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x13708 (_7.ptx:3244) bra.uni $Lt_3_174594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_7.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x13718 (_7.ptx:3247) @%p147 bra $Lt_3_175874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_7.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x13730 (_7.ptx:3250) @%p148 bra $Lt_3_176642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_7.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x137b0 (_7.ptx:3266) bra.uni $Lt_3_174594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_7.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x137c8 (_7.ptx:3270) bra.uni $Lt_3_174594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_7.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x137e0 (_7.ptx:3274) @%p149 bra $Lt_3_175106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x137e8 (_7.ptx:3277) setp.gt.f32 %p150, %f9, %f180;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x137f0 (_7.ptx:3278) @!%p150 bra $Lt_3_177410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13818 (_7.ptx:3285) setp.gt.f32 %p151, %f6, %f27;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x13808 (_7.ptx:3281) bra.uni $Lt_3_177154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13818 (_7.ptx:3285) setp.gt.f32 %p151, %f6, %f27;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x13820 (_7.ptx:3286) @!%p151 bra $Lt_3_177666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13838 (_7.ptx:3292) mov.u32 %r295, 0;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x13848 (_7.ptx:3294) @%p152 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x13858 (_7.ptx:3296) @%p153 bra $Lt_3_181250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13af0 (_7.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x13898 (_7.ptx:3304) @%p154 bra $Lt_3_213506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13af0 (_7.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x138c8 (_7.ptx:3310) @%p155 bra $Lt_3_213506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13af0 (_7.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x138f0 (_7.ptx:3315) @%p156 bra $L_3_136450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13af0 (_7.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x13900 (_7.ptx:3319) bra.uni $Lt_3_181250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13af0 (_7.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x13928 (_7.ptx:3325) @%p157 bra $Lt_3_178178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa0 (_7.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x139b0 (_7.ptx:3344) @%p158 bra $Lt_3_178946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa0 (_7.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x139c0 (_7.ptx:3346) bra.uni $Lt_3_178178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa0 (_7.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x139d0 (_7.ptx:3349) @%p159 bra $Lt_3_179458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa0 (_7.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x139e8 (_7.ptx:3352) @%p160 bra $Lt_3_180226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa0 (_7.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x13a68 (_7.ptx:3368) bra.uni $Lt_3_178178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa0 (_7.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x13a80 (_7.ptx:3372) bra.uni $Lt_3_178178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa0 (_7.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x13a98 (_7.ptx:3376) @%p161 bra $Lt_3_178690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13aa0 (_7.ptx:3379) setp.gt.f32 %p162, %f9, %f199;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x13aa8 (_7.ptx:3380) @!%p162 bra $Lt_3_180994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ad0 (_7.ptx:3387) setp.gt.f32 %p163, %f6, %f27;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x13ac0 (_7.ptx:3383) bra.uni $Lt_3_180738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13ad0 (_7.ptx:3387) setp.gt.f32 %p163, %f6, %f27;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x13ad8 (_7.ptx:3388) @!%p163 bra $Lt_3_181250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13af0 (_7.ptx:3394) mov.u32 %r315, 0;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x13b00 (_7.ptx:3396) @%p164 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x13b10 (_7.ptx:3398) @%p165 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x13b50 (_7.ptx:3406) @%p166 bra $Lt_3_214786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x13b80 (_7.ptx:3412) @%p167 bra $Lt_3_214786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x13ba8 (_7.ptx:3417) @%p168 bra $L_3_137218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x13bb8 (_7.ptx:3421) bra.uni $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x13be0 (_7.ptx:3427) @%p169 bra $Lt_3_181762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d58 (_7.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x13c68 (_7.ptx:3446) @%p170 bra $Lt_3_182530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d58 (_7.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x13c78 (_7.ptx:3448) bra.uni $Lt_3_181762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d58 (_7.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x13c88 (_7.ptx:3451) @%p171 bra $Lt_3_183042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d58 (_7.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x13ca0 (_7.ptx:3454) @%p172 bra $Lt_3_183810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d58 (_7.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x13d20 (_7.ptx:3470) bra.uni $Lt_3_181762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d58 (_7.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x13d38 (_7.ptx:3474) bra.uni $Lt_3_181762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d58 (_7.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x13d50 (_7.ptx:3478) @%p173 bra $Lt_3_182274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d58 (_7.ptx:3481) setp.gt.f32 %p174, %f9, %f218;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x13d60 (_7.ptx:3482) @!%p174 bra $Lt_3_184578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d88 (_7.ptx:3489) setp.gt.f32 %p175, %f6, %f27;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x13d78 (_7.ptx:3485) bra.uni $Lt_3_184322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13d88 (_7.ptx:3489) setp.gt.f32 %p175, %f6, %f27;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x13d90 (_7.ptx:3490) @!%p175 bra $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x13da8 (_7.ptx:3493) bra.uni $Lt_3_212994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13dc0 (_7.ptx:3500) bar.sync 0;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x13dc8 (_7.ptx:3501) @!%p31 bra $Lt_3_215810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140e0 (_7.ptx:3620) bar.sync 0;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x13df0 (_7.ptx:3509) @%p176 bra $Lt_3_215810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140e0 (_7.ptx:3620) bar.sync 0;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x13e38 (_7.ptx:3518) @%p177 bra $Lt_3_215810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140e0 (_7.ptx:3620) bar.sync 0;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x13e48 (_7.ptx:3521) @%p178 bra $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140c0 (_7.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x13e78 (_7.ptx:3527) @%p179 bra $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140c0 (_7.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x13ea8 (_7.ptx:3533) @%p180 bra $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140c0 (_7.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x13ed0 (_7.ptx:3538) @%p181 bra $L_3_137986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140c0 (_7.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x13ed8 (_7.ptx:3539) bra.uni $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140c0 (_7.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x13f00 (_7.ptx:3545) @%p182 bra $Lt_3_186114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (_7.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x13f80 (_7.ptx:3563) @%p183 bra $Lt_3_186882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (_7.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x13f90 (_7.ptx:3565) bra.uni $Lt_3_186114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (_7.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x13fa0 (_7.ptx:3568) @%p184 bra $Lt_3_187394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (_7.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x13fb8 (_7.ptx:3571) @%p185 bra $Lt_3_188162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (_7.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x14038 (_7.ptx:3587) bra.uni $Lt_3_186114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (_7.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x14050 (_7.ptx:3591) bra.uni $Lt_3_186114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (_7.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x14068 (_7.ptx:3595) @%p186 bra $Lt_3_186626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14070 (_7.ptx:3598) setp.gt.f32 %p187, %f9, %f237;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x14078 (_7.ptx:3599) @!%p187 bra $Lt_3_188930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140a0 (_7.ptx:3606) setp.gt.f32 %p188, %f6, %f27;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x14090 (_7.ptx:3602) bra.uni $Lt_3_188674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140a0 (_7.ptx:3606) setp.gt.f32 %p188, %f6, %f27;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x140a8 (_7.ptx:3607) @!%p188 bra $Lt_3_189186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140c0 (_7.ptx:3613) add.s32 %r335, %r335, %r17;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x140d8 (_7.ptx:3616) @%p189 bra $Lt_3_185858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x140e0 (_7.ptx:3620) bar.sync 0;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x14108 (_7.ptx:3629) @!%p5 bra $Lt_3_191490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14208 (_7.ptx:3675) bar.sync 0;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x14120 (_7.ptx:3632) @%p190 bra $Lt_3_190466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141e8 (_7.ptx:3667) setp.lt.f32 %p195, %f2, %f256;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x14160 (_7.ptx:3643) @%p191 bra $Lt_3_217602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141c8 (_7.ptx:3662) add.s32 %r360, %r360, 1;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x14170 (_7.ptx:3645) @!%p192 bra $Lt_3_217858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141c8 (_7.ptx:3662) add.s32 %r360, %r360, 1;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x14198 (_7.ptx:3650) @%p193 bra $Lt_3_217858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141c8 (_7.ptx:3662) add.s32 %r360, %r360, 1;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x141a0 (_7.ptx:3651) bra.uni $L_3_139010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141b8 (_7.ptx:3657) mov.f32 %f256, %f257;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x141e0 (_7.ptx:3665) @%p194 bra $Lt_3_190978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x141e8 (_7.ptx:3667) setp.lt.f32 %p195, %f2, %f256;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x141f0 (_7.ptx:3668) @!%p195 bra $Lt_3_191490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14208 (_7.ptx:3675) bar.sync 0;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0x14228 (_7.ptx:3681) @%p196 bra $Lt_3_192258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142b0 (_7.ptx:3708) bar.sync 0;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0x14230 (_7.ptx:3682) @!%p5 bra $Lt_3_193026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14290 (_7.ptx:3699) mov.s32 %r25, %r365;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0x14268 (_7.ptx:3690) @%p197 bra $Lt_3_193026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14290 (_7.ptx:3699) mov.s32 %r25, %r365;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0x142a0 (_7.ptx:3702) bra.uni $Lt_3_192002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142b0 (_7.ptx:3708) bar.sync 0;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0x142c0 (_7.ptx:3711) @%p198 bra $L_3_128002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142f0 (_7.ptx:3720) mov.s32 %r369, %r92;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0x142d8 (_7.ptx:3714) @%p199 bra $L_3_127746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142f0 (_7.ptx:3720) mov.s32 %r369, %r92;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0x142e0 (_7.ptx:3715) bra.uni $L_3_128002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x142f0 (_7.ptx:3720) mov.s32 %r369, %r92;
GPGPU-Sim PTX: ... end of reconvergence points for _Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z42generate_candidate_cluster_compact_storageiiPcPfS_PiS0_iiiS1_fb'.
GPGPU-Sim PTX: instruction assembly for function '_Z18reduce_card_devicePii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: Finding dominators for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18reduce_card_devicePii'...
GPGPU-Sim PTX: reconvergence points for _Z18reduce_card_devicePii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14330 (_7.ptx:3741) @%p1 bra $Lt_4_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143e8 (_7.ptx:3772) st.global.s32 [%rd1+0], %r11;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14398 (_7.ptx:3756) @%p2 bra $Lt_4_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143b8 (_7.ptx:3763) add.s32 %r10, %r10, 2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x143d0 (_7.ptx:3766) @%p3 bra $Lt_4_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143d8 (_7.ptx:3767) bra.uni $Lt_4_2050;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x143d8 (_7.ptx:3767) bra.uni $Lt_4_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x143e8 (_7.ptx:3772) st.global.s32 [%rd1+0], %r11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18reduce_card_devicePii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18reduce_card_devicePii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15compute_degreesPiS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15compute_degreesPiS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z15compute_degreesPiS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14480 (_7.ptx:3808) @%p1 bra $Lt_5_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x144a8 (_7.ptx:3815) cvt.s32.u32 %r18, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x144b8 (_7.ptx:3817) @%p2 bra $Lt_5_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14658 (_7.ptx:3879) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14558 (_7.ptx:3839) @!%p3 bra $Lt_5_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14610 (_7.ptx:3868) cvt.s64.s32 %rd12, %r23;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x145f8 (_7.ptx:3862) @%p5 bra $Lt_5_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14600 (_7.ptx:3863) bra.uni $Lt_5_5122;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x14600 (_7.ptx:3863) bra.uni $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14610 (_7.ptx:3868) cvt.s64.s32 %rd12, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x14650 (_7.ptx:3876) @%p6 bra $Lt_5_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14658 (_7.ptx:3879) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15compute_degreesPiS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15compute_degreesPiS_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z26update_clustered_pnts_maskPcS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z26update_clustered_pnts_maskPcS_i'...
GPGPU-Sim PTX: reconvergence points for _Z26update_clustered_pnts_maskPcS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x14678 (_7.ptx:3896) @%p1 bra $Lt_6_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14728 (_7.ptx:3923) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14720 (_7.ptx:3920) @%p2 bra $Lt_6_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14728 (_7.ptx:3923) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z26update_clustered_pnts_maskPcS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z26update_clustered_pnts_maskPcS_i'.
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_77373_33_non_const_cnt_sh" from 0x1a00 to 0x1a04 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda_local_var_77374_34_non_const_flag_sh" from 0x1a04 to 0x1a05 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_77362_33_non_const_tmp_pnts672" from 0x1a80 to 0x1b80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: Finding dominators for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: Finding postdominators for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'...
GPGPU-Sim PTX: reconvergence points for _Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x147d0 (_7.ptx:3975) @%p5 bra $Lt_7_251906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x147d8 (_7.ptx:3977) @!%p1 bra $Lt_7_252162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14860 (_7.ptx:3998) @!%p2 bra $Lt_7_253186;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14858 (_7.ptx:3996) @%p6 bra $Lt_7_252674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14860 (_7.ptx:3998) @!%p2 bra $Lt_7_253186;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14860 (_7.ptx:3998) @!%p2 bra $Lt_7_253186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148f8 (_7.ptx:4021) ld.param.u64 %rd14, [__cudaparm__Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib_result_cluster];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x148f0 (_7.ptx:4019) @%p7 bra $Lt_7_253698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x148f8 (_7.ptx:4021) ld.param.u64 %rd14, [__cudaparm__Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib_result_cluster];
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x14900 (_7.ptx:4022) @!%p3 bra $Lt_7_254466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14960 (_7.ptx:4040) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x14920 (_7.ptx:4026) @%p8 bra $Lt_7_254722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14930 (_7.ptx:4031) mov.s32 %r24, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x14950 (_7.ptx:4035) bra.uni $Lt_7_254210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14960 (_7.ptx:4040) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x14980 (_7.ptx:4045) @%p9 bra $Lt_7_255490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x14990 (_7.ptx:4048) @%p10 bra $Lt_7_344322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x14a08 (_7.ptx:4065) @%p11 bra $Lt_7_344578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x14a50 (_7.ptx:4076) @%p12 bra $Lt_7_344834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x14aa0 (_7.ptx:4088) @%p13 bra $Lt_7_345090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x14af0 (_7.ptx:4100) @%p14 bra $Lt_7_345346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x14b40 (_7.ptx:4112) @%p15 bra $Lt_7_345602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x14b90 (_7.ptx:4124) @%p16 bra $Lt_7_345858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x14be0 (_7.ptx:4136) @%p17 bra $Lt_7_346114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x14c30 (_7.ptx:4148) @%p18 bra $Lt_7_346370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x14c80 (_7.ptx:4160) @%p19 bra $Lt_7_346626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x14cd0 (_7.ptx:4172) @%p20 bra $Lt_7_346882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x14d20 (_7.ptx:4184) @%p21 bra $Lt_7_347138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x14d58 (_7.ptx:4192) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x14dc0 (_7.ptx:4206) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x14e20 (_7.ptx:4219) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x14e78 (_7.ptx:4231) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x14ec8 (_7.ptx:4242) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x14f10 (_7.ptx:4252) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x14f50 (_7.ptx:4261) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x14f88 (_7.ptx:4269) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x14fb8 (_7.ptx:4276) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x14fe0 (_7.ptx:4282) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x15000 (_7.ptx:4287) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x15018 (_7.ptx:4291) bra.uni $Lt_7_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15028 (_7.ptx:4296) bar.sync 0;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x15030 (_7.ptx:4298) @!%p4 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x15140 (_7.ptx:4334) @%p23 bra $Lt_7_256002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152f0 (_7.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x15178 (_7.ptx:4342) @%p24 bra $L_7_229890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152f0 (_7.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x151a8 (_7.ptx:4348) @%p25 bra $L_7_229634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152f0 (_7.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x151c0 (_7.ptx:4352) bra.uni $Lt_7_255746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152f0 (_7.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x151e0 (_7.ptx:4357) @%p26 bra $Lt_7_256514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152a0 (_7.ptx:4383) setp.gt.f32 %p27, %f34, %f15;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x15260 (_7.ptx:4373) bra.uni $Lt_7_256258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152a0 (_7.ptx:4383) setp.gt.f32 %p27, %f34, %f15;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x152b8 (_7.ptx:4386) @!%p28 bra $Lt_7_257026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152f0 (_7.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x152d0 (_7.ptx:4389) bra.uni $Lt_7_255746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152f0 (_7.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x152e0 (_7.ptx:4392) bra.uni $Lt_7_255746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x152f0 (_7.ptx:4397) mov.u32 %r102, 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x15300 (_7.ptx:4399) @%p29 bra $Lt_7_258306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15488 (_7.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x15338 (_7.ptx:4407) @%p30 bra $L_7_230402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15488 (_7.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x15368 (_7.ptx:4413) @%p31 bra $L_7_230146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15488 (_7.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x15378 (_7.ptx:4416) bra.uni $Lt_7_258306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15488 (_7.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x15398 (_7.ptx:4421) @%p32 bra $Lt_7_258050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15458 (_7.ptx:4447) setp.gt.f32 %p33, %f52, %f14;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x15418 (_7.ptx:4437) bra.uni $Lt_7_257794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15458 (_7.ptx:4447) setp.gt.f32 %p33, %f52, %f14;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x15470 (_7.ptx:4450) @!%p34 bra $Lt_7_258306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15488 (_7.ptx:4456) mov.u32 %r111, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x15498 (_7.ptx:4458) @%p35 bra $Lt_7_259842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15620 (_7.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x154d0 (_7.ptx:4466) @%p36 bra $L_7_230914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15620 (_7.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x15500 (_7.ptx:4472) @%p37 bra $L_7_230658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15620 (_7.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x15510 (_7.ptx:4475) bra.uni $Lt_7_259842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15620 (_7.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x15530 (_7.ptx:4480) @%p38 bra $Lt_7_259586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x155f0 (_7.ptx:4506) setp.gt.f32 %p39, %f70, %f13;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x155b0 (_7.ptx:4496) bra.uni $Lt_7_259330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x155f0 (_7.ptx:4506) setp.gt.f32 %p39, %f70, %f13;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x15608 (_7.ptx:4509) @!%p40 bra $Lt_7_259842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15620 (_7.ptx:4515) mov.u32 %r120, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x15630 (_7.ptx:4517) @%p41 bra $Lt_7_261378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157b8 (_7.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x15668 (_7.ptx:4525) @%p42 bra $L_7_231426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157b8 (_7.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x15698 (_7.ptx:4531) @%p43 bra $L_7_231170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157b8 (_7.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x156a8 (_7.ptx:4534) bra.uni $Lt_7_261378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157b8 (_7.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x156c8 (_7.ptx:4539) @%p44 bra $Lt_7_261122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15788 (_7.ptx:4565) setp.gt.f32 %p45, %f88, %f12;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x15748 (_7.ptx:4555) bra.uni $Lt_7_260866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15788 (_7.ptx:4565) setp.gt.f32 %p45, %f88, %f12;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x157a0 (_7.ptx:4568) @!%p46 bra $Lt_7_261378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x157b8 (_7.ptx:4574) mov.u32 %r129, 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x157c8 (_7.ptx:4576) @%p47 bra $Lt_7_262914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15950 (_7.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x15800 (_7.ptx:4584) @%p48 bra $L_7_231938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15950 (_7.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x15830 (_7.ptx:4590) @%p49 bra $L_7_231682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15950 (_7.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x15840 (_7.ptx:4593) bra.uni $Lt_7_262914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15950 (_7.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x15860 (_7.ptx:4598) @%p50 bra $Lt_7_262658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15920 (_7.ptx:4624) setp.gt.f32 %p51, %f106, %f11;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x158e0 (_7.ptx:4614) bra.uni $Lt_7_262402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15920 (_7.ptx:4624) setp.gt.f32 %p51, %f106, %f11;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x15938 (_7.ptx:4627) @!%p52 bra $Lt_7_262914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15950 (_7.ptx:4633) mov.u32 %r138, 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x15960 (_7.ptx:4635) @%p53 bra $Lt_7_264450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ae8 (_7.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x15998 (_7.ptx:4643) @%p54 bra $L_7_232450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ae8 (_7.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x159c8 (_7.ptx:4649) @%p55 bra $L_7_232194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ae8 (_7.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x159d8 (_7.ptx:4652) bra.uni $Lt_7_264450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ae8 (_7.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x159f8 (_7.ptx:4657) @%p56 bra $Lt_7_264194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ab8 (_7.ptx:4683) setp.gt.f32 %p57, %f124, %f10;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x15a78 (_7.ptx:4673) bra.uni $Lt_7_263938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ab8 (_7.ptx:4683) setp.gt.f32 %p57, %f124, %f10;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x15ad0 (_7.ptx:4686) @!%p58 bra $Lt_7_264450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15ae8 (_7.ptx:4692) mov.u32 %r147, 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x15af8 (_7.ptx:4694) @%p59 bra $Lt_7_265986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c80 (_7.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x15b30 (_7.ptx:4702) @%p60 bra $L_7_232962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c80 (_7.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x15b60 (_7.ptx:4708) @%p61 bra $L_7_232706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c80 (_7.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x15b70 (_7.ptx:4711) bra.uni $Lt_7_265986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c80 (_7.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x15b90 (_7.ptx:4716) @%p62 bra $Lt_7_265730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c50 (_7.ptx:4742) setp.gt.f32 %p63, %f142, %f9;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x15c10 (_7.ptx:4732) bra.uni $Lt_7_265474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c50 (_7.ptx:4742) setp.gt.f32 %p63, %f142, %f9;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x15c68 (_7.ptx:4745) @!%p64 bra $Lt_7_265986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15c80 (_7.ptx:4751) mov.u32 %r156, 0;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x15c90 (_7.ptx:4753) @%p65 bra $Lt_7_267522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e18 (_7.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x15cc8 (_7.ptx:4761) @%p66 bra $L_7_233474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e18 (_7.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x15cf8 (_7.ptx:4767) @%p67 bra $L_7_233218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e18 (_7.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x15d08 (_7.ptx:4770) bra.uni $Lt_7_267522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e18 (_7.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x15d28 (_7.ptx:4775) @%p68 bra $Lt_7_267266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15de8 (_7.ptx:4801) setp.gt.f32 %p69, %f160, %f8;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x15da8 (_7.ptx:4791) bra.uni $Lt_7_267010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15de8 (_7.ptx:4801) setp.gt.f32 %p69, %f160, %f8;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x15e00 (_7.ptx:4804) @!%p70 bra $Lt_7_267522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15e18 (_7.ptx:4810) mov.u32 %r165, 0;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x15e28 (_7.ptx:4812) @%p71 bra $Lt_7_269058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fb0 (_7.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x15e60 (_7.ptx:4820) @%p72 bra $L_7_233986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fb0 (_7.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x15e90 (_7.ptx:4826) @%p73 bra $L_7_233730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fb0 (_7.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x15ea0 (_7.ptx:4829) bra.uni $Lt_7_269058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fb0 (_7.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x15ec0 (_7.ptx:4834) @%p74 bra $Lt_7_268802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f80 (_7.ptx:4860) setp.gt.f32 %p75, %f178, %f7;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x15f40 (_7.ptx:4850) bra.uni $Lt_7_268546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15f80 (_7.ptx:4860) setp.gt.f32 %p75, %f178, %f7;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x15f98 (_7.ptx:4863) @!%p76 bra $Lt_7_269058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15fb0 (_7.ptx:4869) mov.u32 %r174, 0;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x15fc0 (_7.ptx:4871) @%p77 bra $Lt_7_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16148 (_7.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x15ff8 (_7.ptx:4879) @%p78 bra $L_7_234498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16148 (_7.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x16028 (_7.ptx:4885) @%p79 bra $L_7_234242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16148 (_7.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x16038 (_7.ptx:4888) bra.uni $Lt_7_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16148 (_7.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x16058 (_7.ptx:4893) @%p80 bra $Lt_7_270338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16118 (_7.ptx:4919) setp.gt.f32 %p81, %f196, %f6;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x160d8 (_7.ptx:4909) bra.uni $Lt_7_270082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16118 (_7.ptx:4919) setp.gt.f32 %p81, %f196, %f6;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x16130 (_7.ptx:4922) @!%p82 bra $Lt_7_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16148 (_7.ptx:4928) mov.u32 %r183, 0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x16158 (_7.ptx:4930) @%p83 bra $Lt_7_272130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162e0 (_7.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x16190 (_7.ptx:4938) @%p84 bra $L_7_235010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162e0 (_7.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x161c0 (_7.ptx:4944) @%p85 bra $L_7_234754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162e0 (_7.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x161d0 (_7.ptx:4947) bra.uni $Lt_7_272130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162e0 (_7.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x161f0 (_7.ptx:4952) @%p86 bra $Lt_7_271874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162b0 (_7.ptx:4978) setp.gt.f32 %p87, %f214, %f5;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x16270 (_7.ptx:4968) bra.uni $Lt_7_271618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162b0 (_7.ptx:4978) setp.gt.f32 %p87, %f214, %f5;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x162c8 (_7.ptx:4981) @!%p88 bra $Lt_7_272130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x162e0 (_7.ptx:4987) mov.u32 %r192, 0;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x162f0 (_7.ptx:4989) @%p89 bra $Lt_7_273666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16478 (_7.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x16328 (_7.ptx:4997) @%p90 bra $L_7_235522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16478 (_7.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x16358 (_7.ptx:5003) @%p91 bra $L_7_235266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16478 (_7.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x16368 (_7.ptx:5006) bra.uni $Lt_7_273666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16478 (_7.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x16388 (_7.ptx:5011) @%p92 bra $Lt_7_273410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16448 (_7.ptx:5037) setp.gt.f32 %p93, %f232, %f4;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x16408 (_7.ptx:5027) bra.uni $Lt_7_273154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16448 (_7.ptx:5037) setp.gt.f32 %p93, %f232, %f4;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x16460 (_7.ptx:5040) @!%p94 bra $Lt_7_273666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16478 (_7.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x16478 (_7.ptx:5046) @!%p22 bra $Lt_7_274178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166b0 (_7.ptx:5131) mov.f32 %f253, %f16;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x164d0 (_7.ptx:5060) @%p95 bra $Lt_7_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16698 (_7.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x16508 (_7.ptx:5068) @%p96 bra $Lt_7_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16698 (_7.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x16538 (_7.ptx:5074) @%p97 bra $L_7_235778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16698 (_7.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x16540 (_7.ptx:5075) bra.uni $Lt_7_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16698 (_7.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x16588 (_7.ptx:5085) @%p98 bra $Lt_7_275714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16648 (_7.ptx:5111) setp.lt.f32 %p99, %f233, %f251;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x16608 (_7.ptx:5101) bra.uni $Lt_7_275458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16648 (_7.ptx:5111) setp.lt.f32 %p99, %f233, %f251;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x16650 (_7.ptx:5112) @!%p99 bra $Lt_7_276226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16678 (_7.ptx:5119) setp.gt.f32 %p100, %f16, %f252;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x16668 (_7.ptx:5115) bra.uni $Lt_7_275970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16678 (_7.ptx:5119) setp.gt.f32 %p100, %f16, %f252;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x16680 (_7.ptx:5120) @!%p100 bra $Lt_7_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16698 (_7.ptx:5126) add.s32 %r201, %r201, %r17;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x166a8 (_7.ptx:5128) @%p101 bra $Lt_7_274690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x166b0 (_7.ptx:5131) mov.f32 %f253, %f16;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x166d0 (_7.ptx:5138) @!%p3 bra $Lt_7_278786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167d0 (_7.ptx:5184) bar.sync 0;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x166e8 (_7.ptx:5141) @%p102 bra $Lt_7_277762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167b0 (_7.ptx:5176) setp.gt.f32 %p107, %f253, %f2;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x16728 (_7.ptx:5152) @%p103 bra $Lt_7_351490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16790 (_7.ptx:5171) add.s32 %r215, %r215, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x16738 (_7.ptx:5154) @!%p104 bra $Lt_7_351746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16790 (_7.ptx:5171) add.s32 %r215, %r215, 1;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x16760 (_7.ptx:5159) @%p105 bra $Lt_7_351746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16790 (_7.ptx:5171) add.s32 %r215, %r215, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x16768 (_7.ptx:5160) bra.uni $L_7_236546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16780 (_7.ptx:5166) mov.f32 %f253, %f254;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x167a8 (_7.ptx:5174) @%p106 bra $Lt_7_278274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167b0 (_7.ptx:5176) setp.gt.f32 %p107, %f253, %f2;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x167b8 (_7.ptx:5177) @!%p107 bra $Lt_7_278786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x167d0 (_7.ptx:5184) bar.sync 0;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x167f0 (_7.ptx:5189) @%p108 bra $Lt_7_279554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16848 (_7.ptx:5208) bar.sync 0;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x167f8 (_7.ptx:5190) @!%p3 bra $Lt_7_279810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16828 (_7.ptx:5199) mov.s32 %r25, %r220;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x16838 (_7.ptx:5202) bra.uni $Lt_7_279298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16848 (_7.ptx:5208) bar.sync 0;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x16858 (_7.ptx:5211) @%p109 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x16870 (_7.ptx:5214) @%p110 bra $L_7_228610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x16878 (_7.ptx:5215) bra.uni $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x16880 (_7.ptx:5218) @!%p4 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x168e0 (_7.ptx:5232) @!%p2 bra $Lt_7_352770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b68 (_7.ptx:5334) mov.f32 %f278, %f257;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x16978 (_7.ptx:5254) @%p111 bra $Lt_7_353282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b38 (_7.ptx:5325) add.u64 %rd198, %rd198, %rd11;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x169b0 (_7.ptx:5261) @%p112 bra $Lt_7_353282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b38 (_7.ptx:5325) add.u64 %rd198, %rd198, %rd11;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x169e0 (_7.ptx:5267) @%p113 bra $Lt_7_353282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b38 (_7.ptx:5325) add.u64 %rd198, %rd198, %rd11;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x16a28 (_7.ptx:5277) @%p114 bra $Lt_7_281346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ae8 (_7.ptx:5305) setp.lt.f32 %p115, %f258, %f276;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x16aa8 (_7.ptx:5294) bra.uni $Lt_7_281090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ae8 (_7.ptx:5305) setp.lt.f32 %p115, %f258, %f276;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x16af0 (_7.ptx:5306) @!%p115 bra $Lt_7_281858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b18 (_7.ptx:5316) setp.gt.f32 %p116, %f257, %f277;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x16b08 (_7.ptx:5311) bra.uni $Lt_7_281602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b18 (_7.ptx:5316) setp.gt.f32 %p116, %f257, %f277;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x16b20 (_7.ptx:5317) @!%p116 bra $Lt_7_353282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b38 (_7.ptx:5325) add.u64 %rd198, %rd198, %rd11;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x16b50 (_7.ptx:5328) @%p117 bra $Lt_7_280834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b58 (_7.ptx:5329) bra.uni $Lt_7_280322;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x16b58 (_7.ptx:5329) bra.uni $Lt_7_280322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b68 (_7.ptx:5334) mov.f32 %f278, %f257;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x16b88 (_7.ptx:5341) @!%p3 bra $Lt_7_284418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16cb0 (_7.ptx:5392) bar.sync 0;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x16bc8 (_7.ptx:5349) @%p118 bra $Lt_7_283394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c90 (_7.ptx:5384) setp.gt.f32 %p123, %f278, %f255;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x16c08 (_7.ptx:5360) @%p119 bra $Lt_7_354050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c70 (_7.ptx:5379) add.s32 %r245, %r245, 1;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x16c18 (_7.ptx:5362) @!%p120 bra $Lt_7_354306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c70 (_7.ptx:5379) add.s32 %r245, %r245, 1;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x16c40 (_7.ptx:5367) @%p121 bra $Lt_7_354306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c70 (_7.ptx:5379) add.s32 %r245, %r245, 1;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x16c48 (_7.ptx:5368) bra.uni $L_7_238850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c60 (_7.ptx:5374) mov.f32 %f278, %f279;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x16c88 (_7.ptx:5382) @%p122 bra $Lt_7_283906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16c90 (_7.ptx:5384) setp.gt.f32 %p123, %f278, %f255;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x16c98 (_7.ptx:5385) @!%p123 bra $Lt_7_284418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16cb0 (_7.ptx:5392) bar.sync 0;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x16cd0 (_7.ptx:5397) @%p124 bra $Lt_7_285186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d48 (_7.ptx:5421) bar.sync 0;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x16cd8 (_7.ptx:5398) @!%p3 bra $Lt_7_285442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d28 (_7.ptx:5412) mov.s32 %r25, %r250;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x16d38 (_7.ptx:5415) bra.uni $Lt_7_284930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d48 (_7.ptx:5421) bar.sync 0;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x16d58 (_7.ptx:5424) @%p125 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x16d70 (_7.ptx:5427) @%p126 bra $L_7_236802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x16d78 (_7.ptx:5428) bra.uni $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x16d80 (_7.ptx:5431) @!%p1 bra $Lt_7_285954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e08 (_7.ptx:5452) @!%p2 bra $Lt_7_286978;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x16e00 (_7.ptx:5450) @%p127 bra $Lt_7_286466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e08 (_7.ptx:5452) @!%p2 bra $Lt_7_286978;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x16e08 (_7.ptx:5452) @!%p2 bra $Lt_7_286978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ea0 (_7.ptx:5475) @!%p3 bra $Lt_7_288258;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x16e98 (_7.ptx:5473) @%p128 bra $Lt_7_287490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ea0 (_7.ptx:5475) @!%p3 bra $Lt_7_288258;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x16ea0 (_7.ptx:5475) @!%p3 bra $Lt_7_288258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f08 (_7.ptx:5494) bar.sync 0;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x16ec8 (_7.ptx:5480) @%p129 bra $Lt_7_288514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16ed8 (_7.ptx:5485) mov.s32 %r263, 1;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x16ef8 (_7.ptx:5489) bra.uni $Lt_7_288002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f08 (_7.ptx:5494) bar.sync 0;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x16f20 (_7.ptx:5499) @%p130 bra $Lt_7_355586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x16f70 (_7.ptx:5509) @%p131 bra $Lt_7_355842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x16fb0 (_7.ptx:5518) @%p132 bra $Lt_7_356098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x16ff0 (_7.ptx:5526) @%p133 bra $Lt_7_356354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x17010 (_7.ptx:5531) @%p134 bra $Lt_7_356610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x17050 (_7.ptx:5539) @%p135 bra $Lt_7_356866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x17070 (_7.ptx:5544) @%p136 bra $Lt_7_357122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x170b0 (_7.ptx:5552) @%p137 bra $Lt_7_357378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x170d0 (_7.ptx:5557) @%p138 bra $Lt_7_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x17110 (_7.ptx:5565) @%p139 bra $Lt_7_357890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x17130 (_7.ptx:5570) @%p140 bra $Lt_7_358146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x17170 (_7.ptx:5578) @%p141 bra $Lt_7_358402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x17190 (_7.ptx:5583) @%p142 bra $Lt_7_358658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x171d0 (_7.ptx:5591) @%p143 bra $Lt_7_358914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x171f0 (_7.ptx:5596) @%p144 bra $Lt_7_359170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x17230 (_7.ptx:5604) @%p145 bra $Lt_7_359426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x17250 (_7.ptx:5609) @%p146 bra $Lt_7_359682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x17290 (_7.ptx:5617) @%p147 bra $Lt_7_359938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x172b0 (_7.ptx:5622) @%p148 bra $Lt_7_360194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x172f0 (_7.ptx:5630) @%p149 bra $Lt_7_360450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x17310 (_7.ptx:5635) @%p150 bra $Lt_7_360706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x17350 (_7.ptx:5643) @%p151 bra $Lt_7_360962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x17370 (_7.ptx:5648) @%p152 bra $Lt_7_361218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x173a0 (_7.ptx:5654) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x17408 (_7.ptx:5668) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x17468 (_7.ptx:5681) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x174c8 (_7.ptx:5694) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x17520 (_7.ptx:5706) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x17578 (_7.ptx:5718) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x175c8 (_7.ptx:5729) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x17618 (_7.ptx:5740) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x17660 (_7.ptx:5750) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x176a8 (_7.ptx:5760) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x176e8 (_7.ptx:5769) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x17728 (_7.ptx:5778) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x17760 (_7.ptx:5786) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x17798 (_7.ptx:5794) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x177c8 (_7.ptx:5801) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x177f8 (_7.ptx:5808) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x17820 (_7.ptx:5814) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x17848 (_7.ptx:5820) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x17868 (_7.ptx:5825) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x17888 (_7.ptx:5830) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x178a0 (_7.ptx:5834) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x178b8 (_7.ptx:5838) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x178c8 (_7.ptx:5841) bra.uni $Lt_7_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x178d8 (_7.ptx:5846) bar.sync 0;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x178e0 (_7.ptx:5848) @!%p4 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x17998 (_7.ptx:5874) @%p154 bra $Lt_7_361730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x179a8 (_7.ptx:5876) @%p155 bra $Lt_7_361986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (_7.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x179d0 (_7.ptx:5881) @%p156 bra $Lt_7_362242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (_7.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x17a08 (_7.ptx:5888) @%p157 bra $Lt_7_362242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (_7.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x17a38 (_7.ptx:5894) @%p158 bra $L_7_240130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (_7.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x17a58 (_7.ptx:5900) bra.uni $Lt_7_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (_7.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x17a80 (_7.ptx:5906) @%p159 bra $Lt_7_289026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c28 (_7.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x17b18 (_7.ptx:5927) @%p160 bra $Lt_7_289794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c28 (_7.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x17b28 (_7.ptx:5929) bra.uni $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c28 (_7.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x17b38 (_7.ptx:5932) @%p161 bra $Lt_7_290306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c28 (_7.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x17b58 (_7.ptx:5936) @%p162 bra $Lt_7_291074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17bf8 (_7.ptx:5958) mov.s32 %r336, 0;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x17bd8 (_7.ptx:5952) bra.uni $Lt_7_290818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17bf8 (_7.ptx:5958) mov.s32 %r336, 0;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x17c00 (_7.ptx:5959) bra.uni $Lt_7_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c28 (_7.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x17c18 (_7.ptx:5963) @%p163 bra $Lt_7_289538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c28 (_7.ptx:5967) setp.lt.f32 %p164, %f285, %f287;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x17c30 (_7.ptx:5968) @!%p164 bra $Lt_7_291842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c58 (_7.ptx:5975) setp.gt.f32 %p165, %f283, %f305;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x17c48 (_7.ptx:5971) bra.uni $Lt_7_291586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17c58 (_7.ptx:5975) setp.gt.f32 %p165, %f283, %f305;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x17c60 (_7.ptx:5976) @!%p165 bra $Lt_7_292354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (_7.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x17c78 (_7.ptx:5979) bra.uni $Lt_7_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (_7.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x17c88 (_7.ptx:5982) bra.uni $Lt_7_770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17ca0 (_7.ptx:5988) mov.u32 %r354, 0;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x17cb0 (_7.ptx:5990) @%p166 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x17cc0 (_7.ptx:5992) @%p167 bra $Lt_7_295682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f80 (_7.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x17d00 (_7.ptx:6000) @%p168 bra $Lt_7_363522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f80 (_7.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x17d38 (_7.ptx:6007) @%p169 bra $Lt_7_363522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f80 (_7.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x17d68 (_7.ptx:6013) @%p170 bra $L_7_240898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f80 (_7.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x17d78 (_7.ptx:6017) bra.uni $Lt_7_295682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f80 (_7.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x17da0 (_7.ptx:6023) @%p171 bra $Lt_7_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f30 (_7.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x17e30 (_7.ptx:6043) @%p172 bra $Lt_7_293378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f30 (_7.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x17e40 (_7.ptx:6045) bra.uni $Lt_7_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f30 (_7.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x17e50 (_7.ptx:6048) @%p173 bra $Lt_7_293890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f30 (_7.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x17e70 (_7.ptx:6052) @%p174 bra $Lt_7_294658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f30 (_7.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x17ef0 (_7.ptx:6068) bra.uni $Lt_7_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f30 (_7.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x17f10 (_7.ptx:6073) bra.uni $Lt_7_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f30 (_7.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x17f28 (_7.ptx:6077) @%p175 bra $Lt_7_293122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f30 (_7.ptx:6080) setp.gt.f32 %p176, %f287, %f306;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x17f38 (_7.ptx:6081) @!%p176 bra $Lt_7_295426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f60 (_7.ptx:6088) setp.gt.f32 %p177, %f284, %f305;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x17f50 (_7.ptx:6084) bra.uni $Lt_7_295170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f60 (_7.ptx:6088) setp.gt.f32 %p177, %f284, %f305;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x17f68 (_7.ptx:6089) @!%p177 bra $Lt_7_295682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17f80 (_7.ptx:6095) mov.u32 %r374, 0;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x17f90 (_7.ptx:6097) @%p178 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x17fa0 (_7.ptx:6099) @%p179 bra $Lt_7_299266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18268 (_7.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x17fe8 (_7.ptx:6108) @%p180 bra $Lt_7_364802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18268 (_7.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x18020 (_7.ptx:6115) @%p181 bra $Lt_7_364802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18268 (_7.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x18050 (_7.ptx:6121) @%p182 bra $L_7_241666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18268 (_7.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x18060 (_7.ptx:6125) bra.uni $Lt_7_299266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18268 (_7.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x18088 (_7.ptx:6131) @%p183 bra $Lt_7_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18218 (_7.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x18118 (_7.ptx:6151) @%p184 bra $Lt_7_296962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18218 (_7.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x18128 (_7.ptx:6153) bra.uni $Lt_7_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18218 (_7.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x18138 (_7.ptx:6156) @%p185 bra $Lt_7_297474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18218 (_7.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x18158 (_7.ptx:6160) @%p186 bra $Lt_7_298242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18218 (_7.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x181d8 (_7.ptx:6176) bra.uni $Lt_7_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18218 (_7.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x181f8 (_7.ptx:6181) bra.uni $Lt_7_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18218 (_7.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x18210 (_7.ptx:6185) @%p187 bra $Lt_7_296706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18218 (_7.ptx:6188) setp.gt.f32 %p188, %f287, %f325;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x18220 (_7.ptx:6189) @!%p188 bra $Lt_7_299010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18248 (_7.ptx:6196) setp.gt.f32 %p189, %f284, %f305;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x18238 (_7.ptx:6192) bra.uni $Lt_7_298754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18248 (_7.ptx:6196) setp.gt.f32 %p189, %f284, %f305;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x18250 (_7.ptx:6197) @!%p189 bra $Lt_7_299266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18268 (_7.ptx:6203) mov.u32 %r395, 0;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x18278 (_7.ptx:6205) @%p190 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x18288 (_7.ptx:6207) @%p191 bra $Lt_7_302850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18550 (_7.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x182d0 (_7.ptx:6216) @%p192 bra $Lt_7_366082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18550 (_7.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x18308 (_7.ptx:6223) @%p193 bra $Lt_7_366082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18550 (_7.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x18338 (_7.ptx:6229) @%p194 bra $L_7_242434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18550 (_7.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x18348 (_7.ptx:6233) bra.uni $Lt_7_302850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18550 (_7.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x18370 (_7.ptx:6239) @%p195 bra $Lt_7_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18500 (_7.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x18400 (_7.ptx:6259) @%p196 bra $Lt_7_300546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18500 (_7.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x18410 (_7.ptx:6261) bra.uni $Lt_7_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18500 (_7.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x18420 (_7.ptx:6264) @%p197 bra $Lt_7_301058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18500 (_7.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0x18440 (_7.ptx:6268) @%p198 bra $Lt_7_301826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18500 (_7.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0x184c0 (_7.ptx:6284) bra.uni $Lt_7_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18500 (_7.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0x184e0 (_7.ptx:6289) bra.uni $Lt_7_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18500 (_7.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0x184f8 (_7.ptx:6293) @%p199 bra $Lt_7_300290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18500 (_7.ptx:6296) setp.gt.f32 %p200, %f287, %f344;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0x18508 (_7.ptx:6297) @!%p200 bra $Lt_7_302594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18530 (_7.ptx:6304) setp.gt.f32 %p201, %f284, %f305;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0x18520 (_7.ptx:6300) bra.uni $Lt_7_302338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18530 (_7.ptx:6304) setp.gt.f32 %p201, %f284, %f305;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0x18538 (_7.ptx:6305) @!%p201 bra $Lt_7_302850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18550 (_7.ptx:6311) mov.u32 %r416, 0;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0x18560 (_7.ptx:6313) @%p202 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0x18570 (_7.ptx:6315) @%p203 bra $Lt_7_306434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18838 (_7.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0x185b8 (_7.ptx:6324) @%p204 bra $Lt_7_367362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18838 (_7.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0x185f0 (_7.ptx:6331) @%p205 bra $Lt_7_367362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18838 (_7.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0x18620 (_7.ptx:6337) @%p206 bra $L_7_243202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18838 (_7.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0x18630 (_7.ptx:6341) bra.uni $Lt_7_306434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18838 (_7.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0x18658 (_7.ptx:6347) @%p207 bra $Lt_7_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187e8 (_7.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0x186e8 (_7.ptx:6367) @%p208 bra $Lt_7_304130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187e8 (_7.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0x186f8 (_7.ptx:6369) bra.uni $Lt_7_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187e8 (_7.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0x18708 (_7.ptx:6372) @%p209 bra $Lt_7_304642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187e8 (_7.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0x18728 (_7.ptx:6376) @%p210 bra $Lt_7_305410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187e8 (_7.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0x187a8 (_7.ptx:6392) bra.uni $Lt_7_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187e8 (_7.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0x187c8 (_7.ptx:6397) bra.uni $Lt_7_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187e8 (_7.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0x187e0 (_7.ptx:6401) @%p211 bra $Lt_7_303874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x187e8 (_7.ptx:6404) setp.gt.f32 %p212, %f287, %f363;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0x187f0 (_7.ptx:6405) @!%p212 bra $Lt_7_306178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18818 (_7.ptx:6412) setp.gt.f32 %p213, %f284, %f305;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0x18808 (_7.ptx:6408) bra.uni $Lt_7_305922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18818 (_7.ptx:6412) setp.gt.f32 %p213, %f284, %f305;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0x18820 (_7.ptx:6413) @!%p213 bra $Lt_7_306434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18838 (_7.ptx:6419) mov.u32 %r437, 0;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0x18848 (_7.ptx:6421) @%p214 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0x18858 (_7.ptx:6423) @%p215 bra $Lt_7_310018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b20 (_7.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0x188a0 (_7.ptx:6432) @%p216 bra $Lt_7_368642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b20 (_7.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0x188d8 (_7.ptx:6439) @%p217 bra $Lt_7_368642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b20 (_7.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0x18908 (_7.ptx:6445) @%p218 bra $L_7_243970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b20 (_7.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0x18918 (_7.ptx:6449) bra.uni $Lt_7_310018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b20 (_7.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0x18940 (_7.ptx:6455) @%p219 bra $Lt_7_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (_7.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0x189d0 (_7.ptx:6475) @%p220 bra $Lt_7_307714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (_7.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0x189e0 (_7.ptx:6477) bra.uni $Lt_7_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (_7.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0x189f0 (_7.ptx:6480) @%p221 bra $Lt_7_308226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (_7.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0x18a10 (_7.ptx:6484) @%p222 bra $Lt_7_308994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (_7.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0x18a90 (_7.ptx:6500) bra.uni $Lt_7_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (_7.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0x18ab0 (_7.ptx:6505) bra.uni $Lt_7_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (_7.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0x18ac8 (_7.ptx:6509) @%p223 bra $Lt_7_307458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18ad0 (_7.ptx:6512) setp.gt.f32 %p224, %f287, %f382;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0x18ad8 (_7.ptx:6513) @!%p224 bra $Lt_7_309762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b00 (_7.ptx:6520) setp.gt.f32 %p225, %f284, %f305;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0x18af0 (_7.ptx:6516) bra.uni $Lt_7_309506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b00 (_7.ptx:6520) setp.gt.f32 %p225, %f284, %f305;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0x18b08 (_7.ptx:6521) @!%p225 bra $Lt_7_310018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18b20 (_7.ptx:6527) mov.u32 %r458, 0;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0x18b30 (_7.ptx:6529) @%p226 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0x18b40 (_7.ptx:6531) @%p227 bra $Lt_7_313602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e08 (_7.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0x18b88 (_7.ptx:6540) @%p228 bra $Lt_7_369922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e08 (_7.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0x18bc0 (_7.ptx:6547) @%p229 bra $Lt_7_369922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e08 (_7.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0x18bf0 (_7.ptx:6553) @%p230 bra $L_7_244738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e08 (_7.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0x18c00 (_7.ptx:6557) bra.uni $Lt_7_313602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e08 (_7.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0x18c28 (_7.ptx:6563) @%p231 bra $Lt_7_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18db8 (_7.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0x18cb8 (_7.ptx:6583) @%p232 bra $Lt_7_311298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18db8 (_7.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0x18cc8 (_7.ptx:6585) bra.uni $Lt_7_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18db8 (_7.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0x18cd8 (_7.ptx:6588) @%p233 bra $Lt_7_311810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18db8 (_7.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0x18cf8 (_7.ptx:6592) @%p234 bra $Lt_7_312578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18db8 (_7.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0x18d78 (_7.ptx:6608) bra.uni $Lt_7_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18db8 (_7.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0x18d98 (_7.ptx:6613) bra.uni $Lt_7_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18db8 (_7.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0x18db0 (_7.ptx:6617) @%p235 bra $Lt_7_311042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18db8 (_7.ptx:6620) setp.gt.f32 %p236, %f287, %f401;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0x18dc0 (_7.ptx:6621) @!%p236 bra $Lt_7_313346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18de8 (_7.ptx:6628) setp.gt.f32 %p237, %f284, %f305;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0x18dd8 (_7.ptx:6624) bra.uni $Lt_7_313090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18de8 (_7.ptx:6628) setp.gt.f32 %p237, %f284, %f305;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0x18df0 (_7.ptx:6629) @!%p237 bra $Lt_7_313602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x18e08 (_7.ptx:6635) mov.u32 %r479, 0;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0x18e18 (_7.ptx:6637) @%p238 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0x18e28 (_7.ptx:6639) @%p239 bra $Lt_7_317186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190f0 (_7.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0x18e70 (_7.ptx:6648) @%p240 bra $Lt_7_371202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190f0 (_7.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0x18ea8 (_7.ptx:6655) @%p241 bra $Lt_7_371202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190f0 (_7.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0x18ed8 (_7.ptx:6661) @%p242 bra $L_7_245506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190f0 (_7.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0x18ee8 (_7.ptx:6665) bra.uni $Lt_7_317186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190f0 (_7.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0x18f10 (_7.ptx:6671) @%p243 bra $Lt_7_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (_7.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0x18fa0 (_7.ptx:6691) @%p244 bra $Lt_7_314882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (_7.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0x18fb0 (_7.ptx:6693) bra.uni $Lt_7_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (_7.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0x18fc0 (_7.ptx:6696) @%p245 bra $Lt_7_315394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (_7.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0x18fe0 (_7.ptx:6700) @%p246 bra $Lt_7_316162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (_7.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0x19060 (_7.ptx:6716) bra.uni $Lt_7_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (_7.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0x19080 (_7.ptx:6721) bra.uni $Lt_7_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (_7.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0x19098 (_7.ptx:6725) @%p247 bra $Lt_7_314626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190a0 (_7.ptx:6728) setp.gt.f32 %p248, %f287, %f420;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0x190a8 (_7.ptx:6729) @!%p248 bra $Lt_7_316930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190d0 (_7.ptx:6736) setp.gt.f32 %p249, %f284, %f305;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0x190c0 (_7.ptx:6732) bra.uni $Lt_7_316674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190d0 (_7.ptx:6736) setp.gt.f32 %p249, %f284, %f305;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0x190d8 (_7.ptx:6737) @!%p249 bra $Lt_7_317186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x190f0 (_7.ptx:6743) mov.u32 %r500, 0;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0x19100 (_7.ptx:6745) @%p250 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0x19110 (_7.ptx:6747) @%p251 bra $Lt_7_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193d8 (_7.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0x19158 (_7.ptx:6756) @%p252 bra $Lt_7_372482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193d8 (_7.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0x19190 (_7.ptx:6763) @%p253 bra $Lt_7_372482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193d8 (_7.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0x191c0 (_7.ptx:6769) @%p254 bra $L_7_246274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193d8 (_7.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0x191d0 (_7.ptx:6773) bra.uni $Lt_7_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193d8 (_7.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0x191f8 (_7.ptx:6779) @%p255 bra $Lt_7_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19388 (_7.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0x19288 (_7.ptx:6799) @%p256 bra $Lt_7_318466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19388 (_7.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0x19298 (_7.ptx:6801) bra.uni $Lt_7_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19388 (_7.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0x192a8 (_7.ptx:6804) @%p257 bra $Lt_7_318978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19388 (_7.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0x192c8 (_7.ptx:6808) @%p258 bra $Lt_7_319746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19388 (_7.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0x19348 (_7.ptx:6824) bra.uni $Lt_7_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19388 (_7.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0x19368 (_7.ptx:6829) bra.uni $Lt_7_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19388 (_7.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0x19380 (_7.ptx:6833) @%p259 bra $Lt_7_318210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19388 (_7.ptx:6836) setp.gt.f32 %p260, %f287, %f439;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0x19390 (_7.ptx:6837) @!%p260 bra $Lt_7_320514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193b8 (_7.ptx:6844) setp.gt.f32 %p261, %f284, %f305;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0x193a8 (_7.ptx:6840) bra.uni $Lt_7_320258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193b8 (_7.ptx:6844) setp.gt.f32 %p261, %f284, %f305;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0x193c0 (_7.ptx:6845) @!%p261 bra $Lt_7_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x193d8 (_7.ptx:6851) mov.u32 %r521, 0;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0x193e8 (_7.ptx:6853) @%p262 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0x193f8 (_7.ptx:6855) @%p263 bra $Lt_7_324354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196c0 (_7.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0x19440 (_7.ptx:6864) @%p264 bra $Lt_7_373762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196c0 (_7.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0x19478 (_7.ptx:6871) @%p265 bra $Lt_7_373762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196c0 (_7.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0x194a8 (_7.ptx:6877) @%p266 bra $L_7_247042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196c0 (_7.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0x194b8 (_7.ptx:6881) bra.uni $Lt_7_324354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196c0 (_7.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0x194e0 (_7.ptx:6887) @%p267 bra $Lt_7_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19670 (_7.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0x19570 (_7.ptx:6907) @%p268 bra $Lt_7_322050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19670 (_7.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0x19580 (_7.ptx:6909) bra.uni $Lt_7_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19670 (_7.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0x19590 (_7.ptx:6912) @%p269 bra $Lt_7_322562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19670 (_7.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0x195b0 (_7.ptx:6916) @%p270 bra $Lt_7_323330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19670 (_7.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0x19630 (_7.ptx:6932) bra.uni $Lt_7_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19670 (_7.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0x19650 (_7.ptx:6937) bra.uni $Lt_7_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19670 (_7.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0x19668 (_7.ptx:6941) @%p271 bra $Lt_7_321794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19670 (_7.ptx:6944) setp.gt.f32 %p272, %f287, %f458;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0x19678 (_7.ptx:6945) @!%p272 bra $Lt_7_324098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196a0 (_7.ptx:6952) setp.gt.f32 %p273, %f284, %f305;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0x19690 (_7.ptx:6948) bra.uni $Lt_7_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196a0 (_7.ptx:6952) setp.gt.f32 %p273, %f284, %f305;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0x196a8 (_7.ptx:6953) @!%p273 bra $Lt_7_324354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x196c0 (_7.ptx:6959) mov.u32 %r542, 0;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0x196d0 (_7.ptx:6961) @%p274 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0x196e0 (_7.ptx:6963) @%p275 bra $Lt_7_327938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a8 (_7.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0x19728 (_7.ptx:6972) @%p276 bra $Lt_7_375042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a8 (_7.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0x19760 (_7.ptx:6979) @%p277 bra $Lt_7_375042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a8 (_7.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0x19790 (_7.ptx:6985) @%p278 bra $L_7_247810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a8 (_7.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0x197a0 (_7.ptx:6989) bra.uni $Lt_7_327938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a8 (_7.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0x197c8 (_7.ptx:6995) @%p279 bra $Lt_7_324866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19958 (_7.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0x19858 (_7.ptx:7015) @%p280 bra $Lt_7_325634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19958 (_7.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0x19868 (_7.ptx:7017) bra.uni $Lt_7_324866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19958 (_7.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0x19878 (_7.ptx:7020) @%p281 bra $Lt_7_326146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19958 (_7.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0x19898 (_7.ptx:7024) @%p282 bra $Lt_7_326914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19958 (_7.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0x19918 (_7.ptx:7040) bra.uni $Lt_7_324866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19958 (_7.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0x19938 (_7.ptx:7045) bra.uni $Lt_7_324866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19958 (_7.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0x19950 (_7.ptx:7049) @%p283 bra $Lt_7_325378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19958 (_7.ptx:7052) setp.gt.f32 %p284, %f287, %f477;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0x19960 (_7.ptx:7053) @!%p284 bra $Lt_7_327682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19988 (_7.ptx:7060) setp.gt.f32 %p285, %f284, %f305;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0x19978 (_7.ptx:7056) bra.uni $Lt_7_327426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19988 (_7.ptx:7060) setp.gt.f32 %p285, %f284, %f305;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0x19990 (_7.ptx:7061) @!%p285 bra $Lt_7_327938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x199a8 (_7.ptx:7067) mov.u32 %r563, 0;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0x199b8 (_7.ptx:7069) @%p286 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0x199c8 (_7.ptx:7071) @%p287 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0x19a10 (_7.ptx:7080) @%p288 bra $Lt_7_376322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0x19a48 (_7.ptx:7087) @%p289 bra $Lt_7_376322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0x19a78 (_7.ptx:7093) @%p290 bra $L_7_248578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0x19a88 (_7.ptx:7097) bra.uni $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0x19ab0 (_7.ptx:7103) @%p291 bra $Lt_7_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (_7.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0x19b40 (_7.ptx:7123) @%p292 bra $Lt_7_329218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (_7.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0x19b50 (_7.ptx:7125) bra.uni $Lt_7_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (_7.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0x19b60 (_7.ptx:7128) @%p293 bra $Lt_7_329730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (_7.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0x19b80 (_7.ptx:7132) @%p294 bra $Lt_7_330498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (_7.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0x19c00 (_7.ptx:7148) bra.uni $Lt_7_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (_7.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0x19c20 (_7.ptx:7153) bra.uni $Lt_7_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (_7.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0x19c38 (_7.ptx:7157) @%p295 bra $Lt_7_328962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c40 (_7.ptx:7160) setp.gt.f32 %p296, %f287, %f496;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0x19c48 (_7.ptx:7161) @!%p296 bra $Lt_7_331266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c70 (_7.ptx:7168) setp.gt.f32 %p297, %f284, %f305;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0x19c60 (_7.ptx:7164) bra.uni $Lt_7_331010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c70 (_7.ptx:7168) setp.gt.f32 %p297, %f284, %f305;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0x19c78 (_7.ptx:7169) @!%p297 bra $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0x19c90 (_7.ptx:7172) bra.uni $Lt_7_374530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ca8 (_7.ptx:7179) bar.sync 0;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0x19cb0 (_7.ptx:7180) @!%p153 bra $Lt_7_377346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ff8 (_7.ptx:7305) bar.sync 0;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0x19cd8 (_7.ptx:7188) @%p298 bra $Lt_7_377346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ff8 (_7.ptx:7305) bar.sync 0;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0x19d28 (_7.ptx:7198) @%p299 bra $Lt_7_377346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ff8 (_7.ptx:7305) bar.sync 0;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0x19d38 (_7.ptx:7201) @%p300 bra $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd8 (_7.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0x19d70 (_7.ptx:7208) @%p301 bra $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd8 (_7.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0x19da8 (_7.ptx:7215) @%p302 bra $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd8 (_7.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0x19dd8 (_7.ptx:7221) @%p303 bra $L_7_249346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd8 (_7.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0x19de0 (_7.ptx:7222) bra.uni $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd8 (_7.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0x19e08 (_7.ptx:7228) @%p304 bra $Lt_7_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f88 (_7.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0x19e88 (_7.ptx:7246) @%p305 bra $Lt_7_333570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f88 (_7.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0x19e98 (_7.ptx:7248) bra.uni $Lt_7_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f88 (_7.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0x19ea8 (_7.ptx:7251) @%p306 bra $Lt_7_334082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f88 (_7.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0x19ec8 (_7.ptx:7255) @%p307 bra $Lt_7_334850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f88 (_7.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0x19f48 (_7.ptx:7271) bra.uni $Lt_7_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f88 (_7.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0x19f68 (_7.ptx:7276) bra.uni $Lt_7_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f88 (_7.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0x19f80 (_7.ptx:7280) @%p308 bra $Lt_7_333314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f88 (_7.ptx:7283) setp.gt.f32 %p309, %f287, %f515;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0x19f90 (_7.ptx:7284) @!%p309 bra $Lt_7_335618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fb8 (_7.ptx:7291) setp.gt.f32 %p310, %f284, %f305;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0x19fa8 (_7.ptx:7287) bra.uni $Lt_7_335362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fb8 (_7.ptx:7291) setp.gt.f32 %p310, %f284, %f305;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0x19fc0 (_7.ptx:7292) @!%p310 bra $Lt_7_335874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19fd8 (_7.ptx:7298) add.s32 %r584, %r584, %r17;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0x19ff0 (_7.ptx:7301) @%p311 bra $Lt_7_332546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19ff8 (_7.ptx:7305) bar.sync 0;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0x1a020 (_7.ptx:7314) @!%p3 bra $Lt_7_338178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a120 (_7.ptx:7360) bar.sync 0;
GPGPU-Sim PTX: 454 (potential) branch divergence @  PC=0x1a038 (_7.ptx:7317) @%p312 bra $Lt_7_337154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a100 (_7.ptx:7352) setp.gt.f32 %p317, %f534, %f281;
GPGPU-Sim PTX: 455 (potential) branch divergence @  PC=0x1a078 (_7.ptx:7328) @%p313 bra $Lt_7_379138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0e0 (_7.ptx:7347) add.s32 %r610, %r610, 1;
GPGPU-Sim PTX: 456 (potential) branch divergence @  PC=0x1a088 (_7.ptx:7330) @!%p314 bra $Lt_7_379394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0e0 (_7.ptx:7347) add.s32 %r610, %r610, 1;
GPGPU-Sim PTX: 457 (potential) branch divergence @  PC=0x1a0b0 (_7.ptx:7335) @%p315 bra $Lt_7_379394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0e0 (_7.ptx:7347) add.s32 %r610, %r610, 1;
GPGPU-Sim PTX: 458 (potential) branch divergence @  PC=0x1a0b8 (_7.ptx:7336) bra.uni $L_7_250370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0d0 (_7.ptx:7342) mov.f32 %f534, %f535;
GPGPU-Sim PTX: 459 (potential) branch divergence @  PC=0x1a0f8 (_7.ptx:7350) @%p316 bra $Lt_7_337666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a100 (_7.ptx:7352) setp.gt.f32 %p317, %f534, %f281;
GPGPU-Sim PTX: 460 (potential) branch divergence @  PC=0x1a108 (_7.ptx:7353) @!%p317 bra $Lt_7_338178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a120 (_7.ptx:7360) bar.sync 0;
GPGPU-Sim PTX: 461 (potential) branch divergence @  PC=0x1a140 (_7.ptx:7365) @%p318 bra $Lt_7_338946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a1d8 (_7.ptx:7394) bar.sync 0;
GPGPU-Sim PTX: 462 (potential) branch divergence @  PC=0x1a148 (_7.ptx:7366) @!%p3 bra $Lt_7_339714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a1b8 (_7.ptx:7385) mov.s32 %r264, %r615;
GPGPU-Sim PTX: 463 (potential) branch divergence @  PC=0x1a190 (_7.ptx:7376) @%p319 bra $Lt_7_339714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a1b8 (_7.ptx:7385) mov.s32 %r264, %r615;
GPGPU-Sim PTX: 464 (potential) branch divergence @  PC=0x1a1c8 (_7.ptx:7388) bra.uni $Lt_7_338690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a1d8 (_7.ptx:7394) bar.sync 0;
GPGPU-Sim PTX: 465 (potential) branch divergence @  PC=0x1a1e8 (_7.ptx:7397) @%p320 bra $L_7_239874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 466 (potential) branch divergence @  PC=0x1a200 (_7.ptx:7400) @%p321 bra $L_7_239106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX: 467 (potential) branch divergence @  PC=0x1a208 (_7.ptx:7405) @!%p3 bra $Lt_7_340226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a230 (_7.ptx:7414) bar.sync 0;
GPGPU-Sim PTX: 468 (potential) branch divergence @  PC=0x1a240 (_7.ptx:7416) @%p322 bra $Lt_7_340738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4c8 (_7.ptx:7524) exit;
GPGPU-Sim PTX: 469 (potential) branch divergence @  PC=0x1a300 (_7.ptx:7443) @%p323 bra $Lt_7_341762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a360 (_7.ptx:7461) bar.sync 0;
GPGPU-Sim PTX: 470 (potential) branch divergence @  PC=0x1a328 (_7.ptx:7450) bra.uni $Lt_7_341506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a360 (_7.ptx:7461) bar.sync 0;
GPGPU-Sim PTX: 471 (potential) branch divergence @  PC=0x1a368 (_7.ptx:7462) @!%p3 bra $Lt_7_342018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a498 (_7.ptx:7516) bar.sync 0;
GPGPU-Sim PTX: 472 (potential) branch divergence @  PC=0x1a390 (_7.ptx:7467) @%p324 bra $Lt_7_342786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a488 (_7.ptx:7512) mov.s32 %r644, 0;
GPGPU-Sim PTX: 473 (potential) branch divergence @  PC=0x1a3b0 (_7.ptx:7473) @%p325 bra $Lt_7_380418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a468 (_7.ptx:7504) st.shared.s32 [__cuda_local_var_77373_33_non_const_cnt_sh], %r636;
GPGPU-Sim PTX: 474 (potential) branch divergence @  PC=0x1a3c8 (_7.ptx:7476) @%p326 bra $Lt_7_380418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a468 (_7.ptx:7504) st.shared.s32 [__cuda_local_var_77373_33_non_const_cnt_sh], %r636;
GPGPU-Sim PTX: 475 (potential) branch divergence @  PC=0x1a400 (_7.ptx:7484) @%p327 bra $Lt_7_343042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a430 (_7.ptx:7494) add.s32 %r639, %r639, 1;
GPGPU-Sim PTX: 476 (potential) branch divergence @  PC=0x1a448 (_7.ptx:7497) @%p328 bra $Lt_7_380418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a468 (_7.ptx:7504) st.shared.s32 [__cuda_local_var_77373_33_non_const_cnt_sh], %r636;
GPGPU-Sim PTX: 477 (potential) branch divergence @  PC=0x1a460 (_7.ptx:7500) @%p329 bra $L_7_250626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a468 (_7.ptx:7504) st.shared.s32 [__cuda_local_var_77373_33_non_const_cnt_sh], %r636;
GPGPU-Sim PTX: 478 (potential) branch divergence @  PC=0x1a470 (_7.ptx:7505) bra.uni $Lt_7_342530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a488 (_7.ptx:7512) mov.s32 %r644, 0;
GPGPU-Sim PTX: 479 (potential) branch divergence @  PC=0x1a4c0 (_7.ptx:7521) @%p330 bra $Lt_7_341250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a4c8 (_7.ptx:7524) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib'.
GPGPU-Sim PTX: instruction assembly for function '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: Finding dominators for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: Finding postdominators for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'...
GPGPU-Sim PTX: reconvergence points for _Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a538 (_7.ptx:7568) @%p1 bra $Lt_8_328962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f9c8 (_7.ptx:10771) @!%p2 bra $Lt_8_328450;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a630 (_7.ptx:7604) @%p3 bra $Lt_8_327682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f988 (_7.ptx:10761) add.s32 %r10, %r10, %r18;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1a678 (_7.ptx:7613) @%p7 bra $Lt_8_247042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f968 (_7.ptx:10752) setp.le.s32 %p304, %r237, %r19;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1a680 (_7.ptx:7615) @!%p4 bra $Lt_8_247298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a700 (_7.ptx:7635) @!%p5 bra $Lt_8_248322;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a6f8 (_7.ptx:7633) @%p8 bra $Lt_8_247810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a700 (_7.ptx:7635) @!%p5 bra $Lt_8_248322;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a700 (_7.ptx:7635) @!%p5 bra $Lt_8_248322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a790 (_7.ptx:7657) @!%p2 bra $Lt_8_249346;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1a788 (_7.ptx:7655) @%p9 bra $Lt_8_248834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a790 (_7.ptx:7657) @!%p2 bra $Lt_8_249346;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1a790 (_7.ptx:7657) @!%p2 bra $Lt_8_249346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a7b0 (_7.ptx:7664) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1a7c8 (_7.ptx:7669) @%p10 bra $Lt_8_329986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x1a840 (_7.ptx:7686) @%p11 bra $Lt_8_330242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1a888 (_7.ptx:7697) @%p12 bra $Lt_8_330498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1a8d8 (_7.ptx:7709) @%p13 bra $Lt_8_330754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1a928 (_7.ptx:7721) @%p14 bra $Lt_8_331010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1a978 (_7.ptx:7733) @%p15 bra $Lt_8_331266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1a9c8 (_7.ptx:7745) @%p16 bra $Lt_8_331522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1aa18 (_7.ptx:7757) @%p17 bra $Lt_8_331778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1aa68 (_7.ptx:7769) @%p18 bra $Lt_8_332034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1aab8 (_7.ptx:7781) @%p19 bra $Lt_8_332290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1ab08 (_7.ptx:7793) @%p20 bra $Lt_8_332546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1ab58 (_7.ptx:7805) @%p21 bra $Lt_8_332802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1ab90 (_7.ptx:7813) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1abf8 (_7.ptx:7827) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1ac58 (_7.ptx:7840) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1acb0 (_7.ptx:7852) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1ad00 (_7.ptx:7863) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1ad48 (_7.ptx:7873) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1ad88 (_7.ptx:7882) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1adc0 (_7.ptx:7890) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1adf0 (_7.ptx:7897) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1ae18 (_7.ptx:7903) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1ae38 (_7.ptx:7908) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1ae50 (_7.ptx:7912) bra.uni $Lt_8_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae60 (_7.ptx:7917) bar.sync 0;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1ae68 (_7.ptx:7919) @!%p6 bra $Lt_8_333058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c638 (_7.ptx:8824) mov.s32 %r237, %r103;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x1af68 (_7.ptx:7953) @%p23 bra $Lt_8_250114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b110 (_7.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1af98 (_7.ptx:7960) @%p24 bra $L_8_227586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b110 (_7.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1afc8 (_7.ptx:7966) @%p25 bra $L_8_227330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b110 (_7.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1afe0 (_7.ptx:7970) bra.uni $Lt_8_249858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b110 (_7.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1b000 (_7.ptx:7975) @%p26 bra $Lt_8_250626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0c0 (_7.ptx:8001) setp.gt.f32 %p27, %f34, %f15;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1b080 (_7.ptx:7991) bra.uni $Lt_8_250370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0c0 (_7.ptx:8001) setp.gt.f32 %p27, %f34, %f15;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1b0d8 (_7.ptx:8004) @!%p28 bra $Lt_8_251138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b110 (_7.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1b0f0 (_7.ptx:8007) bra.uni $Lt_8_249858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b110 (_7.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1b100 (_7.ptx:8010) bra.uni $Lt_8_249858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b110 (_7.ptx:8015) mov.u32 %r115, 0;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1b120 (_7.ptx:8017) @%p29 bra $Lt_8_252418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2a0 (_7.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1b150 (_7.ptx:8024) @%p30 bra $L_8_228098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2a0 (_7.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b180 (_7.ptx:8030) @%p31 bra $L_8_227842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2a0 (_7.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1b190 (_7.ptx:8033) bra.uni $Lt_8_252418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2a0 (_7.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1b1b0 (_7.ptx:8038) @%p32 bra $Lt_8_252162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b270 (_7.ptx:8064) setp.gt.f32 %p33, %f52, %f14;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1b230 (_7.ptx:8054) bra.uni $Lt_8_251906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b270 (_7.ptx:8064) setp.gt.f32 %p33, %f52, %f14;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1b288 (_7.ptx:8067) @!%p34 bra $Lt_8_252418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b2a0 (_7.ptx:8073) mov.u32 %r124, 0;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1b2b0 (_7.ptx:8075) @%p35 bra $Lt_8_253954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b430 (_7.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1b2e0 (_7.ptx:8082) @%p36 bra $L_8_228610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b430 (_7.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1b310 (_7.ptx:8088) @%p37 bra $L_8_228354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b430 (_7.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1b320 (_7.ptx:8091) bra.uni $Lt_8_253954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b430 (_7.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1b340 (_7.ptx:8096) @%p38 bra $Lt_8_253698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b400 (_7.ptx:8122) setp.gt.f32 %p39, %f70, %f13;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1b3c0 (_7.ptx:8112) bra.uni $Lt_8_253442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b400 (_7.ptx:8122) setp.gt.f32 %p39, %f70, %f13;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1b418 (_7.ptx:8125) @!%p40 bra $Lt_8_253954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b430 (_7.ptx:8131) mov.u32 %r133, 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x1b440 (_7.ptx:8133) @%p41 bra $Lt_8_255490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5c0 (_7.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x1b470 (_7.ptx:8140) @%p42 bra $L_8_229122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5c0 (_7.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x1b4a0 (_7.ptx:8146) @%p43 bra $L_8_228866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5c0 (_7.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x1b4b0 (_7.ptx:8149) bra.uni $Lt_8_255490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5c0 (_7.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x1b4d0 (_7.ptx:8154) @%p44 bra $Lt_8_255234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b590 (_7.ptx:8180) setp.gt.f32 %p45, %f88, %f12;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x1b550 (_7.ptx:8170) bra.uni $Lt_8_254978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b590 (_7.ptx:8180) setp.gt.f32 %p45, %f88, %f12;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x1b5a8 (_7.ptx:8183) @!%p46 bra $Lt_8_255490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b5c0 (_7.ptx:8189) mov.u32 %r142, 0;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x1b5d0 (_7.ptx:8191) @%p47 bra $Lt_8_257026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b750 (_7.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x1b600 (_7.ptx:8198) @%p48 bra $L_8_229634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b750 (_7.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x1b630 (_7.ptx:8204) @%p49 bra $L_8_229378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b750 (_7.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x1b640 (_7.ptx:8207) bra.uni $Lt_8_257026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b750 (_7.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x1b660 (_7.ptx:8212) @%p50 bra $Lt_8_256770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b720 (_7.ptx:8238) setp.gt.f32 %p51, %f106, %f11;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x1b6e0 (_7.ptx:8228) bra.uni $Lt_8_256514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b720 (_7.ptx:8238) setp.gt.f32 %p51, %f106, %f11;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x1b738 (_7.ptx:8241) @!%p52 bra $Lt_8_257026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b750 (_7.ptx:8247) mov.u32 %r151, 0;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x1b760 (_7.ptx:8249) @%p53 bra $Lt_8_258562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8e0 (_7.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x1b790 (_7.ptx:8256) @%p54 bra $L_8_230146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8e0 (_7.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x1b7c0 (_7.ptx:8262) @%p55 bra $L_8_229890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8e0 (_7.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x1b7d0 (_7.ptx:8265) bra.uni $Lt_8_258562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8e0 (_7.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x1b7f0 (_7.ptx:8270) @%p56 bra $Lt_8_258306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8b0 (_7.ptx:8296) setp.gt.f32 %p57, %f124, %f10;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x1b870 (_7.ptx:8286) bra.uni $Lt_8_258050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8b0 (_7.ptx:8296) setp.gt.f32 %p57, %f124, %f10;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x1b8c8 (_7.ptx:8299) @!%p58 bra $Lt_8_258562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8e0 (_7.ptx:8305) mov.u32 %r160, 0;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x1b8f0 (_7.ptx:8307) @%p59 bra $Lt_8_260098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba70 (_7.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x1b920 (_7.ptx:8314) @%p60 bra $L_8_230658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba70 (_7.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x1b950 (_7.ptx:8320) @%p61 bra $L_8_230402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba70 (_7.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x1b960 (_7.ptx:8323) bra.uni $Lt_8_260098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba70 (_7.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x1b980 (_7.ptx:8328) @%p62 bra $Lt_8_259842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba40 (_7.ptx:8354) setp.gt.f32 %p63, %f142, %f9;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x1ba00 (_7.ptx:8344) bra.uni $Lt_8_259586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba40 (_7.ptx:8354) setp.gt.f32 %p63, %f142, %f9;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x1ba58 (_7.ptx:8357) @!%p64 bra $Lt_8_260098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ba70 (_7.ptx:8363) mov.u32 %r169, 0;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x1ba80 (_7.ptx:8365) @%p65 bra $Lt_8_261634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc00 (_7.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x1bab0 (_7.ptx:8372) @%p66 bra $L_8_231170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc00 (_7.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x1bae0 (_7.ptx:8378) @%p67 bra $L_8_230914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc00 (_7.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x1baf0 (_7.ptx:8381) bra.uni $Lt_8_261634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc00 (_7.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x1bb10 (_7.ptx:8386) @%p68 bra $Lt_8_261378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbd0 (_7.ptx:8412) setp.gt.f32 %p69, %f160, %f8;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x1bb90 (_7.ptx:8402) bra.uni $Lt_8_261122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bbd0 (_7.ptx:8412) setp.gt.f32 %p69, %f160, %f8;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x1bbe8 (_7.ptx:8415) @!%p70 bra $Lt_8_261634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bc00 (_7.ptx:8421) mov.u32 %r178, 0;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x1bc10 (_7.ptx:8423) @%p71 bra $Lt_8_263170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd90 (_7.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x1bc40 (_7.ptx:8430) @%p72 bra $L_8_231682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd90 (_7.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x1bc70 (_7.ptx:8436) @%p73 bra $L_8_231426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd90 (_7.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x1bc80 (_7.ptx:8439) bra.uni $Lt_8_263170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd90 (_7.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x1bca0 (_7.ptx:8444) @%p74 bra $Lt_8_262914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd60 (_7.ptx:8470) setp.gt.f32 %p75, %f178, %f7;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x1bd20 (_7.ptx:8460) bra.uni $Lt_8_262658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd60 (_7.ptx:8470) setp.gt.f32 %p75, %f178, %f7;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x1bd78 (_7.ptx:8473) @!%p76 bra $Lt_8_263170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bd90 (_7.ptx:8479) mov.u32 %r187, 0;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x1bda0 (_7.ptx:8481) @%p77 bra $Lt_8_264706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf20 (_7.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x1bdd0 (_7.ptx:8488) @%p78 bra $L_8_232194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf20 (_7.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x1be00 (_7.ptx:8494) @%p79 bra $L_8_231938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf20 (_7.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x1be10 (_7.ptx:8497) bra.uni $Lt_8_264706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf20 (_7.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x1be30 (_7.ptx:8502) @%p80 bra $Lt_8_264450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bef0 (_7.ptx:8528) setp.gt.f32 %p81, %f196, %f6;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x1beb0 (_7.ptx:8518) bra.uni $Lt_8_264194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bef0 (_7.ptx:8528) setp.gt.f32 %p81, %f196, %f6;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x1bf08 (_7.ptx:8531) @!%p82 bra $Lt_8_264706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1bf20 (_7.ptx:8537) mov.u32 %r196, 0;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x1bf30 (_7.ptx:8539) @%p83 bra $Lt_8_266242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0b0 (_7.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x1bf60 (_7.ptx:8546) @%p84 bra $L_8_232706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0b0 (_7.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x1bf90 (_7.ptx:8552) @%p85 bra $L_8_232450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0b0 (_7.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x1bfa0 (_7.ptx:8555) bra.uni $Lt_8_266242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0b0 (_7.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x1bfc0 (_7.ptx:8560) @%p86 bra $Lt_8_265986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c080 (_7.ptx:8586) setp.gt.f32 %p87, %f214, %f5;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x1c040 (_7.ptx:8576) bra.uni $Lt_8_265730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c080 (_7.ptx:8586) setp.gt.f32 %p87, %f214, %f5;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x1c098 (_7.ptx:8589) @!%p88 bra $Lt_8_266242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c0b0 (_7.ptx:8595) mov.u32 %r205, 0;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x1c0c0 (_7.ptx:8597) @%p89 bra $Lt_8_267778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c240 (_7.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x1c0f0 (_7.ptx:8604) @%p90 bra $L_8_233218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c240 (_7.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x1c120 (_7.ptx:8610) @%p91 bra $L_8_232962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c240 (_7.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x1c130 (_7.ptx:8613) bra.uni $Lt_8_267778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c240 (_7.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x1c150 (_7.ptx:8618) @%p92 bra $Lt_8_267522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c210 (_7.ptx:8644) setp.gt.f32 %p93, %f232, %f4;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x1c1d0 (_7.ptx:8634) bra.uni $Lt_8_267266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c210 (_7.ptx:8644) setp.gt.f32 %p93, %f232, %f4;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x1c228 (_7.ptx:8647) @!%p94 bra $Lt_8_267778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c240 (_7.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x1c240 (_7.ptx:8653) @!%p22 bra $Lt_8_268290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c468 (_7.ptx:8736) mov.f32 %f253, %f16;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x1c298 (_7.ptx:8667) @%p95 bra $Lt_8_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c450 (_7.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x1c2c8 (_7.ptx:8674) @%p96 bra $Lt_8_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c450 (_7.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x1c2f8 (_7.ptx:8680) @%p97 bra $L_8_233474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c450 (_7.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x1c300 (_7.ptx:8681) bra.uni $Lt_8_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c450 (_7.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x1c340 (_7.ptx:8690) @%p98 bra $Lt_8_269826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c400 (_7.ptx:8716) setp.lt.f32 %p99, %f233, %f251;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x1c3c0 (_7.ptx:8706) bra.uni $Lt_8_269570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c400 (_7.ptx:8716) setp.lt.f32 %p99, %f233, %f251;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x1c408 (_7.ptx:8717) @!%p99 bra $Lt_8_270338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c430 (_7.ptx:8724) setp.gt.f32 %p100, %f16, %f252;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x1c420 (_7.ptx:8720) bra.uni $Lt_8_270082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c430 (_7.ptx:8724) setp.gt.f32 %p100, %f16, %f252;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x1c438 (_7.ptx:8725) @!%p100 bra $Lt_8_270594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c450 (_7.ptx:8731) add.s32 %r214, %r214, %r31;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x1c460 (_7.ptx:8733) @%p101 bra $Lt_8_268802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c468 (_7.ptx:8736) mov.f32 %f253, %f16;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x1c488 (_7.ptx:8743) @!%p2 bra $Lt_8_272898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c588 (_7.ptx:8789) bar.sync 0;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x1c4a0 (_7.ptx:8746) @%p102 bra $Lt_8_271874;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c568 (_7.ptx:8781) setp.gt.f32 %p107, %f253, %f2;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x1c4e0 (_7.ptx:8757) @%p103 bra $Lt_8_337154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c548 (_7.ptx:8776) add.s32 %r228, %r228, 1;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x1c4f0 (_7.ptx:8759) @!%p104 bra $Lt_8_337410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c548 (_7.ptx:8776) add.s32 %r228, %r228, 1;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x1c518 (_7.ptx:8764) @%p105 bra $Lt_8_337410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c548 (_7.ptx:8776) add.s32 %r228, %r228, 1;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x1c520 (_7.ptx:8765) bra.uni $L_8_234242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c538 (_7.ptx:8771) mov.f32 %f253, %f254;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x1c560 (_7.ptx:8779) @%p106 bra $Lt_8_272386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c568 (_7.ptx:8781) setp.gt.f32 %p107, %f253, %f2;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x1c570 (_7.ptx:8782) @!%p107 bra $Lt_8_272898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c588 (_7.ptx:8789) bar.sync 0;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x1c5a8 (_7.ptx:8794) @%p108 bra $Lt_8_273666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5f8 (_7.ptx:8812) bar.sync 0;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x1c5b0 (_7.ptx:8795) @!%p2 bra $Lt_8_273922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5d8 (_7.ptx:8803) mov.s32 %r38, %r233;
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x1c5e8 (_7.ptx:8806) bra.uni $Lt_8_273410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c5f8 (_7.ptx:8812) bar.sync 0;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x1c608 (_7.ptx:8815) @%p109 bra $L_8_226562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c638 (_7.ptx:8824) mov.s32 %r237, %r103;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x1c620 (_7.ptx:8818) @%p110 bra $L_8_226306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c638 (_7.ptx:8824) mov.s32 %r237, %r103;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x1c628 (_7.ptx:8819) bra.uni $L_8_226562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c638 (_7.ptx:8824) mov.s32 %r237, %r103;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x1c640 (_7.ptx:8825) bra.uni $Lt_8_246786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f968 (_7.ptx:10752) setp.le.s32 %p304, %r237, %r19;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x1c648 (_7.ptx:8828) @!%p4 bra $Lt_8_274434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c6c8 (_7.ptx:8848) @!%p5 bra $Lt_8_275458;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x1c6c0 (_7.ptx:8846) @%p111 bra $Lt_8_274946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c6c8 (_7.ptx:8848) @!%p5 bra $Lt_8_275458;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x1c6c8 (_7.ptx:8848) @!%p5 bra $Lt_8_275458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c758 (_7.ptx:8870) @!%p2 bra $Lt_8_276482;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x1c750 (_7.ptx:8868) @%p112 bra $Lt_8_275970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c758 (_7.ptx:8870) @!%p2 bra $Lt_8_276482;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x1c758 (_7.ptx:8870) @!%p2 bra $Lt_8_276482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c778 (_7.ptx:8877) bar.sync 0;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x1c790 (_7.ptx:8882) @%p113 bra $Lt_8_338690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x1c7e0 (_7.ptx:8892) @%p114 bra $Lt_8_338946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x1c820 (_7.ptx:8901) @%p115 bra $Lt_8_339202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x1c860 (_7.ptx:8909) @%p116 bra $Lt_8_339458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x1c880 (_7.ptx:8914) @%p117 bra $Lt_8_339714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x1c8c0 (_7.ptx:8922) @%p118 bra $Lt_8_339970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x1c8e0 (_7.ptx:8927) @%p119 bra $Lt_8_340226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x1c920 (_7.ptx:8935) @%p120 bra $Lt_8_340482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x1c940 (_7.ptx:8940) @%p121 bra $Lt_8_340738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x1c980 (_7.ptx:8948) @%p122 bra $Lt_8_340994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x1c9a0 (_7.ptx:8953) @%p123 bra $Lt_8_341250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x1c9e0 (_7.ptx:8961) @%p124 bra $Lt_8_341506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x1ca00 (_7.ptx:8966) @%p125 bra $Lt_8_341762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x1ca40 (_7.ptx:8974) @%p126 bra $Lt_8_342018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x1ca60 (_7.ptx:8979) @%p127 bra $Lt_8_342274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x1caa0 (_7.ptx:8987) @%p128 bra $Lt_8_342530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x1cac0 (_7.ptx:8992) @%p129 bra $Lt_8_342786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x1cb00 (_7.ptx:9000) @%p130 bra $Lt_8_343042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x1cb20 (_7.ptx:9005) @%p131 bra $Lt_8_343298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x1cb60 (_7.ptx:9013) @%p132 bra $Lt_8_343554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x1cb80 (_7.ptx:9018) @%p133 bra $Lt_8_343810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x1cbc0 (_7.ptx:9026) @%p134 bra $Lt_8_344066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x1cbe0 (_7.ptx:9031) @%p135 bra $Lt_8_344322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x1cc10 (_7.ptx:9037) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x1cc78 (_7.ptx:9051) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x1ccd8 (_7.ptx:9064) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x1cd38 (_7.ptx:9077) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x1cd90 (_7.ptx:9089) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x1cde8 (_7.ptx:9101) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x1ce38 (_7.ptx:9112) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x1ce88 (_7.ptx:9123) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x1ced0 (_7.ptx:9133) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x1cf18 (_7.ptx:9143) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x1cf58 (_7.ptx:9152) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x1cf98 (_7.ptx:9161) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x1cfd0 (_7.ptx:9169) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x1d008 (_7.ptx:9177) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x1d038 (_7.ptx:9184) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x1d068 (_7.ptx:9191) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x1d090 (_7.ptx:9197) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x1d0b8 (_7.ptx:9203) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x1d0d8 (_7.ptx:9208) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x1d0f8 (_7.ptx:9213) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x1d110 (_7.ptx:9217) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x1d128 (_7.ptx:9221) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x1d138 (_7.ptx:9224) bra.uni $Lt_8_514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d148 (_7.ptx:9229) bar.sync 0;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x1d150 (_7.ptx:9231) @!%p6 bra $Lt_8_344578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f960 (_7.ptx:10750) mov.s32 %r237, %r300;
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x1d1f8 (_7.ptx:9255) @%p137 bra $Lt_8_344834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x1d208 (_7.ptx:9257) @%p138 bra $Lt_8_345090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4f0 (_7.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x1d228 (_7.ptx:9261) @%p139 bra $Lt_8_345346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4f0 (_7.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x1d258 (_7.ptx:9267) @%p140 bra $Lt_8_345346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4f0 (_7.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x1d288 (_7.ptx:9273) @%p141 bra $L_8_235522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4f0 (_7.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x1d2a8 (_7.ptx:9279) bra.uni $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4f0 (_7.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x1d2d0 (_7.ptx:9285) @%p142 bra $Lt_8_276994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d478 (_7.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x1d368 (_7.ptx:9306) @%p143 bra $Lt_8_277762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d478 (_7.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x1d378 (_7.ptx:9308) bra.uni $Lt_8_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d478 (_7.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x1d388 (_7.ptx:9311) @%p144 bra $Lt_8_278274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d478 (_7.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x1d3a8 (_7.ptx:9315) @%p145 bra $Lt_8_279042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d448 (_7.ptx:9337) mov.s32 %r307, 0;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x1d428 (_7.ptx:9331) bra.uni $Lt_8_278786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d448 (_7.ptx:9337) mov.s32 %r307, 0;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x1d450 (_7.ptx:9338) bra.uni $Lt_8_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d478 (_7.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x1d468 (_7.ptx:9342) @%p146 bra $Lt_8_277506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d478 (_7.ptx:9346) setp.lt.f32 %p147, %f259, %f261;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x1d480 (_7.ptx:9347) @!%p147 bra $Lt_8_279810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4a8 (_7.ptx:9354) setp.gt.f32 %p148, %f257, %f279;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x1d498 (_7.ptx:9350) bra.uni $Lt_8_279554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4a8 (_7.ptx:9354) setp.gt.f32 %p148, %f257, %f279;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x1d4b0 (_7.ptx:9355) @!%p148 bra $Lt_8_280322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4f0 (_7.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x1d4c8 (_7.ptx:9358) bra.uni $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4f0 (_7.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x1d4d8 (_7.ptx:9361) bra.uni $Lt_8_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d4f0 (_7.ptx:9367) mov.u32 %r325, 0;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x1d500 (_7.ptx:9369) @%p149 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x1d510 (_7.ptx:9371) @%p150 bra $Lt_8_283650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7c0 (_7.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x1d548 (_7.ptx:9378) @%p151 bra $Lt_8_346626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7c0 (_7.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x1d578 (_7.ptx:9384) @%p152 bra $Lt_8_346626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7c0 (_7.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x1d5a8 (_7.ptx:9390) @%p153 bra $L_8_236290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7c0 (_7.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x1d5b8 (_7.ptx:9394) bra.uni $Lt_8_283650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7c0 (_7.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x1d5e0 (_7.ptx:9400) @%p154 bra $Lt_8_280578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (_7.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x1d670 (_7.ptx:9420) @%p155 bra $Lt_8_281346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (_7.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x1d680 (_7.ptx:9422) bra.uni $Lt_8_280578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (_7.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x1d690 (_7.ptx:9425) @%p156 bra $Lt_8_281858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (_7.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x1d6b0 (_7.ptx:9429) @%p157 bra $Lt_8_282626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (_7.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x1d730 (_7.ptx:9445) bra.uni $Lt_8_280578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (_7.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x1d750 (_7.ptx:9450) bra.uni $Lt_8_280578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (_7.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x1d768 (_7.ptx:9454) @%p158 bra $Lt_8_281090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d770 (_7.ptx:9457) setp.gt.f32 %p159, %f261, %f280;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x1d778 (_7.ptx:9458) @!%p159 bra $Lt_8_283394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7a0 (_7.ptx:9465) setp.gt.f32 %p160, %f258, %f279;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x1d790 (_7.ptx:9461) bra.uni $Lt_8_283138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7a0 (_7.ptx:9465) setp.gt.f32 %p160, %f258, %f279;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x1d7a8 (_7.ptx:9466) @!%p160 bra $Lt_8_283650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d7c0 (_7.ptx:9472) mov.u32 %r345, 0;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x1d7d0 (_7.ptx:9474) @%p161 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x1d7e0 (_7.ptx:9476) @%p162 bra $Lt_8_287234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da98 (_7.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x1d820 (_7.ptx:9484) @%p163 bra $Lt_8_347906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da98 (_7.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x1d850 (_7.ptx:9490) @%p164 bra $Lt_8_347906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da98 (_7.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x1d880 (_7.ptx:9496) @%p165 bra $L_8_237058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da98 (_7.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x1d890 (_7.ptx:9500) bra.uni $Lt_8_287234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da98 (_7.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x1d8b8 (_7.ptx:9506) @%p166 bra $Lt_8_284162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da48 (_7.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x1d948 (_7.ptx:9526) @%p167 bra $Lt_8_284930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da48 (_7.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x1d958 (_7.ptx:9528) bra.uni $Lt_8_284162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da48 (_7.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x1d968 (_7.ptx:9531) @%p168 bra $Lt_8_285442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da48 (_7.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x1d988 (_7.ptx:9535) @%p169 bra $Lt_8_286210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da48 (_7.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x1da08 (_7.ptx:9551) bra.uni $Lt_8_284162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da48 (_7.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x1da28 (_7.ptx:9556) bra.uni $Lt_8_284162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da48 (_7.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x1da40 (_7.ptx:9560) @%p170 bra $Lt_8_284674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da48 (_7.ptx:9563) setp.gt.f32 %p171, %f261, %f299;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x1da50 (_7.ptx:9564) @!%p171 bra $Lt_8_286978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da78 (_7.ptx:9571) setp.gt.f32 %p172, %f258, %f279;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x1da68 (_7.ptx:9567) bra.uni $Lt_8_286722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da78 (_7.ptx:9571) setp.gt.f32 %p172, %f258, %f279;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x1da80 (_7.ptx:9572) @!%p172 bra $Lt_8_287234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da98 (_7.ptx:9578) mov.u32 %r366, 0;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x1daa8 (_7.ptx:9580) @%p173 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x1dab8 (_7.ptx:9582) @%p174 bra $Lt_8_290818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd70 (_7.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x1daf8 (_7.ptx:9590) @%p175 bra $Lt_8_349186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd70 (_7.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x1db28 (_7.ptx:9596) @%p176 bra $Lt_8_349186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd70 (_7.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x1db58 (_7.ptx:9602) @%p177 bra $L_8_237826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd70 (_7.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x1db68 (_7.ptx:9606) bra.uni $Lt_8_290818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd70 (_7.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x1db90 (_7.ptx:9612) @%p178 bra $Lt_8_287746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd20 (_7.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x1dc20 (_7.ptx:9632) @%p179 bra $Lt_8_288514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd20 (_7.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x1dc30 (_7.ptx:9634) bra.uni $Lt_8_287746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd20 (_7.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x1dc40 (_7.ptx:9637) @%p180 bra $Lt_8_289026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd20 (_7.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x1dc60 (_7.ptx:9641) @%p181 bra $Lt_8_289794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd20 (_7.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x1dce0 (_7.ptx:9657) bra.uni $Lt_8_287746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd20 (_7.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x1dd00 (_7.ptx:9662) bra.uni $Lt_8_287746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd20 (_7.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x1dd18 (_7.ptx:9666) @%p182 bra $Lt_8_288258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd20 (_7.ptx:9669) setp.gt.f32 %p183, %f261, %f318;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x1dd28 (_7.ptx:9670) @!%p183 bra $Lt_8_290562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd50 (_7.ptx:9677) setp.gt.f32 %p184, %f258, %f279;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x1dd40 (_7.ptx:9673) bra.uni $Lt_8_290306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd50 (_7.ptx:9677) setp.gt.f32 %p184, %f258, %f279;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x1dd58 (_7.ptx:9678) @!%p184 bra $Lt_8_290818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dd70 (_7.ptx:9684) mov.u32 %r387, 0;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x1dd80 (_7.ptx:9686) @%p185 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x1dd90 (_7.ptx:9688) @%p186 bra $Lt_8_294402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e048 (_7.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x1ddd0 (_7.ptx:9696) @%p187 bra $Lt_8_350466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e048 (_7.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x1de00 (_7.ptx:9702) @%p188 bra $Lt_8_350466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e048 (_7.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x1de30 (_7.ptx:9708) @%p189 bra $L_8_238594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e048 (_7.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x1de40 (_7.ptx:9712) bra.uni $Lt_8_294402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e048 (_7.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x1de68 (_7.ptx:9718) @%p190 bra $Lt_8_291330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dff8 (_7.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x1def8 (_7.ptx:9738) @%p191 bra $Lt_8_292098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dff8 (_7.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x1df08 (_7.ptx:9740) bra.uni $Lt_8_291330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dff8 (_7.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x1df18 (_7.ptx:9743) @%p192 bra $Lt_8_292610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dff8 (_7.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x1df38 (_7.ptx:9747) @%p193 bra $Lt_8_293378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dff8 (_7.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x1dfb8 (_7.ptx:9763) bra.uni $Lt_8_291330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dff8 (_7.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x1dfd8 (_7.ptx:9768) bra.uni $Lt_8_291330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dff8 (_7.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x1dff0 (_7.ptx:9772) @%p194 bra $Lt_8_291842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1dff8 (_7.ptx:9775) setp.gt.f32 %p195, %f261, %f337;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x1e000 (_7.ptx:9776) @!%p195 bra $Lt_8_294146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e028 (_7.ptx:9783) setp.gt.f32 %p196, %f258, %f279;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x1e018 (_7.ptx:9779) bra.uni $Lt_8_293890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e028 (_7.ptx:9783) setp.gt.f32 %p196, %f258, %f279;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x1e030 (_7.ptx:9784) @!%p196 bra $Lt_8_294402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e048 (_7.ptx:9790) mov.u32 %r408, 0;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x1e058 (_7.ptx:9792) @%p197 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x1e068 (_7.ptx:9794) @%p198 bra $Lt_8_297986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (_7.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x1e0a8 (_7.ptx:9802) @%p199 bra $Lt_8_351746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (_7.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x1e0d8 (_7.ptx:9808) @%p200 bra $Lt_8_351746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (_7.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0x1e108 (_7.ptx:9814) @%p201 bra $L_8_239362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (_7.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0x1e118 (_7.ptx:9818) bra.uni $Lt_8_297986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (_7.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0x1e140 (_7.ptx:9824) @%p202 bra $Lt_8_294914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2d0 (_7.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0x1e1d0 (_7.ptx:9844) @%p203 bra $Lt_8_295682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2d0 (_7.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0x1e1e0 (_7.ptx:9846) bra.uni $Lt_8_294914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2d0 (_7.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0x1e1f0 (_7.ptx:9849) @%p204 bra $Lt_8_296194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2d0 (_7.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0x1e210 (_7.ptx:9853) @%p205 bra $Lt_8_296962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2d0 (_7.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0x1e290 (_7.ptx:9869) bra.uni $Lt_8_294914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2d0 (_7.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0x1e2b0 (_7.ptx:9874) bra.uni $Lt_8_294914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2d0 (_7.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0x1e2c8 (_7.ptx:9878) @%p206 bra $Lt_8_295426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e2d0 (_7.ptx:9881) setp.gt.f32 %p207, %f261, %f356;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0x1e2d8 (_7.ptx:9882) @!%p207 bra $Lt_8_297730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e300 (_7.ptx:9889) setp.gt.f32 %p208, %f258, %f279;
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0x1e2f0 (_7.ptx:9885) bra.uni $Lt_8_297474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e300 (_7.ptx:9889) setp.gt.f32 %p208, %f258, %f279;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0x1e308 (_7.ptx:9890) @!%p208 bra $Lt_8_297986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e320 (_7.ptx:9896) mov.u32 %r429, 0;
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0x1e330 (_7.ptx:9898) @%p209 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0x1e340 (_7.ptx:9900) @%p210 bra $Lt_8_301570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5f8 (_7.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0x1e380 (_7.ptx:9908) @%p211 bra $Lt_8_353026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5f8 (_7.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0x1e3b0 (_7.ptx:9914) @%p212 bra $Lt_8_353026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5f8 (_7.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0x1e3e0 (_7.ptx:9920) @%p213 bra $L_8_240130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5f8 (_7.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0x1e3f0 (_7.ptx:9924) bra.uni $Lt_8_301570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5f8 (_7.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0x1e418 (_7.ptx:9930) @%p214 bra $Lt_8_298498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (_7.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0x1e4a8 (_7.ptx:9950) @%p215 bra $Lt_8_299266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (_7.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0x1e4b8 (_7.ptx:9952) bra.uni $Lt_8_298498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (_7.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0x1e4c8 (_7.ptx:9955) @%p216 bra $Lt_8_299778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (_7.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0x1e4e8 (_7.ptx:9959) @%p217 bra $Lt_8_300546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (_7.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0x1e568 (_7.ptx:9975) bra.uni $Lt_8_298498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (_7.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0x1e588 (_7.ptx:9980) bra.uni $Lt_8_298498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (_7.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0x1e5a0 (_7.ptx:9984) @%p218 bra $Lt_8_299010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5a8 (_7.ptx:9987) setp.gt.f32 %p219, %f261, %f375;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0x1e5b0 (_7.ptx:9988) @!%p219 bra $Lt_8_301314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5d8 (_7.ptx:9995) setp.gt.f32 %p220, %f258, %f279;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0x1e5c8 (_7.ptx:9991) bra.uni $Lt_8_301058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5d8 (_7.ptx:9995) setp.gt.f32 %p220, %f258, %f279;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0x1e5e0 (_7.ptx:9996) @!%p220 bra $Lt_8_301570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e5f8 (_7.ptx:10002) mov.u32 %r450, 0;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0x1e608 (_7.ptx:10004) @%p221 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0x1e618 (_7.ptx:10006) @%p222 bra $Lt_8_305154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8d0 (_7.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0x1e658 (_7.ptx:10014) @%p223 bra $Lt_8_354306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8d0 (_7.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0x1e688 (_7.ptx:10020) @%p224 bra $Lt_8_354306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8d0 (_7.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0x1e6b8 (_7.ptx:10026) @%p225 bra $L_8_240898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8d0 (_7.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0x1e6c8 (_7.ptx:10030) bra.uni $Lt_8_305154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8d0 (_7.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0x1e6f0 (_7.ptx:10036) @%p226 bra $Lt_8_302082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e880 (_7.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0x1e780 (_7.ptx:10056) @%p227 bra $Lt_8_302850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e880 (_7.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0x1e790 (_7.ptx:10058) bra.uni $Lt_8_302082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e880 (_7.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0x1e7a0 (_7.ptx:10061) @%p228 bra $Lt_8_303362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e880 (_7.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0x1e7c0 (_7.ptx:10065) @%p229 bra $Lt_8_304130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e880 (_7.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0x1e840 (_7.ptx:10081) bra.uni $Lt_8_302082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e880 (_7.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0x1e860 (_7.ptx:10086) bra.uni $Lt_8_302082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e880 (_7.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0x1e878 (_7.ptx:10090) @%p230 bra $Lt_8_302594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e880 (_7.ptx:10093) setp.gt.f32 %p231, %f261, %f394;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0x1e888 (_7.ptx:10094) @!%p231 bra $Lt_8_304898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8b0 (_7.ptx:10101) setp.gt.f32 %p232, %f258, %f279;
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0x1e8a0 (_7.ptx:10097) bra.uni $Lt_8_304642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8b0 (_7.ptx:10101) setp.gt.f32 %p232, %f258, %f279;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0x1e8b8 (_7.ptx:10102) @!%p232 bra $Lt_8_305154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8d0 (_7.ptx:10108) mov.u32 %r471, 0;
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0x1e8e0 (_7.ptx:10110) @%p233 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0x1e8f0 (_7.ptx:10112) @%p234 bra $Lt_8_308738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eba8 (_7.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0x1e930 (_7.ptx:10120) @%p235 bra $Lt_8_355586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eba8 (_7.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0x1e960 (_7.ptx:10126) @%p236 bra $Lt_8_355586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eba8 (_7.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0x1e990 (_7.ptx:10132) @%p237 bra $L_8_241666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eba8 (_7.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0x1e9a0 (_7.ptx:10136) bra.uni $Lt_8_308738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eba8 (_7.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0x1e9c8 (_7.ptx:10142) @%p238 bra $Lt_8_305666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb58 (_7.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0x1ea58 (_7.ptx:10162) @%p239 bra $Lt_8_306434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb58 (_7.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0x1ea68 (_7.ptx:10164) bra.uni $Lt_8_305666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb58 (_7.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0x1ea78 (_7.ptx:10167) @%p240 bra $Lt_8_306946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb58 (_7.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0x1ea98 (_7.ptx:10171) @%p241 bra $Lt_8_307714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb58 (_7.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0x1eb18 (_7.ptx:10187) bra.uni $Lt_8_305666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb58 (_7.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0x1eb38 (_7.ptx:10192) bra.uni $Lt_8_305666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb58 (_7.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0x1eb50 (_7.ptx:10196) @%p242 bra $Lt_8_306178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb58 (_7.ptx:10199) setp.gt.f32 %p243, %f261, %f413;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0x1eb60 (_7.ptx:10200) @!%p243 bra $Lt_8_308482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb88 (_7.ptx:10207) setp.gt.f32 %p244, %f258, %f279;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0x1eb78 (_7.ptx:10203) bra.uni $Lt_8_308226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eb88 (_7.ptx:10207) setp.gt.f32 %p244, %f258, %f279;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0x1eb90 (_7.ptx:10208) @!%p244 bra $Lt_8_308738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1eba8 (_7.ptx:10214) mov.u32 %r492, 0;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0x1ebb8 (_7.ptx:10216) @%p245 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0x1ebc8 (_7.ptx:10218) @%p246 bra $Lt_8_312322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee80 (_7.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0x1ec08 (_7.ptx:10226) @%p247 bra $Lt_8_356866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee80 (_7.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0x1ec38 (_7.ptx:10232) @%p248 bra $Lt_8_356866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee80 (_7.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0x1ec68 (_7.ptx:10238) @%p249 bra $L_8_242434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee80 (_7.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0x1ec78 (_7.ptx:10242) bra.uni $Lt_8_312322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee80 (_7.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0x1eca0 (_7.ptx:10248) @%p250 bra $Lt_8_309250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee30 (_7.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0x1ed30 (_7.ptx:10268) @%p251 bra $Lt_8_310018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee30 (_7.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0x1ed40 (_7.ptx:10270) bra.uni $Lt_8_309250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee30 (_7.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0x1ed50 (_7.ptx:10273) @%p252 bra $Lt_8_310530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee30 (_7.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0x1ed70 (_7.ptx:10277) @%p253 bra $Lt_8_311298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee30 (_7.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0x1edf0 (_7.ptx:10293) bra.uni $Lt_8_309250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee30 (_7.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0x1ee10 (_7.ptx:10298) bra.uni $Lt_8_309250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee30 (_7.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0x1ee28 (_7.ptx:10302) @%p254 bra $Lt_8_309762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee30 (_7.ptx:10305) setp.gt.f32 %p255, %f261, %f432;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0x1ee38 (_7.ptx:10306) @!%p255 bra $Lt_8_312066;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee60 (_7.ptx:10313) setp.gt.f32 %p256, %f258, %f279;
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0x1ee50 (_7.ptx:10309) bra.uni $Lt_8_311810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee60 (_7.ptx:10313) setp.gt.f32 %p256, %f258, %f279;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0x1ee68 (_7.ptx:10314) @!%p256 bra $Lt_8_312322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ee80 (_7.ptx:10320) mov.u32 %r513, 0;
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0x1ee90 (_7.ptx:10322) @%p257 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0x1eea0 (_7.ptx:10324) @%p258 bra $Lt_8_315906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f158 (_7.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0x1eee0 (_7.ptx:10332) @%p259 bra $Lt_8_358146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f158 (_7.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0x1ef10 (_7.ptx:10338) @%p260 bra $Lt_8_358146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f158 (_7.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0x1ef40 (_7.ptx:10344) @%p261 bra $L_8_243202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f158 (_7.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0x1ef50 (_7.ptx:10348) bra.uni $Lt_8_315906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f158 (_7.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0x1ef78 (_7.ptx:10354) @%p262 bra $Lt_8_312834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (_7.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0x1f008 (_7.ptx:10374) @%p263 bra $Lt_8_313602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (_7.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0x1f018 (_7.ptx:10376) bra.uni $Lt_8_312834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (_7.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0x1f028 (_7.ptx:10379) @%p264 bra $Lt_8_314114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (_7.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0x1f048 (_7.ptx:10383) @%p265 bra $Lt_8_314882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (_7.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0x1f0c8 (_7.ptx:10399) bra.uni $Lt_8_312834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (_7.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0x1f0e8 (_7.ptx:10404) bra.uni $Lt_8_312834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (_7.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0x1f100 (_7.ptx:10408) @%p266 bra $Lt_8_313346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f108 (_7.ptx:10411) setp.gt.f32 %p267, %f261, %f451;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0x1f110 (_7.ptx:10412) @!%p267 bra $Lt_8_315650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f138 (_7.ptx:10419) setp.gt.f32 %p268, %f258, %f279;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0x1f128 (_7.ptx:10415) bra.uni $Lt_8_315394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f138 (_7.ptx:10419) setp.gt.f32 %p268, %f258, %f279;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0x1f140 (_7.ptx:10420) @!%p268 bra $Lt_8_315906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f158 (_7.ptx:10426) mov.u32 %r534, 0;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0x1f168 (_7.ptx:10428) @%p269 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0x1f178 (_7.ptx:10430) @%p270 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0x1f1b8 (_7.ptx:10438) @%p271 bra $Lt_8_359426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0x1f1e8 (_7.ptx:10444) @%p272 bra $Lt_8_359426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0x1f218 (_7.ptx:10450) @%p273 bra $L_8_243970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0x1f228 (_7.ptx:10454) bra.uni $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0x1f250 (_7.ptx:10460) @%p274 bra $Lt_8_316418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3e0 (_7.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0x1f2e0 (_7.ptx:10480) @%p275 bra $Lt_8_317186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3e0 (_7.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0x1f2f0 (_7.ptx:10482) bra.uni $Lt_8_316418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3e0 (_7.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0x1f300 (_7.ptx:10485) @%p276 bra $Lt_8_317698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3e0 (_7.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0x1f320 (_7.ptx:10489) @%p277 bra $Lt_8_318466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3e0 (_7.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0x1f3a0 (_7.ptx:10505) bra.uni $Lt_8_316418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3e0 (_7.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0x1f3c0 (_7.ptx:10510) bra.uni $Lt_8_316418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3e0 (_7.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0x1f3d8 (_7.ptx:10514) @%p278 bra $Lt_8_316930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f3e0 (_7.ptx:10517) setp.gt.f32 %p279, %f261, %f470;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0x1f3e8 (_7.ptx:10518) @!%p279 bra $Lt_8_319234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f410 (_7.ptx:10525) setp.gt.f32 %p280, %f258, %f279;
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0x1f400 (_7.ptx:10521) bra.uni $Lt_8_318978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f410 (_7.ptx:10525) setp.gt.f32 %p280, %f258, %f279;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0x1f418 (_7.ptx:10526) @!%p280 bra $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0x1f430 (_7.ptx:10529) bra.uni $Lt_8_357634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f448 (_7.ptx:10536) bar.sync 0;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0x1f450 (_7.ptx:10537) @!%p136 bra $Lt_8_360450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f788 (_7.ptx:10660) bar.sync 0;
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0x1f478 (_7.ptx:10545) @%p281 bra $Lt_8_360450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f788 (_7.ptx:10660) bar.sync 0;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0x1f4c8 (_7.ptx:10555) @%p282 bra $Lt_8_360450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f788 (_7.ptx:10660) bar.sync 0;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0x1f4d8 (_7.ptx:10558) @%p283 bra $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f768 (_7.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0x1f508 (_7.ptx:10564) @%p284 bra $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f768 (_7.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0x1f538 (_7.ptx:10570) @%p285 bra $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f768 (_7.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0x1f568 (_7.ptx:10576) @%p286 bra $L_8_244738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f768 (_7.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0x1f570 (_7.ptx:10577) bra.uni $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f768 (_7.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0x1f598 (_7.ptx:10583) @%p287 bra $Lt_8_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f718 (_7.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0x1f618 (_7.ptx:10601) @%p288 bra $Lt_8_321538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f718 (_7.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0x1f628 (_7.ptx:10603) bra.uni $Lt_8_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f718 (_7.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0x1f638 (_7.ptx:10606) @%p289 bra $Lt_8_322050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f718 (_7.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0x1f658 (_7.ptx:10610) @%p290 bra $Lt_8_322818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f718 (_7.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0x1f6d8 (_7.ptx:10626) bra.uni $Lt_8_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f718 (_7.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0x1f6f8 (_7.ptx:10631) bra.uni $Lt_8_320770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f718 (_7.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0x1f710 (_7.ptx:10635) @%p291 bra $Lt_8_321282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f718 (_7.ptx:10638) setp.gt.f32 %p292, %f261, %f489;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0x1f720 (_7.ptx:10639) @!%p292 bra $Lt_8_323586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f748 (_7.ptx:10646) setp.gt.f32 %p293, %f258, %f279;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0x1f738 (_7.ptx:10642) bra.uni $Lt_8_323330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f748 (_7.ptx:10646) setp.gt.f32 %p293, %f258, %f279;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0x1f750 (_7.ptx:10647) @!%p293 bra $Lt_8_323842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f768 (_7.ptx:10653) add.s32 %r555, %r555, %r31;
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0x1f780 (_7.ptx:10656) @%p294 bra $Lt_8_320514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f788 (_7.ptx:10660) bar.sync 0;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0x1f7b0 (_7.ptx:10669) @!%p2 bra $Lt_8_326146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8b0 (_7.ptx:10715) bar.sync 0;
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0x1f7c8 (_7.ptx:10672) @%p295 bra $Lt_8_325122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f890 (_7.ptx:10707) setp.gt.f32 %p300, %f508, %f2;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0x1f808 (_7.ptx:10683) @%p296 bra $Lt_8_362242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f870 (_7.ptx:10702) add.s32 %r581, %r581, 1;
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0x1f818 (_7.ptx:10685) @!%p297 bra $Lt_8_362498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f870 (_7.ptx:10702) add.s32 %r581, %r581, 1;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0x1f840 (_7.ptx:10690) @%p298 bra $Lt_8_362498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f870 (_7.ptx:10702) add.s32 %r581, %r581, 1;
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0x1f848 (_7.ptx:10691) bra.uni $L_8_245762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f860 (_7.ptx:10697) mov.f32 %f508, %f509;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0x1f888 (_7.ptx:10705) @%p299 bra $Lt_8_325634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f890 (_7.ptx:10707) setp.gt.f32 %p300, %f508, %f2;
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0x1f898 (_7.ptx:10708) @!%p300 bra $Lt_8_326146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f8b0 (_7.ptx:10715) bar.sync 0;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0x1f8d0 (_7.ptx:10720) @%p301 bra $Lt_8_326914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f920 (_7.ptx:10738) bar.sync 0;
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0x1f8d8 (_7.ptx:10721) @!%p2 bra $Lt_8_327170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f900 (_7.ptx:10729) mov.s32 %r248, %r233;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0x1f910 (_7.ptx:10732) bra.uni $Lt_8_326658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f920 (_7.ptx:10738) bar.sync 0;
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0x1f930 (_7.ptx:10741) @%p302 bra $L_8_234754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f960 (_7.ptx:10750) mov.s32 %r237, %r300;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0x1f948 (_7.ptx:10744) @%p303 bra $L_8_234498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f960 (_7.ptx:10750) mov.s32 %r237, %r300;
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0x1f950 (_7.ptx:10745) bra.uni $L_8_234754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f960 (_7.ptx:10750) mov.s32 %r237, %r300;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0x1f970 (_7.ptx:10753) @%p304 bra $Lt_8_327682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f988 (_7.ptx:10761) add.s32 %r10, %r10, %r18;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0x1f9a0 (_7.ptx:10764) @%p305 bra $Lt_8_246530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f9a8 (_7.ptx:10765) bra.uni $Lt_8_246018;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0x1f9a8 (_7.ptx:10765) bra.uni $Lt_8_246018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f9c8 (_7.ptx:10771) @!%p2 bra $Lt_8_328450;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0x1f9c8 (_7.ptx:10771) @!%p2 bra $Lt_8_328450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa10 (_7.ptx:10784) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _7.ptx
Adding _cuobjdump_7.ptx with cubin handle 7
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qYeQ3h"
Running: cat _ptx_qYeQ3h | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_VWLd2t
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_VWLd2t --output-file  /dev/null 2> _ptx_qYeQ3hinfo"
GPGPU-Sim PTX: Kernel '_Z10QTC_devicePfPcS0_PiS1_S1_S_S1_iiifiiiib' : regs=57, lmem=0, smem=512, cmem=129
GPGPU-Sim PTX: Kernel '_Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib' : regs=44, lmem=0, smem=776, cmem=133
GPGPU-Sim PTX: Kernel '_Z26update_clustered_pnts_maskPcS_i' : regs=9, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z15compute_degreesPiS_ii' : regs=17, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z18reduce_card_devicePii' : regs=8, lmem=0, smem=0, cmem=44
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qYeQ3h _ptx2_VWLd2t _ptx_qYeQ3hinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z30trim_ungrouped_pnts_indr_arrayiPiPfS_PcS1_S_S_S0_S_iiifib : hostFun 0x0x43fa1c, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFunction _Z26update_clustered_pnts_maskPcS_i : hostFun 0x0x43f757, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFunction _Z15compute_degreesPiS_ii : hostFun 0x0x43f68c, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFunction _Z18reduce_card_devicePii : hostFun 0x0x43f5b1, fat_cubin_handle = 7
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 8, filename=RED/Reduction.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIdLi256EEvPKT_PS0_j : hostFun 0x0x441a16, fat_cubin_handle = 8
GPGPU-Sim PTX: allocating shared region for "s_float" from 0x1800 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIfLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1fa90 (_8.ptx:79) @%p1 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb30 (_8.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1fb28 (_8.ptx:101) @%p2 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb30 (_8.ptx:104) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1fb48 (_8.ptx:107) @%p3 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb70 (_8.ptx:115) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1fb88 (_8.ptx:118) @%p4 bra $Lt_0_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fbb0 (_8.ptx:125) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1fbc8 (_8.ptx:128) @%p5 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fc90 (_8.ptx:160) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1fca0 (_8.ptx:162) @%p6 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fcd8 (_8.ptx:172) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIfLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIfLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: allocating shared region for "s_double" from 0x1800 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceIdLi256EEvPKT_PS0_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1fd58 (_8.ptx:204) @%p1 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fdf8 (_8.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1fdf0 (_8.ptx:226) @%p2 bra $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fdf8 (_8.ptx:229) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1fe10 (_8.ptx:232) @%p3 bra $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe38 (_8.ptx:240) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1fe50 (_8.ptx:243) @%p4 bra $Lt_1_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fe78 (_8.ptx:250) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1fe90 (_8.ptx:253) @%p5 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff58 (_8.ptx:285) mov.u32 %r15, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1ff68 (_8.ptx:287) @%p6 bra $Lt_1_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ffa0 (_8.ptx:297) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceIdLi256EEvPKT_PS0_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceIdLi256EEvPKT_PS0_j'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _8.ptx
Adding _cuobjdump_8.ptx with cubin handle 8
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_aCJBAH"
Running: cat _ptx_aCJBAH | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_zMf18U
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_zMf18U --output-file  /dev/null 2> _ptx_aCJBAHinfo"
GPGPU-Sim PTX: Kernel '_Z6reduceIdLi256EEvPKT_PS0_j' : regs=14, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z6reduceIfLi256EEvPKT_PS0_j' : regs=11, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_aCJBAH _ptx2_zMf18U _ptx_aCJBAHinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceIfLi256EEvPKT_PS0_j : hostFun 0x0x4419ea, fat_cubin_handle = 8
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 9, filename=RAY/rayTracing.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x443921, fat_cubin_handle = 9
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Zmi6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Zmi6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Zmi6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9normalize6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9normalize6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4dim3C1Ejjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4dim3C1Ejjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4dim3C1Ejjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4dim3C1Ejjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x201f8 (_9.ptx:173) @%p2 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20268 (_9.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x20208 (_9.ptx:175) bra.uni $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20268 (_9.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x20228 (_9.ptx:180) @!%p3 bra $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20268 (_9.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x20238 (_9.ptx:182) bra.uni $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20268 (_9.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x202c8 (_9.ptx:214) @!%p1 bra $Lt_3_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20310 (_9.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x202d8 (_9.ptx:216) bra.uni $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20310 (_9.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x100 to 0x1a0 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x205e0 (_9.ptx:364) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207d0 (_9.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x20600 (_9.ptx:369) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20660 (_9.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x20610 (_9.ptx:371) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20660 (_9.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x20668 (_9.ptx:386) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207d0 (_9.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x20758 (_9.ptx:418) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207c8 (_9.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x20768 (_9.ptx:420) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207c8 (_9.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x20788 (_9.ptx:425) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207c8 (_9.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x20798 (_9.ptx:427) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x207c8 (_9.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x207e0 (_9.ptx:443) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20890 (_9.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x20880 (_9.ptx:463) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20890 (_9.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x208b0 (_9.ptx:472) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20908 (_9.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x208d8 (_9.ptx:477) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20908 (_9.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x208e0 (_9.ptx:478) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x20908 (_9.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x200 to 0x230 (global memory space) 8
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_46953_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x20d58 (_9.ptx:663) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22318 (_9.ptx:1495) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x20fd0 (_9.ptx:751) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21160 (_9.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x20ff0 (_9.ptx:756) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21038 (_9.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x21000 (_9.ptx:758) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21038 (_9.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x21040 (_9.ptx:770) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21160 (_9.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x210e8 (_9.ptx:793) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21158 (_9.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x210f8 (_9.ptx:795) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21158 (_9.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x21118 (_9.ptx:800) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21158 (_9.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x21128 (_9.ptx:802) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21158 (_9.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x211a0 (_9.ptx:823) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x211b8 (_9.ptx:829) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x211d8 (_9.ptx:833) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x211e0 (_9.ptx:834) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x21228 (_9.ptx:843) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x220e8 (_9.ptx:1416) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x212d8 (_9.ptx:868) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21360 (_9.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x212f8 (_9.ptx:873) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21360 (_9.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x213d8 (_9.ptx:903) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21418 (_9.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x213f8 (_9.ptx:908) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21418 (_9.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x21520 (_9.ptx:949) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22028 (_9.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x21568 (_9.ptx:961) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21758 (_9.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x21588 (_9.ptx:966) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215e0 (_9.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x21598 (_9.ptx:968) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x215e0 (_9.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x215e8 (_9.ptx:983) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21758 (_9.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x216e0 (_9.ptx:1016) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21750 (_9.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x216f0 (_9.ptx:1018) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21750 (_9.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x21710 (_9.ptx:1023) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21750 (_9.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x21720 (_9.ptx:1025) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21750 (_9.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x21768 (_9.ptx:1041) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217d0 (_9.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x217c0 (_9.ptx:1052) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x217d0 (_9.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x217f0 (_9.ptx:1061) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21828 (_9.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x21808 (_9.ptx:1064) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21828 (_9.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x21810 (_9.ptx:1065) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21828 (_9.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x21828 (_9.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22028 (_9.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x21970 (_9.ptx:1115) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x21980 (_9.ptx:1118) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x219a0 (_9.ptx:1124) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x219a8 (_9.ptx:1125) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x219c8 (_9.ptx:1133) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x219c0 (_9.ptx:1130) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x219d8 (_9.ptx:1135) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x219e8 (_9.ptx:1138) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x21a00 (_9.ptx:1142) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x21a60 (_9.ptx:1155) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x21a78 (_9.ptx:1159) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x21ac8 (_9.ptx:1170) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21ae8 (_9.ptx:1177) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x21af0 (_9.ptx:1178) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x21b08 (_9.ptx:1183) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x21b30 (_9.ptx:1188) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x21b48 (_9.ptx:1192) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe8 (_9.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x21b80 (_9.ptx:1202) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bc8 (_9.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x21bb8 (_9.ptx:1211) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21bc8 (_9.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x21c00 (_9.ptx:1224) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21c20 (_9.ptx:1232) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x21e58 (_9.ptx:1312) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21e80 (_9.ptx:1321) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x21f40 (_9.ptx:1346) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21f50 (_9.ptx:1351) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x21fc0 (_9.ptx:1365) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x21fe0 (_9.ptx:1372) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x22100 (_9.ptx:1419) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22118 (_9.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x22110 (_9.ptx:1421) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22118 (_9.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x22138 (_9.ptx:1428) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22230 (_9.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x22228 (_9.ptx:1461) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22230 (_9.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _9.ptx
Adding _cuobjdump_9.ptx with cubin handle 9
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_MxHbu9"
Running: cat _ptx_MxHbu9 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3vHnPn
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3vHnPn --output-file  /dev/null 2> _ptx_MxHbu9info"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=45, lmem=4, smem=0, cmem=180
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_MxHbu9 _ptx2_3vHnPn _ptx_MxHbu9info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b3c0; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b400; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 10, filename=LIB/libor.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z29Pathcalc_Portfolio_KernelGPU2Pf : hostFun 0x0x445282, fat_cubin_handle = 10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9path_calcPfS_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z9path_calcPfS_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12path_calc_b1PfS_S_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12path_calc_b1PfS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12path_calc_b1PfS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12path_calc_b2PfS_S_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12path_calc_b2PfS_S_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12path_calc_b2PfS_S_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11portfolio_bPfS_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11portfolio_bPfS_" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z11portfolio_bPfS_" from 0xc to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9portfolioPf" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9portfolioPf" from 0x4 to 0xc
GPGPU-Sim PTX: allocating constant region for "N" from 0x100 to 0x104 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "Nmat" from 0x104 to 0x108 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "delta" from 0x108 to 0x10c (global memory space) 11
GPGPU-Sim PTX: allocating constant region for "lambda" from 0x180 to 0x2c0 (global memory space) 12
GPGPU-Sim PTX: instruction assembly for function '_Z9path_calcPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9path_calcPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z9path_calcPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9path_calcPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z9path_calcPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9path_calcPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9path_calcPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z9path_calcPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x223b8 (_10.ptx:81) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22598 (_10.ptx:153) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x22428 (_10.ptx:99) @%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22578 (_10.ptx:147) mov.s32 %r5, %r7;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x22570 (_10.ptx:145) @%p3 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22578 (_10.ptx:147) mov.s32 %r5, %r7;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x22590 (_10.ptx:150) @%p4 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22598 (_10.ptx:153) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9path_calcPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9path_calcPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12path_calc_b1PfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12path_calc_b1PfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z12path_calc_b1PfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12path_calc_b1PfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12path_calc_b1PfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12path_calc_b1PfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12path_calc_b1PfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z12path_calc_b1PfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x225e8 (_10.ptx:175) @%p1 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22650 (_10.ptx:192) ld.const.s32 %r6, [Nmat];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x22648 (_10.ptx:190) @%p2 bra $Lt_1_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22650 (_10.ptx:192) ld.const.s32 %r6, [Nmat];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x22668 (_10.ptx:195) @%p3 bra $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22878 (_10.ptx:274) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x226d0 (_10.ptx:212) @%p4 bra $Lt_1_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22858 (_10.ptx:268) mov.s32 %r9, %r11;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x22850 (_10.ptx:266) @%p5 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22858 (_10.ptx:268) mov.s32 %r9, %r11;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x22870 (_10.ptx:271) @%p6 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22878 (_10.ptx:274) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12path_calc_b1PfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12path_calc_b1PfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z12path_calc_b2PfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12path_calc_b2PfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z12path_calc_b2PfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12path_calc_b2PfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12path_calc_b2PfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12path_calc_b2PfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12path_calc_b2PfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z12path_calc_b2PfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x228c8 (_10.ptx:297) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ab0 (_10.ptx:368) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x22900 (_10.ptx:306) @%p2 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a90 (_10.ptx:362) sub.s32 %r3, %r3, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x22a88 (_10.ptx:360) @%p3 bra $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22a90 (_10.ptx:362) sub.s32 %r3, %r3, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x22aa8 (_10.ptx:365) @%p4 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22ab0 (_10.ptx:368) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12path_calc_b2PfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12path_calc_b2PfS_S_'.
GPGPU-Sim PTX: allocating constant region for "Nopt" from 0x2c0 to 0x2c4 (global memory space) 13
GPGPU-Sim PTX: allocating constant region for "maturities" from 0x300 to 0x33c (global memory space) 14
GPGPU-Sim PTX: allocating constant region for "swaprates" from 0x380 to 0x3bc (global memory space) 15
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44248_9_non_const_B_16440" from 0x80 to 0x120
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44248_16_non_const_S_176600" from 0x180 to 0x220
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44248_23_non_const_B_b_336760" from 0x280 to 0x320
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44248_32_non_const_S_b_496920" from 0x380 to 0x420
GPGPU-Sim PTX: instruction assembly for function '_Z11portfolio_bPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11portfolio_bPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z11portfolio_bPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11portfolio_bPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11portfolio_bPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11portfolio_bPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11portfolio_bPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z11portfolio_bPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x22b00 (_10.ptx:397) @!%p1 bra $Lt_3_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22be8 (_10.ptx:433) @!%p1 bra $Lt_3_9986;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x22be0 (_10.ptx:431) @%p2 bra $Lt_3_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22be8 (_10.ptx:433) @!%p1 bra $Lt_3_9986;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x22be8 (_10.ptx:433) @!%p1 bra $Lt_3_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c60 (_10.ptx:453) ld.const.s32 %r11, [Nopt];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x22c58 (_10.ptx:451) @%p3 bra $Lt_3_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22c60 (_10.ptx:453) ld.const.s32 %r11, [Nopt];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x22c78 (_10.ptx:456) @%p4 bra $Lt_3_17666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e00 (_10.ptx:515) sub.s32 %r17, %r3, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x22d48 (_10.ptx:485) @!%p5 bra $Lt_3_11778;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22db0 (_10.ptx:502) add.s32 %r14, %r14, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x22dd0 (_10.ptx:506) @%p6 bra $Lt_3_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22dd8 (_10.ptx:507) bra.uni $Lt_3_11010;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x22dd8 (_10.ptx:507) bra.uni $Lt_3_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22e00 (_10.ptx:515) sub.s32 %r17, %r3, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x22e18 (_10.ptx:518) @%p7 bra $Lt_3_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22fe0 (_10.ptx:583) mov.s32 %r22, 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x22f20 (_10.ptx:555) @%p8 bra $Lt_3_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22fa0 (_10.ptx:574) sub.s32 %r6, %r6, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x22fd8 (_10.ptx:581) @%p9 bra $Lt_3_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x22fe0 (_10.ptx:583) mov.s32 %r22, 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x22ff0 (_10.ptx:585) @!%p10 bra $Lt_3_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23098 (_10.ptx:612) mul.f32 %f10, %f10, %f3;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x23080 (_10.ptx:606) @%p11 bra $Lt_3_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23088 (_10.ptx:607) bra.uni $Lt_3_14082;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x23088 (_10.ptx:607) bra.uni $Lt_3_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23098 (_10.ptx:612) mul.f32 %f10, %f10, %f3;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x230a0 (_10.ptx:613) @!%p10 bra $Lt_3_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23158 (_10.ptx:641) mov.s32 %r14, %r1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x23150 (_10.ptx:638) @%p12 bra $Lt_3_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23158 (_10.ptx:641) mov.s32 %r14, %r1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x23168 (_10.ptx:643) @%p13 bra $Lt_3_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231d0 (_10.ptx:661) mov.f32 %f54, %f10;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x231c8 (_10.ptx:658) @%p14 bra $Lt_3_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x231d0 (_10.ptx:661) mov.f32 %f54, %f10;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11portfolio_bPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11portfolio_bPfS_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44311_27_non_const_B_01080" from 0x80 to 0x120
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44311_34_non_const_S_1601240" from 0x180 to 0x220
GPGPU-Sim PTX: instruction assembly for function '_Z9portfolioPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9portfolioPf'...
GPGPU-Sim PTX: Finding dominators for '_Z9portfolioPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9portfolioPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z9portfolioPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9portfolioPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9portfolioPf'...
GPGPU-Sim PTX: reconvergence points for _Z9portfolioPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x23210 (_10.ptx:684) @%p1 bra $Lt_4_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23310 (_10.ptx:723) cvta.local.u64 %rd3, __cuda___cuda_local_var_44311_27_non_const_B_01080;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x23308 (_10.ptx:721) @%p2 bra $Lt_4_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23310 (_10.ptx:723) cvta.local.u64 %rd3, __cuda___cuda_local_var_44311_27_non_const_B_01080;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x23338 (_10.ptx:728) @%p3 bra $Lt_4_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23450 (_10.ptx:769) mov.u32 %r13, 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23438 (_10.ptx:764) @%p5 bra $Lt_4_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23440 (_10.ptx:765) bra.uni $Lt_4_5122;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23440 (_10.ptx:765) bra.uni $Lt_4_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23450 (_10.ptx:769) mov.u32 %r13, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x23460 (_10.ptx:771) @%p6 bra $Lt_4_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23508 (_10.ptx:798) mul.f32 %f16, %f6, %f3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x234f0 (_10.ptx:792) @%p7 bra $Lt_4_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x234f8 (_10.ptx:793) bra.uni $Lt_4_6146;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x234f8 (_10.ptx:793) bra.uni $Lt_4_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23508 (_10.ptx:798) mul.f32 %f16, %f6, %f3;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9portfolioPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9portfolioPf'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44248_32_non_const_S_b_161416" from 0x0 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44248_16_non_const_S_1761576" from 0x100 to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44349_16_non_const_L2_3361736" from 0x200 to 0x3540
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44248_23_non_const_B_b_1345614856" from 0x3580 to 0x3620
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44248_9_non_const_B_1361615016" from 0x3680 to 0x3720
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44349_26_non_const_z_1377615176" from 0x3780 to 0x38c0
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44349_9_non_const_L_1409615496" from 0x3900 to 0x3a40
GPGPU-Sim PTX: instruction assembly for function '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x23560 (_10.ptx:831) @%p1 bra $Lt_5_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241c8 (_10.ptx:1310) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x236a0 (_10.ptx:873) @!%p2 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23780 (_10.ptx:911) @!%p3 bra $Lt_5_18946;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x23710 (_10.ptx:891) @%p9 bra $Lt_5_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23718 (_10.ptx:894) @!%p2 bra $Lt_5_17922;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x23718 (_10.ptx:894) @!%p2 bra $Lt_5_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23780 (_10.ptx:911) @!%p3 bra $Lt_5_18946;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x23778 (_10.ptx:909) @%p10 bra $Lt_5_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23780 (_10.ptx:911) @!%p3 bra $Lt_5_18946;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x23780 (_10.ptx:911) @!%p3 bra $Lt_5_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23990 (_10.ptx:989) @!%p6 bra $Lt_5_22018;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x237b8 (_10.ptx:921) @%p11 bra $Lt_5_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23978 (_10.ptx:984) mov.s32 %r29, %r31;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x23970 (_10.ptx:982) @%p12 bra $Lt_5_20226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23978 (_10.ptx:984) mov.s32 %r29, %r31;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x23988 (_10.ptx:986) @%p13 bra $Lt_5_19458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23990 (_10.ptx:989) @!%p6 bra $Lt_5_22018;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x23990 (_10.ptx:989) @!%p6 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23af0 (_10.ptx:1045) @!%p4 bra $Lt_5_33282;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x23a70 (_10.ptx:1023) @%p14 bra $Lt_5_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23a78 (_10.ptx:1025) @!%p6 bra $Lt_5_22018;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x23a78 (_10.ptx:1025) @!%p6 bra $Lt_5_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23af0 (_10.ptx:1045) @!%p4 bra $Lt_5_33282;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x23ae8 (_10.ptx:1043) @%p15 bra $Lt_5_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23af0 (_10.ptx:1045) @!%p4 bra $Lt_5_33282;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x23af0 (_10.ptx:1045) @!%p4 bra $Lt_5_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c40 (_10.ptx:1096) @!%p8 bra $Lt_5_24578;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x23ba0 (_10.ptx:1070) @!%p16 bra $Lt_5_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c08 (_10.ptx:1087) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x23c28 (_10.ptx:1091) @%p17 bra $Lt_5_23554;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c30 (_10.ptx:1092) bra.uni $Lt_5_23042;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x23c30 (_10.ptx:1092) bra.uni $Lt_5_23042;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23c40 (_10.ptx:1096) @!%p8 bra $Lt_5_24578;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x23c40 (_10.ptx:1096) @!%p8 bra $Lt_5_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23dd8 (_10.ptx:1155) @!%p3 bra $Lt_5_33794;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x23d38 (_10.ptx:1131) @%p18 bra $Lt_5_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23da0 (_10.ptx:1147) sub.s32 %r40, %r40, 1;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x23dd0 (_10.ptx:1153) @%p19 bra $Lt_5_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23dd8 (_10.ptx:1155) @!%p3 bra $Lt_5_33794;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x23dd8 (_10.ptx:1155) @!%p3 bra $Lt_5_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e80 (_10.ptx:1182) mul.f32 %f30, %f30, %f24;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x23e68 (_10.ptx:1176) @%p20 bra $Lt_5_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e70 (_10.ptx:1177) bra.uni $Lt_5_26114;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x23e70 (_10.ptx:1177) bra.uni $Lt_5_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23e80 (_10.ptx:1182) mul.f32 %f30, %f30, %f24;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x23e88 (_10.ptx:1183) @!%p3 bra $Lt_5_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f30 (_10.ptx:1209) mov.s32 %r46, %r10;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x23f28 (_10.ptx:1206) @%p21 bra $Lt_5_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23f30 (_10.ptx:1209) mov.s32 %r46, %r10;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x23f38 (_10.ptx:1210) @!%p5 bra $Lt_5_28162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fa0 (_10.ptx:1228) st.global.f32 [%rd5+0], %f30;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x23f98 (_10.ptx:1225) @%p22 bra $Lt_5_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x23fa0 (_10.ptx:1228) st.global.f32 [%rd5+0], %f30;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x23fb0 (_10.ptx:1231) @!%p7 bra $Lt_5_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24188 (_10.ptx:1300) ld.local.f32 %f85, [__cuda___cuda_local_var_44349_9_non_const_L_1409615496+316];
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x23fd8 (_10.ptx:1238) @%p23 bra $Lt_5_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24168 (_10.ptx:1294) sub.s32 %r57, %r57, 1;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x24160 (_10.ptx:1292) @%p24 bra $Lt_5_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24168 (_10.ptx:1294) sub.s32 %r57, %r57, 1;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x24180 (_10.ptx:1297) @%p25 bra $Lt_5_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24188 (_10.ptx:1300) ld.local.f32 %f85, [__cuda___cuda_local_var_44349_9_non_const_L_1409615496+316];
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x241c0 (_10.ptx:1307) @%p26 bra $Lt_5_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x241c8 (_10.ptx:1310) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z28Pathcalc_Portfolio_KernelGPUPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z28Pathcalc_Portfolio_KernelGPUPfS_'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44311_27_non_const_B_1615824" from 0x0 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44375_9_non_const_L_17615984" from 0x100 to 0x240
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44311_34_non_const_S_49616304" from 0x280 to 0x320
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_44375_16_non_const_z_65616464" from 0x380 to 0x4c0
GPGPU-Sim PTX: instruction assembly for function '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'...
GPGPU-Sim PTX: reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x24210 (_10.ptx:1337) @%p1 bra $Lt_6_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24818 (_10.ptx:1571) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x242e0 (_10.ptx:1365) @!%p2 bra $Lt_6_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24358 (_10.ptx:1386) @!%p3 bra $Lt_6_9986;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x24350 (_10.ptx:1383) @%p6 bra $Lt_6_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24358 (_10.ptx:1386) @!%p3 bra $Lt_6_9986;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x24358 (_10.ptx:1386) @!%p3 bra $Lt_6_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24530 (_10.ptx:1456) @!%p4 bra $Lt_6_12034;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x24390 (_10.ptx:1396) @%p7 bra $Lt_6_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24518 (_10.ptx:1451) mov.s32 %r20, %r22;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x24510 (_10.ptx:1449) @%p8 bra $Lt_6_11266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24518 (_10.ptx:1451) mov.s32 %r20, %r22;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x24528 (_10.ptx:1453) @%p9 bra $Lt_6_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24530 (_10.ptx:1456) @!%p4 bra $Lt_6_12034;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x24530 (_10.ptx:1456) @!%p4 bra $Lt_6_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24620 (_10.ptx:1493) @!%p5 bra $Lt_6_16642;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x24618 (_10.ptx:1491) @%p10 bra $Lt_6_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24620 (_10.ptx:1493) @!%p5 bra $Lt_6_16642;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x24620 (_10.ptx:1493) @!%p5 bra $Lt_6_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24738 (_10.ptx:1534) @!%p3 bra $Lt_6_16898;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x24720 (_10.ptx:1529) @%p12 bra $Lt_6_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24728 (_10.ptx:1530) bra.uni $Lt_6_13058;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x24728 (_10.ptx:1530) bra.uni $Lt_6_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24738 (_10.ptx:1534) @!%p3 bra $Lt_6_16898;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x24738 (_10.ptx:1534) @!%p3 bra $Lt_6_16898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247e0 (_10.ptx:1561) mul.f32 %f25, %f25, %f22;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x247c8 (_10.ptx:1555) @%p13 bra $Lt_6_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247d0 (_10.ptx:1556) bra.uni $Lt_6_14082;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x247d0 (_10.ptx:1556) bra.uni $Lt_6_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x247e0 (_10.ptx:1561) mul.f32 %f25, %f25, %f22;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x24810 (_10.ptx:1568) @%p14 bra $Lt_6_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24818 (_10.ptx:1571) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z29Pathcalc_Portfolio_KernelGPU2Pf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z29Pathcalc_Portfolio_KernelGPU2Pf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _10.ptx
Adding _cuobjdump_10.ptx with cubin handle 10
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_maqvFE"
Running: cat _ptx_maqvFE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_70PEvV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_70PEvV --output-file  /dev/null 2> _ptx_maqvFEinfo"
GPGPU-Sim PTX: Kernel '_Z29Pathcalc_Portfolio_KernelGPU2Pf' : regs=33, lmem=4, smem=0, cmem=508
GPGPU-Sim PTX: Kernel '_Z28Pathcalc_Portfolio_KernelGPUPfS_' : regs=41, lmem=4, smem=0, cmem=516
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_maqvFE _ptx2_70PEvV _ptx_maqvFEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z28Pathcalc_Portfolio_KernelGPUPfS_ : hostFun 0x0x445214, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b4c0; deviceAddress = N; deviceName = N
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant N (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b4c4; deviceAddress = Nmat; deviceName = Nmat
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nmat (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b4c8; deviceAddress = Nopt; deviceName = Nopt
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant Nopt (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b4e0; deviceAddress = maturities; deviceName = maturities
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant maturities (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b51c; deviceAddress = delta; deviceName = delta
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant delta (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b520; deviceAddress = swaprates; deviceName = swaprates
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 60 bytes
GPGPU-Sim PTX registering constant swaprates (60 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b560; deviceAddress = lambda; deviceName = lambda
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 320 bytes
GPGPU-Sim PTX registering constant lambda (320 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 11, filename=CONS/convolutionSeparable.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z24convolutionColumnsKernelPfS_iii : hostFun 0x0x445b15, fat_cubin_handle = 11
GPGPU-Sim PTX: allocating constant region for "c_Kernel" from 0x100 to 0x144 (global memory space) 16
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44389_35_non_const_s_Data100" from 0x1800 to 0x1e00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z21convolutionRowsKernelPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z21convolutionRowsKernelPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z21convolutionRowsKernelPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21convolutionRowsKernelPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z21convolutionRowsKernelPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21convolutionRowsKernelPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21convolutionRowsKernelPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z21convolutionRowsKernelPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x24928 (_11.ptx:100) @%p1 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24948 (_11.ptx:107) st.shared.f32 [%rd7+0], %f5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x24938 (_11.ptx:103) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24948 (_11.ptx:107) st.shared.f32 [%rd7+0], %f5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x24978 (_11.ptx:113) @%p2 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24998 (_11.ptx:120) st.shared.f32 [%rd7+320], %f6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x24988 (_11.ptx:116) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x24998 (_11.ptx:120) st.shared.f32 [%rd7+320], %f6;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21convolutionRowsKernelPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21convolutionRowsKernelPfS_iii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44469_35_non_const_s_Data1668" from 0x1800 to 0x2440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z24convolutionColumnsKernelPfS_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24convolutionColumnsKernelPfS_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z24convolutionColumnsKernelPfS_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24convolutionColumnsKernelPfS_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z24convolutionColumnsKernelPfS_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24convolutionColumnsKernelPfS_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24convolutionColumnsKernelPfS_iii'...
GPGPU-Sim PTX: reconvergence points for _Z24convolutionColumnsKernelPfS_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x251e8 (_11.ptx:414) @%p1 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25208 (_11.ptx:421) st.shared.f32 [%rd9+0], %f5;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x251f8 (_11.ptx:417) bra.uni $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25208 (_11.ptx:421) st.shared.f32 [%rd9+0], %f5;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x25238 (_11.ptx:427) @%p2 bra $Lt_1_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25278 (_11.ptx:438) st.shared.f32 [%rd9+160], %f6;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x25268 (_11.ptx:434) bra.uni $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25278 (_11.ptx:438) st.shared.f32 [%rd9+160], %f6;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24convolutionColumnsKernelPfS_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24convolutionColumnsKernelPfS_iii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _11.ptx
Adding _cuobjdump_11.ptx with cubin handle 11
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ihaWIc"
Running: cat _ptx_ihaWIc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tyveWt
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tyveWt --output-file  /dev/null 2> _ptx_ihaWIcinfo"
GPGPU-Sim PTX: Kernel '_Z24convolutionColumnsKernelPfS_iii' : regs=22, lmem=0, smem=3136, cmem=128
GPGPU-Sim PTX: Kernel '_Z21convolutionRowsKernelPfS_iii' : regs=18, lmem=0, smem=1536, cmem=128
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ihaWIc _ptx2_tyveWt _ptx_ihaWIcinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z21convolutionRowsKernelPfS_iii : hostFun 0x0x4459f1, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b6c0; deviceAddress = c_Kernel; deviceName = c_Kernel
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 68 bytes
GPGPU-Sim PTX registering constant c_Kernel (68 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 12, filename=BP/backprop_cuda.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x4469af, fat_cubin_handle = 12
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40351_34_non_const_input_node40" from 0x1800 to 0x1840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40352_34_non_const_weight_matrix104" from 0x1880 to 0x1c80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x259a8 (_12.ptx:76) @!%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x259f0 (_12.ptx:88) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x25af0 (_12.ptx:125) @!%p2 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bf0 (_12.ptx:166) ld.shared.f32 %f17, [%rd14+0];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x25b48 (_12.ptx:139) @%p3 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bc8 (_12.ptx:158) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x25be8 (_12.ptx:163) @%p4 bra $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25bf0 (_12.ptx:166) ld.shared.f32 %f17, [%rd14+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x25c08 (_12.ptx:170) @!%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25c70 (_12.ptx:186) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x25e90 (_12.ptx:275) @%p1 bra $Lt_1_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x25f60 (_12.ptx:305) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _12.ptx
Adding _cuobjdump_12.ptx with cubin handle 12
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wSZKkL"
Running: cat _ptx_wSZKkL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_HkfiJ2
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_HkfiJ2 --output-file  /dev/null 2> _ptx_wSZKkLinfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=13, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wSZKkL _ptx2_HkfiJ2 _ptx_wSZKkLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x446853, fat_cubin_handle = 12
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 13, filename=SAD/main_sad.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x447929, fat_cubin_handle = 13
GPGPU-Sim PTX: allocating shared region for "sad_loc" from 0x1800 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "sad_loc_8b" from 0x1800 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "frame_loc" from 0x1800 to 0x1820 (shared memory space)
GPGPU-Sim PTX: allocating global region for "ref" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z11mb_sad_calcPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x25fa8 (_13.ptx:77) @%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26160 (_13.ptx:137) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x26050 (_13.ptx:98) @%p2 bra $Lt_0_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26128 (_13.ptx:127) mov.u64 %rd1, frame_loc;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x26130 (_13.ptx:128) bra.uni $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26160 (_13.ptx:137) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x261f0 (_13.ptx:155) @%p3 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267d8 (_13.ptx:378) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x262e0 (_13.ptx:187) @%p6 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267d8 (_13.ptx:378) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x26758 (_13.ptx:352) @%p8 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26760 (_13.ptx:354) cvt.u64.u32 %rd13, %r97;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x267a8 (_13.ptx:366) @%p9 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267c0 (_13.ptx:372) add.u32 %r97, %r97, 3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x267d0 (_13.ptx:374) @%p10 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x267d8 (_13.ptx:378) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x267f8 (_13.ptx:382) @%p11 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269e8 (_13.ptx:452) exit;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x26870 (_13.ptx:397) @%p12 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269e8 (_13.ptx:452) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x26898 (_13.ptx:403) @%p13 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269e8 (_13.ptx:452) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x269e0 (_13.ptx:447) @%p14 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x269e8 (_13.ptx:452) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11mb_sad_calcPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z17larger_sad_calc_8Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x26a10 (_13.ptx:472) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26b38 (_13.ptx:513) cvt.s32.u32 %r27, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x26b58 (_13.ptx:517) @%p2 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26db0 (_13.ptx:605) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x26da8 (_13.ptx:602) @%p3 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26db0 (_13.ptx:605) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17larger_sad_calc_8Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z18larger_sad_calc_16Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x26dd8 (_13.ptx:624) @%p1 bra $Lt_2_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ff8 (_13.ptx:705) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x26ff0 (_13.ptx:702) @%p2 bra $Lt_2_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26ff8 (_13.ptx:705) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18larger_sad_calc_16Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _13.ptx
Adding _cuobjdump_13.ptx with cubin handle 13
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_6dQfHk"
Running: cat _ptx_6dQfHk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_JlueFC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_JlueFC --output-file  /dev/null 2> _ptx_6dQfHkinfo"
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=16, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=16, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=32, lmem=0, smem=32, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_6dQfHk _ptx2_JlueFC _ptx_6dQfHkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x44786e, fat_cubin_handle = 13
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x4477a4, fat_cubin_handle = 13
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 14, filename=LUD/cuda/lud.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x4483b8, fat_cubin_handle = 14
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46802_33_non_const_shadow16" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x273e0 (_14.ptx:201) @!%p1 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27518 (_14.ptx:248) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x273f8 (_14.ptx:204) @%p2 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274f0 (_14.ptx:241) mul.lo.u64 %rd66, %rd54, 68;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x274b0 (_14.ptx:230) @%p3 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274b8 (_14.ptx:231) bra.uni $Lt_0_8194;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x274b8 (_14.ptx:231) bra.uni $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x274f0 (_14.ptx:241) mul.lo.u64 %rd66, %rd54, 68;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x27520 (_14.ptx:249) @!%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275f8 (_14.ptx:282) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x27540 (_14.ptx:253) @%p4 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275f8 (_14.ptx:282) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x275f0 (_14.ptx:278) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x275f8 (_14.ptx:282) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x27620 (_14.ptx:287) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x27628 (_14.ptx:289) add.s32 %r47, %r1, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46844_33_non_const_peri_row1056" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46843_33_non_const_dia2080" from 0x1c00 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46845_33_non_const_peri_col3104" from 0x2000 to 0x2400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x279c8 (_14.ptx:433) @!%p1 bra $Lt_1_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28540 (_14.ptx:833) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x27f98 (_14.ptx:631) bra.uni $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28540 (_14.ptx:833) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x28548 (_14.ptx:834) @!%p1 bra $Lt_1_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x287d0 (_14.ptx:932) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x28568 (_14.ptx:840) @%p2 bra $Lt_1_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28638 (_14.ptx:870) add.s32 %r118, %r118, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x28630 (_14.ptx:868) @%p3 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28638 (_14.ptx:870) add.s32 %r118, %r118, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x28650 (_14.ptx:873) @%p4 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28658 (_14.ptx:874) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x28658 (_14.ptx:874) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x287d0 (_14.ptx:932) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x286a0 (_14.ptx:886) @%p5 bra $Lt_1_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28788 (_14.ptx:921) ld.shared.f32 %f57, [%rd169+0];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x28750 (_14.ptx:911) @%p6 bra $Lt_1_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28758 (_14.ptx:912) bra.uni $Lt_1_16642;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x28758 (_14.ptx:912) bra.uni $Lt_1_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28788 (_14.ptx:921) ld.shared.f32 %f57, [%rd169+0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x287c8 (_14.ptx:929) @%p7 bra $Lt_1_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x287d0 (_14.ptx:932) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x287d8 (_14.ptx:933) @!%p1 bra $Lt_1_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f88 (_14.ptx:1210) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x28bd0 (_14.ptx:1071) bra.uni $Lt_1_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28f88 (_14.ptx:1210) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46954_33_non_const_peri_col4144" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_46953_33_non_const_peri_row5168" from 0x1c00 to 0x2000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _14.ptx
Adding _cuobjdump_14.ptx with cubin handle 14
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_eU0uPU"
Running: cat _ptx_eU0uPU | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_viHNZc
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_viHNZc --output-file  /dev/null 2> _ptx_eU0uPUinfo"
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=14, lmem=0, smem=2048, cmem=48
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=32, lmem=0, smem=3072, cmem=68
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=23, lmem=0, smem=1024, cmem=60
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_eU0uPU _ptx2_viHNZc _ptx_eU0uPUinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x4482fd, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x448242, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 15, filename=SRAD/main_srad.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z8compresslPf : hostFun 0x0x44a8cd, fat_cubin_handle = 15
GPGPU-Sim PTX: instruction assembly for function '_Z7extractlPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7extractlPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7extractlPf'...
GPGPU-Sim PTX: reconvergence points for _Z7extractlPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x292f8 (_15.ptx:73) @%p1 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x293d8 (_15.ptx:106) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7extractlPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7extractlPf'.
GPGPU-Sim PTX: instruction assembly for function '_Z7preparelPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7preparelPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z7preparelPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x29418 (_15.ptx:129) @%p1 bra $Lt_1_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29480 (_15.ptx:146) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7preparelPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7preparelPfS_S_'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39978_32_non_const_d_psum80" from 0x1800 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39979_32_non_const_d_psum22128" from 0x2000 to 0x2800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z6reduceliiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6reduceliiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z6reduceliiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x294b8 (_15.ptx:171) @%p1 bra $Lt_2_13826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29550 (_15.ptx:193) mov.u64 %rd1, __cuda___cuda_local_var_39978_32_non_const_d_psum80;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x29588 (_15.ptx:200) @%p2 bra $Lt_2_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (_15.ptx:456) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x295b8 (_15.ptx:208) @%p3 bra $Lt_2_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29670 (_15.ptx:235) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x29690 (_15.ptx:240) @%p4 bra $Lt_2_15362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29698 (_15.ptx:241) mov.u32 %r23, 511;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x296a8 (_15.ptx:243) @%p5 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (_15.ptx:456) exit;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x29738 (_15.ptx:263) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (_15.ptx:456) exit;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x29750 (_15.ptx:267) @%p6 bra $Lt_2_19714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (_15.ptx:456) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x29780 (_15.ptx:275) @%p7 bra $Lt_2_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29838 (_15.ptx:302) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x29858 (_15.ptx:307) @%p8 bra $Lt_2_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29860 (_15.ptx:308) mov.u32 %r38, 511;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x29870 (_15.ptx:310) @%p9 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (_15.ptx:456) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x29900 (_15.ptx:330) bra.uni $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (_15.ptx:456) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x29948 (_15.ptx:344) @%p11 bra $Lt_2_19970;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29950 (_15.ptx:345) mov.u32 %r45, 2;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x29960 (_15.ptx:347) @%p12 bra $Lt_2_20482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a78 (_15.ptx:392) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x29990 (_15.ptx:356) @%p13 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a58 (_15.ptx:386) bar.sync 0;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x299a0 (_15.ptx:358) @%p14 bra $Lt_2_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a58 (_15.ptx:386) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x29a70 (_15.ptx:390) @%p15 bra $Lt_2_20994;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29a78 (_15.ptx:392) sub.s32 %r55, %r43, 1;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x29a88 (_15.ptx:394) @%p16 bra $Lt_2_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c10 (_15.ptx:456) exit;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x29ac8 (_15.ptx:403) @%p17 bra $Lt_2_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29bc8 (_15.ptx:442) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x29b88 (_15.ptx:431) @%p18 bra $Lt_2_22530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b90 (_15.ptx:432) bra.uni $Lt_2_22018;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x29b90 (_15.ptx:432) bra.uni $Lt_2_22018;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29bc8 (_15.ptx:442) ld.param.s32 %r62, [__cudaparm__Z6reduceliiPfS__d_mul];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6reduceliiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6reduceliiPfS_'.
GPGPU-Sim PTX: instruction assembly for function '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x29c70 (_15.ptx:497) @%p1 bra $Lt_3_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29c88 (_15.ptx:503) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x29ca0 (_15.ptx:506) @%p2 bra $Lt_3_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a008 (_15.ptx:632) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x29f58 (_15.ptx:600) @!%p3 bra $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f90 (_15.ptx:611) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x29f68 (_15.ptx:602) bra.uni $Lt_3_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29f90 (_15.ptx:611) ld.param.u64 %rd30, [__cudaparm__Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0__d_dN];
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2a068 (_15.ptx:672) @%p1 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a080 (_15.ptx:678) cvt.s64.s32 %rd1, %r4;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a098 (_15.ptx:681) @%p2 bra $Lt_4_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a250 (_15.ptx:740) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8compresslPf'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8compresslPf'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8compresslPf'...
GPGPU-Sim PTX: reconvergence points for _Z8compresslPf...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2a290 (_15.ptx:761) @%p1 bra $Lt_5_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a498 (_15.ptx:844) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a310 (_15.ptx:779) @%p2 bra $Lt_5_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a480 (_15.ptx:839) mov.f32 %f32, 0f437f0000;    // 255
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2a328 (_15.ptx:782) @%p3 bra $Lt_5_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a360 (_15.ptx:793) and.b32 %r15, %r6, -2139095041;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a350 (_15.ptx:788) bra.uni $Lt_5_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a360 (_15.ptx:793) and.b32 %r15, %r6, -2139095041;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2a3a0 (_15.ptx:802) @!%p4 bra $Lt_5_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a3c0 (_15.ptx:810) mov.f32 %f10, 0fbf800000;    // -1
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2a460 (_15.ptx:831) bra.uni $Lt_5_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a480 (_15.ptx:839) mov.f32 %f32, 0f437f0000;    // 255
GPGPU-Sim PTX: ... end of reconvergence points for _Z8compresslPf
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8compresslPf'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _15.ptx
Adding _cuobjdump_15.ptx with cubin handle 15
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8eczkw"
Running: cat _ptx_8eczkw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_toTlFP
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_toTlFP --output-file  /dev/null 2> _ptx_8eczkwinfo"
GPGPU-Sim PTX: Kernel '_Z8compresslPf' : regs=10, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_' : regs=19, lmem=0, smem=0, cmem=136
GPGPU-Sim PTX: Kernel '_Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_' : regs=20, lmem=0, smem=0, cmem=172
GPGPU-Sim PTX: Kernel '_Z6reduceliiPfS_' : regs=14, lmem=0, smem=4096, cmem=64
GPGPU-Sim PTX: Kernel '_Z7preparelPfS_S_' : regs=12, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: Kernel '_Z7extractlPf' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8eczkw _ptx2_toTlFP _ptx_8eczkwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z5srad2fiilPiS_S_S_PfS0_S0_S0_S0_S0_ : hostFun 0x0x44a7cb, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _Z4sradfiilPiS_S_S_PfS0_S0_S0_fS0_S0_ : hostFun 0x0x44a4e5, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _Z6reduceliiPfS_ : hostFun 0x0x44a236, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _Z7preparelPfS_S_ : hostFun 0x0x44a118, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _Z7extractlPf : hostFun 0x0x44a038, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 16, filename=FFT/fft.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14GPU_FFT_GlobaliP6float2S0_i : hostFun 0x0x44b178, fat_cubin_handle = 16
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8GPU_FFT2R6float2S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8GPU_FFT2R6float2S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10GPU_expandiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10GPU_expandiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10GPU_expandiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z10GPU_expandiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16GPU_FftIterationiiP6float2S0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16GPU_FftIterationiiP6float2S0_i" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16GPU_FftIterationiiP6float2S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16GPU_FftIterationiiP6float2S0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16GPU_FftIterationiiP6float2S0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: instruction assembly for function '_Z8GPU_FFT2R6float2S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8GPU_FFT2R6float2S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8GPU_FFT2R6float2S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8GPU_FFT2R6float2S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8GPU_FFT4R6float2S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8GPU_FFT4R6float2S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8GPU_FFT4R6float2S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8GPU_FFT4R6float2S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10GPU_expandiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding dominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: reconvergence points for _Z10GPU_expandiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10GPU_expandiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10GPU_expandiii'.
GPGPU-Sim PTX: allocating constant region for "__cudart_i2opi_f" from 0x100 to 0x118 (global memory space) 17
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_46651_10_non_const_v_320" from 0x20 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_4816" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_7644" from 0x100 to 0x11c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z16GPU_FftIterationiiP6float2S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16GPU_FftIterationiiP6float2S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2a838 (_16.ptx:233) @!%p1 bra $Lt_3_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a850 (_16.ptx:239) abs.f32 %f10, %f6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2a868 (_16.ptx:242) @!%p2 bra $Lt_3_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2abf8 (_16.ptx:393) add.s32 %r83, %r59, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2a920 (_16.ptx:273) @%p3 bra $Lt_3_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a928 (_16.ptx:275) st.local.u32 [__cuda___cuda_result_4816+24], %r23;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2a9a0 (_16.ptx:292) @%p4 bra $Lt_3_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a9f0 (_16.ptx:306) shr.u32 %r47, %r23, 30;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2aa58 (_16.ptx:323) @%p6 bra $Lt_3_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aa98 (_16.ptx:336) mov.s32 %r59, %r22;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2ab18 (_16.ptx:356) @%p8 bra $Lt_3_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ab40 (_16.ptx:365) add.u32 %r73, %r23, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2ab90 (_16.ptx:375) bra.uni $LDWendi___internal_trig_reduction_kernel_183_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2abf8 (_16.ptx:393) add.s32 %r83, %r59, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2ac28 (_16.ptx:399) @%p9 bra $Lt_3_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acb8 (_16.ptx:422) neg.f32 %f39, %f32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2ac78 (_16.ptx:410) bra.uni $Lt_3_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2acb8 (_16.ptx:422) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2ace8 (_16.ptx:430) @!%p1 bra $Lt_3_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ad00 (_16.ptx:436) abs.f32 %f42, %f40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2ad18 (_16.ptx:439) @!%p11 bra $Lt_3_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0a8 (_16.ptx:590) mov.f32 %f54, %f44;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2add0 (_16.ptx:470) @%p12 bra $Lt_3_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2add8 (_16.ptx:472) st.local.u32 [__cuda___cuda_result_7644+24], %r94;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2ae50 (_16.ptx:489) @%p13 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aea0 (_16.ptx:503) shr.u32 %r118, %r94, 30;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2af08 (_16.ptx:520) @%p15 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2af48 (_16.ptx:533) mov.s32 %r130, %r93;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2afc8 (_16.ptx:553) @%p17 bra $Lt_3_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2aff0 (_16.ptx:562) add.u32 %r144, %r94, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2b040 (_16.ptx:572) bra.uni $LDWendi___internal_trig_reduction_kernel_183_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0a8 (_16.ptx:590) mov.f32 %f54, %f44;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2b0d0 (_16.ptx:595) @%p18 bra $Lt_3_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b160 (_16.ptx:618) neg.f32 %f71, %f64;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2b120 (_16.ptx:606) bra.uni $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b160 (_16.ptx:618) neg.f32 %f71, %f64;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2b198 (_16.ptx:625) @!%p20 bra $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b1b0 (_16.ptx:631) mul.f32 %f74, %f3, %f64;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2b208 (_16.ptx:642) @%p21 bra $Lt_3_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b210 (_16.ptx:644) ld.local.f32 %f79, [__cuda___cuda_local_var_46651_10_non_const_v_320+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z16GPU_FftIterationiiP6float2S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16GPU_FftIterationiiP6float2S0_i'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_46651_10_non_const_v_32104" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_48120" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_76148" from 0x100 to 0x11c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14GPU_FFT_GlobaliP6float2S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z14GPU_FFT_GlobaliP6float2S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2b420 (_16.ptx:739) @!%p1 bra $Lt_4_21762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b438 (_16.ptx:745) abs.f32 %f10, %f6;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2b450 (_16.ptx:748) @!%p2 bra $Lt_4_22274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b7e0 (_16.ptx:899) add.s32 %r82, %r58, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2b508 (_16.ptx:779) @%p3 bra $Lt_4_23298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b510 (_16.ptx:781) st.local.u32 [__cuda___cuda_result_48120+24], %r22;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2b588 (_16.ptx:798) @%p4 bra $Lt_4_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b5d8 (_16.ptx:812) shr.u32 %r46, %r22, 30;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2b640 (_16.ptx:829) @%p6 bra $Lt_4_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b680 (_16.ptx:842) mov.s32 %r58, %r21;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2b700 (_16.ptx:862) @%p8 bra $Lt_4_24834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b728 (_16.ptx:871) add.u32 %r72, %r22, 1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2b778 (_16.ptx:881) bra.uni $LDWendi___internal_trig_reduction_kernel_184_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b7e0 (_16.ptx:899) add.s32 %r82, %r58, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2b810 (_16.ptx:905) @%p9 bra $Lt_4_25602;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8a0 (_16.ptx:928) neg.f32 %f39, %f32;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b860 (_16.ptx:916) bra.uni $Lt_4_25346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8a0 (_16.ptx:928) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8d0 (_16.ptx:936) @!%p1 bra $Lt_4_25858;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8e8 (_16.ptx:942) abs.f32 %f42, %f40;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2b900 (_16.ptx:945) @!%p11 bra $Lt_4_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc90 (_16.ptx:1096) mov.f32 %f54, %f44;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2b9b8 (_16.ptx:976) @%p12 bra $Lt_4_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b9c0 (_16.ptx:978) st.local.u32 [__cuda___cuda_result_76148+24], %r93;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2ba38 (_16.ptx:995) @%p13 bra $Lt_4_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ba88 (_16.ptx:1009) shr.u32 %r117, %r93, 30;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2baf0 (_16.ptx:1026) @%p15 bra $Lt_4_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb30 (_16.ptx:1039) mov.s32 %r129, %r92;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2bbb0 (_16.ptx:1059) @%p17 bra $Lt_4_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bbd8 (_16.ptx:1068) add.u32 %r143, %r93, 1;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2bc28 (_16.ptx:1078) bra.uni $LDWendi___internal_trig_reduction_kernel_184_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bc90 (_16.ptx:1096) mov.f32 %f54, %f44;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2bcb8 (_16.ptx:1101) @%p18 bra $Lt_4_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd48 (_16.ptx:1124) neg.f32 %f71, %f64;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2bd08 (_16.ptx:1112) bra.uni $Lt_4_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd48 (_16.ptx:1124) neg.f32 %f71, %f64;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2bd80 (_16.ptx:1131) @!%p20 bra $Lt_4_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bd98 (_16.ptx:1137) mul.f32 %f74, %f3, %f64;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2bdf8 (_16.ptx:1149) @%p21 bra $Lt_4_21506;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2be00 (_16.ptx:1151) ld.local.f32 %f79, [__cuda___cuda_local_var_46651_10_non_const_v_32104+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14GPU_FFT_GlobaliP6float2S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14GPU_FFT_GlobaliP6float2S0_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _16.ptx
Adding _cuobjdump_16.ptx with cubin handle 16
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wcGFma"
Running: cat _ptx_wcGFma | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1BY03u
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1BY03u --output-file  /dev/null 2> _ptx_wcGFmainfo"
GPGPU-Sim PTX: Kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' : regs=26, lmem=4, smem=0, cmem=132
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wcGFma _ptx2_1BY03u _ptx_wcGFmainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 17, filename=LPS/laplace3d.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x44c576, fat_cubin_handle = 17
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_33558_33_non_const_u132" from 0x1800 to 0x2190 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2bf38 (_17.ptx:82) @!%p1 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c108 (_17.ptx:154) add.s32 %r57, %r37, %r12;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2bf58 (_17.ptx:86) @%p2 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bff8 (_17.ptx:113) add.s32 %r30, %r16, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2bf78 (_17.ptx:92) bra.uni $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bff8 (_17.ptx:113) add.s32 %r30, %r16, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c0d8 (_17.ptx:145) bra.uni $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c108 (_17.ptx:154) add.s32 %r57, %r37, %r12;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2c168 (_17.ptx:166) @%p5 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c1e0 (_17.ptx:183) mov.u64 %rd1, __cuda___cuda_local_var_33558_33_non_const_u132;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c1f8 (_17.ptx:186) @!%p6 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c258 (_17.ptx:200) ld.param.s32 %r73, [__cudaparm__Z13GPU_laplace3diiiiPfS__NZ];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2c270 (_17.ptx:203) @%p7 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c5b0 (_17.ptx:335) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c2e0 (_17.ptx:219) @%p8 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c378 (_17.ptx:245) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2c340 (_17.ptx:235) @%p9 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c378 (_17.ptx:245) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2c378 (_17.ptx:245) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c420 (_17.ptx:273) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2c3e8 (_17.ptx:262) @%p10 bra $Lt_0_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c420 (_17.ptx:273) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2c438 (_17.ptx:276) @%p11 bra $Lt_0_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c590 (_17.ptx:329) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2c450 (_17.ptx:280) @%p12 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c560 (_17.ptx:321) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x2c460 (_17.ptx:282) @%p13 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c560 (_17.ptx:321) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x2c478 (_17.ptx:285) @%p14 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c560 (_17.ptx:321) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x2c488 (_17.ptx:287) @%p15 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c560 (_17.ptx:321) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x2c4a0 (_17.ptx:290) @%p16 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c560 (_17.ptx:321) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x2c4b0 (_17.ptx:292) @%p17 bra $L_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c560 (_17.ptx:321) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x2c4d8 (_17.ptx:300) bra.uni $L_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c560 (_17.ptx:321) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x2c5a8 (_17.ptx:332) @%p18 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c5b0 (_17.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _17.ptx
Adding _cuobjdump_17.ptx with cubin handle 17
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ImIOYP"
Running: cat _ptx_ImIOYP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lbtDTa
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lbtDTa --output-file  /dev/null 2> _ptx_ImIOYPinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=2448, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ImIOYP _ptx2_lbtDTa _ptx_ImIOYPinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 18, filename=FWT/fastWalshTransform.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14modulateKernelPfS_i : hostFun 0x0x44d161, fat_cubin_handle = 18
GPGPU-Sim PTX: allocating shared region for "s_data" from 0x1800 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15fwtBatch1KernelPfS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15fwtBatch1KernelPfS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z15fwtBatch1KernelPfS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15fwtBatch1KernelPfS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z15fwtBatch1KernelPfS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15fwtBatch1KernelPfS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15fwtBatch1KernelPfS_i'...
GPGPU-Sim PTX: reconvergence points for _Z15fwtBatch1KernelPfS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2c5e0 (_18.ptx:69) @!%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c690 (_18.ptx:95) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2c688 (_18.ptx:93) @%p2 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c690 (_18.ptx:95) mov.u64 %rd1, s_data;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2c6b8 (_18.ptx:101) @%p3 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c808 (_18.ptx:155) and.b32 %r20, %r3, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2c800 (_18.ptx:153) @%p4 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c808 (_18.ptx:155) and.b32 %r20, %r3, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2c820 (_18.ptx:158) @%p5 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8e0 (_18.ptx:193) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2c868 (_18.ptx:169) @%p6 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8e0 (_18.ptx:193) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2c8d8 (_18.ptx:189) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8e0 (_18.ptx:193) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c8f0 (_18.ptx:196) @!%p1 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c998 (_18.ptx:222) exit;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2c990 (_18.ptx:219) @%p8 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c998 (_18.ptx:222) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15fwtBatch1KernelPfS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15fwtBatch1KernelPfS_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z15fwtBatch2KernelPfS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15fwtBatch2KernelPfS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z15fwtBatch2KernelPfS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15fwtBatch2KernelPfS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z15fwtBatch2KernelPfS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15fwtBatch2KernelPfS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15fwtBatch2KernelPfS_i'...
GPGPU-Sim PTX: reconvergence points for _Z15fwtBatch2KernelPfS_i...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15fwtBatch2KernelPfS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15fwtBatch2KernelPfS_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z14modulateKernelPfS_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14modulateKernelPfS_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14modulateKernelPfS_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14modulateKernelPfS_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14modulateKernelPfS_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14modulateKernelPfS_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14modulateKernelPfS_i'...
GPGPU-Sim PTX: reconvergence points for _Z14modulateKernelPfS_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2cbb0 (_18.ptx:326) @%p1 bra $Lt_2_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc68 (_18.ptx:354) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2cc60 (_18.ptx:351) @%p2 bra $Lt_2_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cc68 (_18.ptx:354) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14modulateKernelPfS_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14modulateKernelPfS_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _18.ptx
Adding _cuobjdump_18.ptx with cubin handle 18
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_qW0kXv"
Running: cat _ptx_qW0kXv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1wS30Q
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1wS30Q --output-file  /dev/null 2> _ptx_qW0kXvinfo"
GPGPU-Sim PTX: Kernel '_Z14modulateKernelPfS_i' : regs=14, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z15fwtBatch2KernelPfS_i' : regs=21, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z15fwtBatch1KernelPfS_i' : regs=14, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_qW0kXv _ptx2_1wS30Q _ptx_qW0kXvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15fwtBatch2KernelPfS_i : hostFun 0x0x44d0a2, fat_cubin_handle = 18
GPGPU-Sim PTX: __cudaRegisterFunction _Z15fwtBatch1KernelPfS_i : hostFun 0x0x44cfe3, fat_cubin_handle = 18
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 19, filename=NN/NN.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x44ecae, fat_cubin_handle = 19
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x100 to 0x164 (global memory space) 18
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2cd70 (_19.ptx:100) @%p1 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cd78 (_19.ptx:102) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2cdb8 (_19.ptx:110) @!%p2 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf18 (_19.ptx:162) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2cea0 (_19.ptx:142) bra.uni $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2cf18 (_19.ptx:162) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x180 to 0x1e4 (global memory space) 19
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2d110 (_19.ptx:251) @%p1 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d118 (_19.ptx:253) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d158 (_19.ptx:261) @!%p2 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d2b8 (_19.ptx:313) cvt.f64.f32 %fd5, %f44;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2d240 (_19.ptx:293) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d2b8 (_19.ptx:313) cvt.f64.f32 %fd5, %f44;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2d3f8 (_19.ptx:373) @%p1 bra $Lt_2_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d400 (_19.ptx:375) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d440 (_19.ptx:383) @!%p2 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d5a0 (_19.ptx:435) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2d528 (_19.ptx:415) bra.uni $Lt_2_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d5a0 (_19.ptx:435) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2d6c0 (_19.ptx:491) @%p1 bra $Lt_3_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d6c8 (_19.ptx:493) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2d708 (_19.ptx:501) @!%p2 bra $Lt_3_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d868 (_19.ptx:553) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2d7f0 (_19.ptx:533) bra.uni $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d868 (_19.ptx:553) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _19.ptx
Adding _cuobjdump_19.ptx with cubin handle 19
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EIeG4c"
Running: cat _ptx_EIeG4c | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7F9j8y
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7F9j8y --output-file  /dev/null 2> _ptx_EIeG4cinfo"
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=12, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=12, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=22, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=17, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EIeG4c _ptx2_7F9j8y _ptx_EIeG4cinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x44ebec, fat_cubin_handle = 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x44eb2a, fat_cubin_handle = 19
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x44ea68, fat_cubin_handle = 19
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b8c0; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80b940; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 20, filename=NW/needle.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_2PiS_S_iiii : hostFun 0x0x44f7c8, fat_cubin_handle = 20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z7maximumiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z7maximumiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z7maximumiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z7maximumiii" from 0xc to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z7maximumiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7maximumiii'...
GPGPU-Sim PTX: Finding dominators for '_Z7maximumiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7maximumiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z7maximumiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7maximumiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7maximumiii'...
GPGPU-Sim PTX: reconvergence points for _Z7maximumiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z7maximumiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7maximumiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40249_31_non_const_temp40" from 0x1800 to 0x1c84 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40250_31_non_const_ref1196" from 0x1d00 to 0x2100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_1PiS_S_iiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_1PiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2d9a8 (_20.ptx:106) @%p1 bra $Lt_1_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d9d8 (_20.ptx:114) mov.u64 %rd9, __cuda___cuda_local_var_40250_31_non_const_ref1196;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2de08 (_20.ptx:256) @%p2 bra $Lt_1_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dec8 (_20.ptx:283) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2dee8 (_20.ptx:287) @%p5 bra $Lt_1_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2def0 (_20.ptx:288) mov.s32 %r77, 14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2df00 (_20.ptx:292) @%p6 bra $Lt_1_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2dfd8 (_20.ptx:322) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2dff8 (_20.ptx:326) @%p9 bra $Lt_1_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e000 (_20.ptx:328) ld.shared.s32 %r92, [%rd64+72];
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_1PiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_1PiS_S_iiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40334_31_non_const_ref2264" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40333_31_non_const_temp3288" from 0x1c00 to 0x2084 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20needle_cuda_shared_2PiS_S_iiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding dominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_S_iiii'...
GPGPU-Sim PTX: reconvergence points for _Z20needle_cuda_shared_2PiS_S_iiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e5c0 (_20.ptx:534) @%p1 bra $Lt_2_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e5f0 (_20.ptx:543) add.s32 %r62, %r12, %r9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2e680 (_20.ptx:566) @%p2 bra $Lt_2_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e740 (_20.ptx:593) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2e760 (_20.ptx:597) @%p5 bra $Lt_2_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e768 (_20.ptx:598) mov.s32 %r80, 14;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2e778 (_20.ptx:602) @%p6 bra $Lt_2_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e850 (_20.ptx:632) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2e870 (_20.ptx:636) @%p9 bra $Lt_2_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e878 (_20.ptx:638) ld.shared.s32 %r95, [%rd64+72];
GPGPU-Sim PTX: ... end of reconvergence points for _Z20needle_cuda_shared_2PiS_S_iiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20needle_cuda_shared_2PiS_S_iiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _20.ptx
Adding _cuobjdump_20.ptx with cubin handle 20
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8vHqqV"
Running: cat _ptx_8vHqqV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fzDyIh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fzDyIh --output-file  /dev/null 2> _ptx_8vHqqVinfo"
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_2PiS_S_iiii' : regs=47, lmem=0, smem=2180, cmem=72
GPGPU-Sim PTX: Kernel '_Z20needle_cuda_shared_1PiS_S_iiii' : regs=47, lmem=0, smem=2180, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8vHqqV _ptx2_fzDyIh _ptx_8vHqqVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z20needle_cuda_shared_1PiS_S_iiii : hostFun 0x0x44f643, fat_cubin_handle = 20
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 21, filename=SCP/scalarProd.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x45001a, fat_cubin_handle = 21
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44279_35_non_const_accumResult32" from 0x1800 to 0x2800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2ea20 (_21.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ed08 (_21.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2ea68 (_21.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ebd8 (_21.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x2eae0 (_21.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ebb0 (_21.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2eb98 (_21.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2eba0 (_21.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2eba0 (_21.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ebb0 (_21.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2ebd0 (_21.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ebd8 (_21.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2ebf0 (_21.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec98 (_21.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2ec90 (_21.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ec98 (_21.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2ecb0 (_21.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ecb8 (_21.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2ecb8 (_21.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ecf0 (_21.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2ed00 (_21.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2ed08 (_21.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _21.ptx
Adding _cuobjdump_21.ptx with cubin handle 21
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_EChceE"
Running: cat _ptx_EChceE | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_PF6QJ0
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_PF6QJ0 --output-file  /dev/null 2> _ptx_EChceEinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_EChceE _ptx2_PF6QJ0 _ptx_EChceEinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 22, filename=JPEG/dct8x8.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x451190, fat_cubin_handle = 22
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x100 to 0x104 (global memory space) 20
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x104 to 0x108 (global memory space) 21
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x108 to 0x10c (global memory space) 22
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x10c to 0x110 (global memory space) 23
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x110 to 0x114 (global memory space) 24
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x114 to 0x118 (global memory space) 25
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x118 to 0x11c (global memory space) 26
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x11c to 0x120 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x1800 to 0x1900 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x1900 to 0x1a00 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 27
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44827_32_non_const_block572" from 0x1a00 to 0x2240 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44957_32_non_const_block2700" from 0x1a00 to 0x2240 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45490_32_non_const_block4828" from 0x1a00 to 0x2280 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x318e0 (_22.ptx:1861) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x319b8 (_22.ptx:1906) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x321e0 (_22.ptx:2208) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x322b0 (_22.ptx:2250) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_45632_32_non_const_block7020" from 0x1a00 to 0x2280 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x323a0 (_22.ptx:2295) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32478 (_22.ptx:2340) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x32c98 (_22.ptx:2642) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32d68 (_22.ptx:2684) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 28
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x32e98 (_22.ptx:2740) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32ea8 (_22.ptx:2745) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x32f90 (_22.ptx:2789) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32fd8 (_22.ptx:2806) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x32fb8 (_22.ptx:2797) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x32fd8 (_22.ptx:2806) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _22.ptx
Adding _cuobjdump_22.ptx with cubin handle 22
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2xnC7n"
Running: cat _ptx_2xnC7n | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_fH5qvL
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_fH5qvL --output-file  /dev/null 2> _ptx_2xnC7ninfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=12, lmem=0, smem=0, cmem=468
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=17, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2xnC7n _ptx2_fH5qvL _ptx_2xnC7ninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x451100, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x451070, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x450fe0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x450f50, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x450ec0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x450e1e, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x450d32, fat_cubin_handle = 22
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80ba80; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80bd80; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80bd84; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80bd88; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80bd8c; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80bd90; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80bd94; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80bd98; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x80bda0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 23, filename=BFS2/bfs.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x452252, fat_cubin_handle = 23
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33028 (_23.ptx:73) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x331b8 (_23.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33060 (_23.ptx:80) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x331b8 (_23.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x330b8 (_23.ptx:93) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x331b8 (_23.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x33118 (_23.ptx:108) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33198 (_23.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x331b0 (_23.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x331b8 (_23.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x331f0 (_23.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33298 (_23.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33228 (_23.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33298 (_23.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _23.ptx
Adding _cuobjdump_23.ptx with cubin handle 23
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_AaZF99"
Running: cat _ptx_AaZF99 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_TaWVNy
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_TaWVNy --output-file  /dev/null 2> _ptx_AaZF99info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_AaZF99 _ptx2_TaWVNy _ptx_AaZF99info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x452116, fat_cubin_handle = 23
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 24, filename=GUPS/CudaRandomAccess.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z18RandomAccessUpdateyPyS_ : hostFun 0x0x453011, fat_cubin_handle = 24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z_intrinsic_atom_global_xor_nf_i64" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z_intrinsic_atom_global_xor_nf_i64" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z_intrinsic_atom_global_xor_nf_i64'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding dominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding postdominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: reconvergence points for _Z_intrinsic_atom_global_xor_nf_i64...
GPGPU-Sim PTX: ... end of reconvergence points for _Z_intrinsic_atom_global_xor_nf_i64
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z_intrinsic_atom_global_xor_nf_i64'.
GPGPU-Sim PTX: instruction assembly for function '_Z18RandomAccessUpdateyPyS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding dominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: reconvergence points for _Z18RandomAccessUpdateyPyS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33380 (_24.ptx:105) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33450 (_24.ptx:137) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33448 (_24.ptx:134) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33450 (_24.ptx:137) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18RandomAccessUpdateyPyS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18RandomAccessUpdateyPyS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _24.ptx
Adding _cuobjdump_24.ptx with cubin handle 24
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WYEFBX"
Running: cat _ptx_WYEFBX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_FKlqpm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_FKlqpm --output-file  /dev/null 2> _ptx_WYEFBXinfo"
GPGPU-Sim PTX: Kernel '_Z18RandomAccessUpdateyPyS_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WYEFBX _ptx2_FKlqpm _ptx_WYEFBXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 25, filename=HISTO/histogram256.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z23mergeHistogram256KernelPjS_j : hostFun 0x0x4536f0, fat_cubin_handle = 25
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44359_34_non_const_s_Hist20" from 0x1800 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18histogram256KernelPjS_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18histogram256KernelPjS_j'...
GPGPU-Sim PTX: Finding dominators for '_Z18histogram256KernelPjS_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18histogram256KernelPjS_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z18histogram256KernelPjS_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18histogram256KernelPjS_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18histogram256KernelPjS_j'...
GPGPU-Sim PTX: reconvergence points for _Z18histogram256KernelPjS_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33540 (_25.ptx:94) @%p1 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33770 (_25.ptx:174) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33618 (_25.ptx:126) @%p2 bra $Lt_0_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33620 (_25.ptx:127) shl.b32 %r28, %r21, 16;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x33680 (_25.ptx:140) @%p3 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33688 (_25.ptx:141) shl.b32 %r35, %r21, 8;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x336e8 (_25.ptx:154) @%p4 bra $Lt_0_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x336f0 (_25.ptx:155) shr.u32 %r42, %r21, 24;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x33748 (_25.ptx:167) @%p5 bra $Lt_0_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33750 (_25.ptx:168) add.u32 %r14, %r19, %r14;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x33768 (_25.ptx:171) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33770 (_25.ptx:174) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x33790 (_25.ptx:179) @%p7 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338e8 (_25.ptx:227) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x338e0 (_25.ptx:224) @%p9 bra $Lt_0_12034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338e8 (_25.ptx:227) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18histogram256KernelPjS_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18histogram256KernelPjS_j'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44405_34_non_const_data6188" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23mergeHistogram256KernelPjS_j'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z23mergeHistogram256KernelPjS_j'...
GPGPU-Sim PTX: Finding dominators for '_Z23mergeHistogram256KernelPjS_j'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z23mergeHistogram256KernelPjS_j'...
GPGPU-Sim PTX: Finding postdominators for '_Z23mergeHistogram256KernelPjS_j'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z23mergeHistogram256KernelPjS_j'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z23mergeHistogram256KernelPjS_j'...
GPGPU-Sim PTX: reconvergence points for _Z23mergeHistogram256KernelPjS_j...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33908 (_25.ptx:246) @%p1 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x339e0 (_25.ptx:278) mov.u64 %rd6, __cuda___cuda_local_var_44405_34_non_const_data6188;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x339c8 (_25.ptx:273) @%p2 bra $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x339d0 (_25.ptx:274) bra.uni $Lt_1_3842;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x339d0 (_25.ptx:274) bra.uni $Lt_1_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x339e0 (_25.ptx:278) mov.u64 %rd6, __cuda___cuda_local_var_44405_34_non_const_data6188;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x33a20 (_25.ptx:290) @%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a68 (_25.ptx:302) shr.u32 %r17, %r17, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x33a80 (_25.ptx:305) @%p4 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a88 (_25.ptx:306) mov.u32 %r23, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x33a98 (_25.ptx:308) @%p5 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33ad8 (_25.ptx:319) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z23mergeHistogram256KernelPjS_j
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z23mergeHistogram256KernelPjS_j'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _25.ptx
Adding _cuobjdump_25.ptx with cubin handle 25
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wSYkmL"
Running: cat _ptx_wSYkmL | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Tltgja
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Tltgja --output-file  /dev/null 2> _ptx_wSYkmLinfo"
GPGPU-Sim PTX: Kernel '_Z23mergeHistogram256KernelPjS_j' : regs=14, lmem=0, smem=1024, cmem=52
GPGPU-Sim PTX: Kernel '_Z18histogram256KernelPjS_j' : regs=18, lmem=0, smem=6144, cmem=52
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wSYkmL _ptx2_Tltgja _ptx_wSYkmLinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18histogram256KernelPjS_j : hostFun 0x0x453631, fat_cubin_handle = 25
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 26, filename=3DS/threeDS.cu
GPGPU-Sim PTX: __cudaRegisterFunction stencil_3D_order8 : hostFun 0x0x454408, fat_cubin_handle = 26
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44282_32_non_const_s_data40" from 0x1800 to 0x2a00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function 'stencil_3D_order8'...   done.
GPGPU-Sim PTX: finding reconvergence points for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding dominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding immediate dominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding postdominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding immediate postdominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: pre-decoding instructions for 'stencil_3D_order8'...
GPGPU-Sim PTX: reconvergence points for stencil_3D_order8...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x33cb8 (_26.ptx:134) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34110 (_26.ptx:296) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x33e68 (_26.ptx:200) @!%p2 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33f00 (_26.ptx:222) @!%p3 bra $Lt_0_4098;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x33f00 (_26.ptx:222) @!%p3 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33f50 (_26.ptx:236) st.shared.f32 [%rd32+1568], %f4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x34108 (_26.ptx:293) @%p4 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34110 (_26.ptx:296) exit;
GPGPU-Sim PTX: ... end of reconvergence points for stencil_3D_order8
GPGPU-Sim PTX: ... done pre-decoding instructions for 'stencil_3D_order8'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _26.ptx
Adding _cuobjdump_26.ptx with cubin handle 26
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_imJIpz"
Running: cat _ptx_imJIpz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3O6bwY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3O6bwY --output-file  /dev/null 2> _ptx_imJIpzinfo"
GPGPU-Sim PTX: Kernel 'stencil_3D_order8' : regs=31, lmem=0, smem=4608, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_imJIpz _ptx2_3O6bwY _ptx_imJIpzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 27, filename=MM/mm.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z9mysgemmNTPKfiS0_iPfiiff : hostFun 0x0x454d54, fat_cubin_handle = 27
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_76857_35_non_const_b_s56" from 0x1800 to 0x1a00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z9mysgemmNTPKfiS0_iPfiiff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: Finding dominators for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: Finding postdominators for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9mysgemmNTPKfiS0_iPfiiff'...
GPGPU-Sim PTX: reconvergence points for _Z9mysgemmNTPKfiS0_iPfiiff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x34278 (_27.ptx:115) @%p1 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34630 (_27.ptx:245) ld.param.s32 %r33, [__cudaparm__Z9mysgemmNTPKfiS0_iPfiiff_ldc];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x345f8 (_27.ptx:235) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34600 (_27.ptx:237) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x34628 (_27.ptx:242) @%p3 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34630 (_27.ptx:245) ld.param.s32 %r33, [__cudaparm__Z9mysgemmNTPKfiS0_iPfiiff_ldc];
GPGPU-Sim PTX: ... end of reconvergence points for _Z9mysgemmNTPKfiS0_iPfiiff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9mysgemmNTPKfiS0_iPfiiff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _27.ptx
Adding _cuobjdump_27.ptx with cubin handle 27
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2WtHLn"
Running: cat _ptx_2WtHLn | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_n8Rd1M
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_n8Rd1M --output-file  /dev/null 2> _ptx_2WtHLninfo"
GPGPU-Sim PTX: Kernel '_Z9mysgemmNTPKfiS0_iPfiiff' : regs=41, lmem=0, smem=512, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2WtHLn _ptx2_n8Rd1M _ptx_2WtHLninfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 28, filename=HS/hotspot.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x4560f4, fat_cubin_handle = 28
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44350_39_non_const_temp_on_cuda72" from 0x1800 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44351_39_non_const_power_on_cuda1096" from 0x1c00 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_44352_39_non_const_temp_t2120" from 0x2000 to 0x2400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x34bb8 (_28.ptx:91) @%p1 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34cf0 (_28.ptx:134) mov.u64 %rd1, __cuda___cuda_local_var_44350_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x34bd8 (_28.ptx:95) @%p2 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34cf0 (_28.ptx:134) mov.u64 %rd1, __cuda___cuda_local_var_44350_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x34c20 (_28.ptx:104) @%p3 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34cf0 (_28.ptx:134) mov.u64 %rd1, __cuda___cuda_local_var_44350_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x34c40 (_28.ptx:108) @%p4 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34cf0 (_28.ptx:134) mov.u64 %rd1, __cuda___cuda_local_var_44350_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x34d18 (_28.ptx:140) @%p5 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35208 (_28.ptx:315) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x34ee0 (_28.ptx:200) @%p10 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35120 (_28.ptx:277) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x34f00 (_28.ptx:204) @%p11 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35120 (_28.ptx:277) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x34f10 (_28.ptx:206) @%p12 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35120 (_28.ptx:277) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x34f20 (_28.ptx:208) @%p13 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35120 (_28.ptx:277) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x34f30 (_28.ptx:210) @%p14 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35120 (_28.ptx:277) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x34f40 (_28.ptx:212) @%p15 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35120 (_28.ptx:277) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x34f50 (_28.ptx:214) @%p16 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35120 (_28.ptx:277) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x34f60 (_28.ptx:216) @%p17 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35120 (_28.ptx:277) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x35130 (_28.ptx:280) @%p18 bra $Lt_0_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35208 (_28.ptx:315) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x35158 (_28.ptx:285) @!%p19 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x351a8 (_28.ptx:298) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x351c0 (_28.ptx:302) @%p23 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35208 (_28.ptx:315) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x351c8 (_28.ptx:303) bra.uni $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35208 (_28.ptx:315) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x351f0 (_28.ptx:309) bra.uni $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x35208 (_28.ptx:315) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x35208 (_28.ptx:315) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x352b8 (_28.ptx:340) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _28.ptx
Adding _cuobjdump_28.ptx with cubin handle 28
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_2Ij3Uc"
Running: cat _ptx_2Ij3Uc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_N9CTOC
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_N9CTOC --output-file  /dev/null 2> _ptx_2Ij3Ucinfo"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=35, lmem=0, smem=3072, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_2Ij3Uc _ptx2_N9CTOC _ptx_2Ij3Ucinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 29, filename=BLK/BlackScholes.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z15BlackScholesGPUPfS_S_S_S_ffi : hostFun 0x0x456ce0, fat_cubin_handle = 29
GPGPU-Sim PTX: instruction assembly for function '_Z15BlackScholesGPUPfS_S_S_S_ffi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding dominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: reconvergence points for _Z15BlackScholesGPUPfS_S_S_S_ffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x35300 (_29.ptx:76) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x356b8 (_29.ptx:200) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x356b0 (_29.ptx:197) @%p4 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x356b8 (_29.ptx:200) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15BlackScholesGPUPfS_S_S_S_ffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15BlackScholesGPUPfS_S_S_S_ffi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _29.ptx
Adding _cuobjdump_29.ptx with cubin handle 29
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ywBaU2"
Running: cat _ptx_ywBaU2 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_RewsZs
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_RewsZs --output-file  /dev/null 2> _ptx_ywBaU2info"
GPGPU-Sim PTX: Kernel '_Z15BlackScholesGPUPfS_S_S_S_ffi' : regs=31, lmem=0, smem=0, cmem=128
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ywBaU2 _ptx2_RewsZs _ptx_ywBaU2info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: cudaStreamCreate
123123
Launch code in main.cu:launching a new benchmark, appID = (null)
Registering index 0 as appID 787979
Virtual memory stats for ID 787979
2097152 non-continuous bytes used / 2097152 continuous bytes used
Physical memory stats
0 reserved regions (-nan% utilized)
0 compacted regions (-nan% utilized)
0 total pages freed / 512 total pages allocated
1 huge pages / 1 eligible regions
malloc returning pointer 0x8000000080000000
translate test for VA 0x8000000080000000(appID 787979): 0
Initializing GPGPU-sim performance simulator
Initializing GPGPU-sim
GPGPU-sim INIT routine: Creating app 0, app name = stream0.txt
Creating app for appID 787979
Done initializing memory stats in GPGPU-sim. Initializing shader stats
Done initializing shader stat. Initializing shared TLB
Initializing Shared TLB
Initializing promoted page list inside the shared TLB for appID = 787979
Setting L2 TLB for the MMU at address = 74017940
Done initializing shared TLB
Virtual memory stats for ID 787979
4194304 non-continuous bytes used / 4194304 continuous bytes used
Physical memory stats
0 reserved regions (-nan% utilized)
0 compacted regions (-nan% utilized)
0 total pages freed / 1024 total pages allocated
2 huge pages / 2 eligible regions
malloc returning pointer 0x8000000080200000
translate test for VA 0x8000000080200000(appID 787979): 0x200000
Initializing Zero level TLB
Assigned Shared TLB at 74017940
Setting L1 TLB pointer for the shared TLB for SM 0
Initializing Zero level TLB
Assigned Shared TLB at 74017940
Setting L1 TLB pointer for the shared TLB for SM 1
Initializing Zero level TLB
Assigned Shared TLB at 74017940
Setting L1 TLB pointer for the shared TLB for SM 2
Initializing Zero level TLB
Assigned Shared TLB at 74017940
Setting L1 TLB pointer for the shared TLB for SM 3
Initializing Zero level TLB
Assigned Shared TLB at 74017940
Setting L1 TLB pointer for the shared TLB for SM 4
Setting DRAM interface in the MMU for channel id 0
Setting DRAM interface in the MMU for channel id 1
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 5
GPGPU-Sim uArch:    0   1
GPGPU-Sim uArch:    2   3
GPGPU-Sim uArch:    4   5
GPGPU-Sim uArch:    6
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 5
GPGPU-Sim uArch:    0   1
GPGPU-Sim uArch:    2   3
GPGPU-Sim uArch:    4   5
GPGPU-Sim uArch:    6
Setting the MMU object as ready
GPGPU-Sim uArch: performance model initialization complete.

GPGPU-Sim PTX: cudaLaunch for 0x0x44b178 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' to stream 0, gridDim= (1024,1,1) blockDim = (128,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x44b178 (mode=performance simulation) on stream 0
kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' transfer to GPU hardware scheduler
Launching GPGPU-sim for kernel _Z14GPU_FFT_GlobaliP6float2S0_i 
GPGPU-sim: Launching Kernel _Z14GPU_FFT_GlobaliP6float2S0_i : n = 0. Running kernel size = 8GPGPU-Sim PTX: pushing kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' to stream 0, gridDim= (1024,1,1) blockDim = (128,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x44b178 (mode=performance simulation) on stream 0
Resetting epoch statistics at cycle 0
GPGPU-Sim PTX: pushing kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' to stream 0, gridDim= (1024,1,1) blockDim = (128,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x44b178 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' to stream 0, gridDim= (1024,1,1) blockDim = (128,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x44b178 (mode=performance simulation) on stream 0
Resetting epoch statistics at cycle 0
GPGPU-Sim PTX: pushing kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' to stream 0, gridDim= (1024,1,1) blockDim = (128,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x44b178 (mode=performance simulation) on stream 0
Resetting epoch statistics at cycle 0
GPGPU-Sim PTX: pushing kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' to stream 0, gridDim= (1024,1,1) blockDim = (128,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x44b178 (mode=performance simulation) on stream 0
Resetting epoch statistics at cycle 0
GPGPU-Sim PTX: pushing kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' to stream 0, gridDim= (1024,1,1) blockDim = (128,1,1) 

GPGPU-Sim PTX: cudaLaunch for 0x0x44b178 (mode=performance simulation) on stream 0
Resetting epoch statistics at cycle 0
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14GPU_FFT_GlobaliP6float2S0_i'
GPGPU-Sim PTX: pushing kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' to stream 0, gridDim= (1024,1,1) blockDim = (128,1,1) 
I am out from fft kernel launch
IO:      0.000564
GPU:     0.009863
Copy:    0.031351
Compute: 0.000000
Launch code in main.cu:launching a new benchmark, appID = (null)
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14GPU_FFT_GlobaliP6float2S0_i'
GPGPU-Sim uArch: Shader:  1, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14GPU_FFT_GlobaliP6float2S0_i'
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14GPU_FFT_GlobaliP6float2S0_i'
GPGPU-Sim uArch: Shader:  3, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14GPU_FFT_GlobaliP6float2S0_i'
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  0, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  1, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  2, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  3, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
GPGPU-Sim uArch: Shader:  4, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=1, STREAM=0
