{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698849736298 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698849736298 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 11:42:16 2023 " "Processing started: Wed Nov 01 11:42:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698849736298 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698849736298 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698849736298 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698849736938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica04_bloco_aritmetico.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pratica04_bloco_aritmetico.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_Bloco_Aritmetico " "Found entity 1: Pratica04_Bloco_Aritmetico" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698849737032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698849737032 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pratica04_Bloco_Aritmetico " "Elaborating entity \"Pratica04_Bloco_Aritmetico\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698849737063 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pratica04_adder_4bits.bdf 1 1 " "Using design file pratica04_adder_4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_Adder_4bits " "Found entity 1: Pratica04_Adder_4bits" {  } { { "pratica04_adder_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_adder_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698849737188 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698849737188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pratica04_Adder_4bits Pratica04_Adder_4bits:inst2 " "Elaborating entity \"Pratica04_Adder_4bits\" for hierarchy \"Pratica04_Adder_4bits:inst2\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "inst2" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 824 952 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698849737204 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pratica04_full_adder.bdf 1 1 " "Using design file pratica04_full_adder.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_Full_Adder " "Found entity 1: Pratica04_Full_Adder" {  } { { "pratica04_full_adder.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698849737219 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698849737219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pratica04_Full_Adder Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4 " "Elaborating entity \"Pratica04_Full_Adder\" for hierarchy \"Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\"" {  } { { "pratica04_adder_4bits.bdf" "inst4" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_adder_4bits.bdf" { { 424 512 608 520 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698849737219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR3 Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\|XOR3:inst7 " "Elaborating entity \"XOR3\" for hierarchy \"Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\|XOR3:inst7\"" {  } { { "pratica04_full_adder.bdf" "inst7" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_full_adder.bdf" { { 232 592 696 312 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698849737266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\|XOR3:inst7 " "Elaborated megafunction instantiation \"Pratica04_Adder_4bits:inst2\|Pratica04_Full_Adder:inst4\|XOR3:inst7\"" {  } { { "pratica04_full_adder.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_full_adder.bdf" { { 232 592 696 312 "inst7" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737282 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pratica04_and2_4bits.bdf 1 1 " "Using design file pratica04_and2_4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_and2_4bits " "Found entity 1: Pratica04_and2_4bits" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698849737329 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pratica04_and2_4bits Pratica04_and2_4bits:inst " "Elaborating entity \"Pratica04_and2_4bits\" for hierarchy \"Pratica04_and2_4bits:inst\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "inst" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 576 704 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "s " "Found inconsistent dimensions for element \"s\"" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } { 56 552 608 72 "s" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "s " "Found inconsistent dimensions for element \"s\"" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } { 120 552 608 136 "s" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "s " "Found inconsistent dimensions for element \"s\"" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } { 184 552 608 200 "s" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "s " "Found inconsistent dimensions for element \"s\"" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } { 248 552 608 264 "s" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s " "Converted elements in bus name \"s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[3..0\] s3..0 " "Converted element name(s) from \"s\[3..0\]\" to \"s3..0\"" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698849737329 ""}  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s3 " "Pin \"s3\" is missing source" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s2 " "Pin \"s2\" is missing source" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s1 " "Pin \"s1\" is missing source" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s0 " "Pin \"s0\" is missing source" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 656 832 72 "s\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "c0 " "Pin \"c0\" not connected" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 88 200 368 104 "c0" "" } { 64 408 488 80 "c0" "" } { 128 408 488 144 "c0" "" } { 192 408 488 208 "c0" "" } { 256 408 488 272 "c0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "a " "Pin \"a\" not connected" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 56 200 368 72 "a\[3..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst " "Primitive \"AND2\" of instance \"inst\" not used" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 48 488 552 96 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst3 " "Primitive \"AND2\" of instance \"inst3\" not used" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 112 488 552 160 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst4 " "Primitive \"AND2\" of instance \"inst4\" not used" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 176 488 552 224 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst5 " "Primitive \"AND2\" of instance \"inst5\" not used" {  } { { "pratica04_and2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_and2_4bits.bdf" { { 240 488 552 288 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1698849737329 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pratica04_xor2_4bits.bdf 1 1 " "Using design file pratica04_xor2_4bits.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica04_xor2_4bits " "Found entity 1: Pratica04_xor2_4bits" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698849737376 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1698849737376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pratica04_xor2_4bits Pratica04_xor2_4bits:inst1 " "Elaborating entity \"Pratica04_xor2_4bits\" for hierarchy \"Pratica04_xor2_4bits:inst1\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "inst1" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 184 576 704 280 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698849737376 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "s " "Found inconsistent dimensions for element \"s\"" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } { 152 848 904 168 "s" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737376 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "s " "Found inconsistent dimensions for element \"s\"" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } { 216 848 904 232 "s" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "s " "Found inconsistent dimensions for element \"s\"" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } { 280 848 904 296 "s" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "s " "Found inconsistent dimensions for element \"s\"" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } { 344 848 904 360 "s" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "s " "Converted elements in bus name \"s\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "s\[3..0\] s3..0 " "Converted element name(s) from \"s\[3..0\]\" to \"s3..0\"" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1698849737391 ""}  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s3 " "Pin \"s3\" is missing source" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s2 " "Pin \"s2\" is missing source" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s1 " "Pin \"s1\" is missing source" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "s0 " "Pin \"s0\" is missing source" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 952 1128 168 "s\[3..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "c0 " "Pin \"c0\" not connected" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 184 496 664 200 "c0" "" } { 160 704 784 176 "c0" "" } { 224 704 784 240 "c0" "" } { 288 704 784 304 "c0" "" } { 352 704 784 368 "c0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "a " "Pin \"a\" not connected" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 152 496 664 168 "a\[3..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst " "Primitive \"XOR\" of instance \"inst\" not used" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 144 784 848 192 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst1 " "Primitive \"XOR\" of instance \"inst1\" not used" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 208 784 848 256 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst2 " "Primitive \"XOR\" of instance \"inst2\" not used" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 272 784 848 320 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "XOR inst3 " "Primitive \"XOR\" of instance \"inst3\" not used" {  } { { "pratica04_xor2_4bits.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/pratica04_xor2_4bits.bdf" { { 336 784 848 384 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1698849737391 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cout GND " "Pin \"cout\" is stuck at GND" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 96 1048 1224 112 "cout" "" } { 96 952 1008 112 "cout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698849737938 "|Pratica04_Bloco_Aritmetico|cout"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[3\] GND " "Pin \"s\[3\]\" is stuck at GND" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 1048 1224 80 "s\[3..0\]" "" } { 80 952 1003 96 "s\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698849737938 "|Pratica04_Bloco_Aritmetico|s[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[2\] GND " "Pin \"s\[2\]\" is stuck at GND" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 1048 1224 80 "s\[3..0\]" "" } { 80 952 1003 96 "s\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698849737938 "|Pratica04_Bloco_Aritmetico|s[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s\[1\] GND " "Pin \"s\[1\]\" is stuck at GND" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 1048 1224 80 "s\[3..0\]" "" } { 80 952 1003 96 "s\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1698849737938 "|Pratica04_Bloco_Aritmetico|s[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1698849737938 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698849738094 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "c1 " "No output dependent on input pin \"c1\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 160 296 464 176 "c1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|c1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[3\] " "No output dependent on input pin \"a\[3\]\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 80 296 464 96 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|a[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[2\] " "No output dependent on input pin \"a\[2\]\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 80 296 464 96 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|a[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[1\] " "No output dependent on input pin \"a\[1\]\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 80 296 464 96 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|a[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a\[0\] " "No output dependent on input pin \"a\[0\]\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 80 296 464 96 "a" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|a[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[3\] " "No output dependent on input pin \"b\[3\]\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 120 296 464 136 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|b[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[2\] " "No output dependent on input pin \"b\[2\]\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 120 296 464 136 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|b[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[1\] " "No output dependent on input pin \"b\[1\]\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 120 296 464 136 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|b[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b\[0\] " "No output dependent on input pin \"b\[0\]\"" {  } { { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 120 296 464 136 "b" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698849738141 "|Pratica04_Bloco_Aritmetico|b[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1698849738141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698849738141 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698849738141 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698849738141 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698849738173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 11:42:18 2023 " "Processing ended: Wed Nov 01 11:42:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698849738173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698849738173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698849738173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698849738173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698849740110 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698849740110 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 11:42:19 2023 " "Processing started: Wed Nov 01 11:42:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698849740110 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698849740110 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698849740110 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698849740313 ""}
{ "Info" "0" "" "Project  = Pratica04_Bloco_Aritmetico" {  } {  } 0 0 "Project  = Pratica04_Bloco_Aritmetico" 0 0 "Fitter" 0 0 1698849740313 ""}
{ "Info" "0" "" "Revision = Pratica04_Bloco_Aritmetico" {  } {  } 0 0 "Revision = Pratica04_Bloco_Aritmetico" 0 0 "Fitter" 0 0 1698849740313 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1698849740469 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Pratica04_Bloco_Aritmetico EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design Pratica04_Bloco_Aritmetico" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1698849740657 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1698849740735 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1698849740735 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698849740891 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1698849740923 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698849741298 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698849741298 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698849741298 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698849741298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698849741298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698849741298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698849741298 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698849741298 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698849741298 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698849741313 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cout " "Pin cout not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { cout } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 96 1048 1224 112 "cout" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c1 " "Pin c1 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { c1 } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 160 296 464 176 "c1" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[3\] " "Pin a\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[3] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 80 296 464 96 "a" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[2\] " "Pin a\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[2] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 80 296 464 96 "a" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[1\] " "Pin a\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[1] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 80 296 464 96 "a" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "a\[0\] " "Pin a\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { a[0] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 80 296 464 96 "a" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[3\] " "Pin b\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[3] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 120 296 464 136 "b" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[2\] " "Pin b\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[2] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 120 296 464 136 "b" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[1\] " "Pin b\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[1] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 120 296 464 136 "b" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "b\[0\] " "Pin b\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { b[0] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 120 296 464 136 "b" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[3\] " "Pin s\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s[3] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 1048 1224 80 "s" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[2\] " "Pin s\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s[2] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 1048 1224 80 "s" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[1\] " "Pin s\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s[1] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 1048 1224 80 "s" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s\[0\] " "Pin s\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { s[0] } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 64 1048 1224 80 "s" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "c0 " "Pin c0 not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { c0 } } } { "Pratica04_Bloco_Aritmetico.bdf" "" { Schematic "C:/Users/aluno/Desktop/CircuitosDigitais/Pratica04_Bloco_Aritmetico.bdf" { { 192 296 464 208 "c0" "" } } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { c0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698849741704 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698849741704 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pratica04_Bloco_Aritmetico.sdc " "Synopsys Design Constraints File file not found: 'Pratica04_Bloco_Aritmetico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698849742001 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698849742016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698849742016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698849742016 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698849742016 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698849742016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698849742016 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 2.5V 10 5 0 " "Number of I/O pins in group: 15 (unused VREF, 2.5V VCCIO, 10 input, 5 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698849742016 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698849742016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698849742016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698849742016 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698849742016 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849742048 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698849743563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849743626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698849743641 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698849743938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849743938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698849745470 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y10 X33_Y20 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20" {  } { { "loc" "" { Generic "C:/Users/aluno/Desktop/CircuitosDigitais/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y10 to location X33_Y20"} 22 10 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698849746063 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698849746063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849746219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698849746219 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1698849746219 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698849746219 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698849746235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698849746360 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698849746579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698849746688 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698849746923 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698849747423 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aluno/Desktop/CircuitosDigitais/output_files/Pratica04_Bloco_Aritmetico.fit.smsg " "Generated suppressed messages file C:/Users/aluno/Desktop/CircuitosDigitais/output_files/Pratica04_Bloco_Aritmetico.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698849747876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698849748266 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 11:42:28 2023 " "Processing ended: Wed Nov 01 11:42:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698849748266 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698849748266 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698849748266 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698849748266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698849750063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698849750063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 11:42:29 2023 " "Processing started: Wed Nov 01 11:42:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698849750063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698849750063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698849750063 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698849751188 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698849751219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698849751673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 11:42:31 2023 " "Processing ended: Wed Nov 01 11:42:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698849751673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698849751673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698849751673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698849751673 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698849752313 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698849753626 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698849753626 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 11:42:33 2023 " "Processing started: Wed Nov 01 11:42:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698849753626 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698849753626 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico " "Command: quartus_sta Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698849753626 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698849753798 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1698849754063 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1698849754126 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1698849754126 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Pratica04_Bloco_Aritmetico.sdc " "Synopsys Design Constraints File file not found: 'Pratica04_Bloco_Aritmetico.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698849754548 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698849754548 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1698849754548 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1698849754548 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1698849754548 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1698849754548 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698849754548 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1698849754548 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1698849754563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849754563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849754563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849754563 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849754579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849754579 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849754579 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698849754594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1698849754626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1698849755641 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698849755688 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1698849755688 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1698849755688 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1698849755688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755704 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698849755704 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698849755938 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1698849755938 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1698849755938 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1698849755938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755938 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755954 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698849755954 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698849756579 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698849756579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698849756626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 11:42:36 2023 " "Processing ended: Wed Nov 01 11:42:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698849756626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698849756626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698849756626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698849756626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698849760407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698849760407 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 11:42:40 2023 " "Processing started: Wed Nov 01 11:42:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698849760407 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698849760407 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Pratica04_Bloco_Aritmetico -c Pratica04_Bloco_Aritmetico" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698849760407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pratica04_Bloco_Aritmetico_6_1200mv_85c_slow.vho C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/ simulation " "Generated file Pratica04_Bloco_Aritmetico_6_1200mv_85c_slow.vho in folder \"C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698849761204 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pratica04_Bloco_Aritmetico_6_1200mv_0c_slow.vho C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/ simulation " "Generated file Pratica04_Bloco_Aritmetico_6_1200mv_0c_slow.vho in folder \"C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698849761235 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pratica04_Bloco_Aritmetico_min_1200mv_0c_fast.vho C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/ simulation " "Generated file Pratica04_Bloco_Aritmetico_min_1200mv_0c_fast.vho in folder \"C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698849761266 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pratica04_Bloco_Aritmetico.vho C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/ simulation " "Generated file Pratica04_Bloco_Aritmetico.vho in folder \"C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698849761298 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pratica04_Bloco_Aritmetico_6_1200mv_85c_vhd_slow.sdo C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/ simulation " "Generated file Pratica04_Bloco_Aritmetico_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698849761329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pratica04_Bloco_Aritmetico_6_1200mv_0c_vhd_slow.sdo C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/ simulation " "Generated file Pratica04_Bloco_Aritmetico_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698849761360 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pratica04_Bloco_Aritmetico_min_1200mv_0c_vhd_fast.sdo C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/ simulation " "Generated file Pratica04_Bloco_Aritmetico_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698849761391 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Pratica04_Bloco_Aritmetico_vhd.sdo C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/ simulation " "Generated file Pratica04_Bloco_Aritmetico_vhd.sdo in folder \"C:/Users/aluno/Desktop/CircuitosDigitais/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698849761423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4589 " "Peak virtual memory: 4589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698849761469 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 11:42:41 2023 " "Processing ended: Wed Nov 01 11:42:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698849761469 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698849761469 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698849761469 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698849761469 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus II Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698849762095 ""}
