S'<!DOCTYPE html><html lang="en"><head>\n\t<title>One Stop Shop Reports</title>\n\t<meta charset="utf-8">\n\t<meta name="description" content="">\n    <meta http-equiv="X-UA-Compatible" content="IE=edge">\n    <meta name="viewport" content="width=device-width, initial-scale=1">\n    <link rel="stylesheet" type="text/css" href="./4723_Silver_files/bootstrap.css">\n\t<script src="./4723_Silver_files/jquery.min.js"></script>\n    <script src="./4723_Silver_files/highcharts.js"></script>\n    <link href="/templates/css/showLoading.css" rel="stylesheet" type="text/css">\n    <script type="text/javascript" src="/templates/js/jquery.showLoading.min.js"></script>\n    <script>\n        \n    </script>\n</head>\n<body>\n\t<div id="content">\n\n<meta http-equiv="Content-Type" content="text/html; charset=utf-8"><title>Test Report</title>\n<link rel="stylesheet" type="text/css" href="./4723_Silver_files/report_frame.css">\n<script src="./4723_Silver_files/highcharts.js"></script>\n<script src="./4723_Silver_files/table.js"></script>\n<script src="./4723_Silver_files/bootstrap.min.js"></script>\n<style type="text/css">\n    .stable,.sh1,.sh2,.sh3 {font-family:\'Intel Clear\',Arial,sans-serif;}\n    .sh2{font-size: 15px;font-weight:bold;overflow: hidden;color: #000000;}\n    .sh3{font-size: 13px;overflow: hidden;color: #000000;}\n    .MsoNormalTable .sh2{font-size: 15px;font-weight:bold;overflow: hidden;text-align: left;margin: 4px 0;color: #000000}\n    .DetailHeardTable .sh2{font-size: 15px;font-weight:bold;overflow: hidden;text-align: left;margin: 4px 0;color: #000000}\n    .ReportHead{font-size: 22px;font-weight: bold;background: #ffffff;color: #0071c5;margin: 12px 0;overflow: hidden; text-align:center;}\n    .MsoNormalTable{font-size:10.0pt;border-width: 1px;border-color:Black;border-style:solid;border-collapse: collapse;width:100%;}\n    .MsoNormalTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:9.5pt;padding-left:5px;padding-right:5px;text-align:center;padding-bottom:5px;padding-top:5px;}\n    .MsoNormalTable th{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:9.5pt;padding-left:5px;padding-right:5px;background-color:#A3CBFF;color:#000000;font-weight:bold;text-align:center;padding-bottom:5px;padding-top:5px;}\n    .DetailTable{font-size:10.0pt;border-width: 1px;border-color:Black;border-style:solid;border-collapse: collapse;width:100%;}\n    .DetailTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;padding-left:10px;padding-right: 10px;text-align: left;padding-bottom:5px;padding-top:5px;}\n    .DetailTable th{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;padding-left:10px;background-color:#A3CBFF;color:#000000;font-weight:bold;padding-right: 10px;text-align: left;padding-bottom:5px;padding-top:5px;}\n    .NormalTable td{border-width:1px;border-color:Black;border-style:solid;border-collapse:collapse;font-size:10.0pt;}\n    .DetailHeardTable{font-size:10.0pt;border-width: 1px;border-collapse: collapse;}\n    .DetailHeardTable td{ border-width: 1px;border-color:Black;border-style:solid;border-collapse:collapse;text-align:center;font-size:10.0pt;}\n    .td-center {text-align:center;}\n    table a:link,table a:focus,table a:visited ,table a:active,table a:hover {text-decoration:underline;}\n    a{color: #0071c5}\n    table{background-color: #FFFFFF;font-family:\'Intel Clear\',Arial,sans-serif;}\n    td{padding-bottom: 5px;padding-top: 5px}\n    .ReportHead{background-color: transparent}\n</style>\n\n\n    <div class="panel-group" id="main-panel-group">\n        <script>\n            jQuery(document).ready(function ($) {\n                if(\'True\' == \'True\' && \'0\' == \'1\' ){\n                uniteTable(sw_table, 2);\n                autoRowSpan(sw_table, 0);\n                }\n            });\n\n            $(\'.CollapseBtn\').click(function(){\n                var btn = $(this),\n                on = \'not-collapsed\',\n                off = \'collapsed\';\n                console.log("CollapseBtn!")\n                //\xe8\xbf\x99\xe9\x87\x8c\xe9\x80\x9a\xe8\xbf\x87\xe5\x88\x87\xe6\x8d\xa2\xe6\x8c\x89\xe9\x92\xae\xe4\xb8\xad\xe5\x9b\xbe\xe6\xa0\x87\xe7\x9a\x84\xe7\xb1\xbb\xe6\x9d\xa5\xe6\x8e\xa7\xe5\x88\xb6\xe5\x87\xba\xe7\x8e\xb0\xe4\xb8\x8d\xe5\x90\x8c\xe7\x9a\x84\xe6\x8c\x89\xe9\x92\xae\xe5\x9b\xbe\xe6\xa0\x87\xef\xbc\x8c\xe6\xaf\x8f\xe6\xac\xa1\xe7\x82\xb9\xe5\x87\xbb\xe6\x9d\xa5\xe5\x9b\x9e\xe5\x88\x87\xe6\x8d\xa2\xe5\xa3\xb0\xe9\x9f\xb3\xe5\xbc\x80\xe5\x85\xb3\xe5\x9b\xbe\xe6\xa0\x87\n                if(btn.hasClass(\'not-collapsed\')) {\n                    btn.removeClass(\'not-collapsed\');\n                    btn.addClass(\'collapsed\');\n                }else if(btn.hasClass(\'collapsed\')) {\n                    btn.removeClass(\'collapsed\');\n                    btn.addClass(\'not-collapsed\');\n                }else {\n                    btn.addClass(\'not-collapsed\');\n                }\n            });\n            function init_cases_domain_bars(div_id){\n                if(div_id == \'cases_domain_chart\'){\n                    var domains = \'Power Management,FPGA\';\n                    var pass_data = \'8,6\';\n                    var fail_data = \'0,0\';\n                    var block_data = \'0,0\';\n                    var norun_data = \'0,0\';}\n                else{\n                    var domains = \'\';\n                    var pass_data = \'\';\n                    var fail_data = \'\';\n                    var block_data = \'\';\n                    var norun_data = \'\';\n                }\n                domains = domains.split(\',\');\n                pass_data = pass_data.split(\',\');\n                fail_data = fail_data.split(\',\');\n                block_data = block_data.split(\',\');\n                norun_data = norun_data.split(\',\');\n\n                for(var j=0; j<pass_data.length; j++){\n                    pass_data[j] = parseInt(pass_data[j]);\n                }\n\n                for(var j=0; j<fail_data.length; j++){\n                    fail_data[j] = parseInt(fail_data[j]);\n                }\n\n                for(var j=0; j<block_data.length; j++){\n                    block_data[j] = parseInt(block_data[j]);\n                }\n\n                for(var j=0; j<norun_data.length; j++){\n                    norun_data[j] = parseInt(norun_data[j]);\n                }\n\n                series = [\n                             {name:\'NoRun\',data:norun_data,color:\'#717171\'},\n                             {name:\'Block\',data:block_data,color:\'#ffae00\'},\n                             {name:\'Fail\',data:fail_data,color:\'#fd4f02\'},\n                             {name:\'Pass\',data:pass_data,color:\'#6fd007\'}\n                         ];\n                if (1 == 2){\n                    if(div_id == \'cases_domain_chart\'){\n                        var title_name = \'Purley_FPGA Silver Validation Result\'\n                    }else{\n                        var title_name = \' Silver Validation Result\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX/LBG B-Stepping Silver Validation Result\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        type: \'column\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    xAxis: {\n                        categories: domains\n                    },\n                    yAxis: {\n                        min: 0,\n                        title: {\n                            text: \'Pass Rate\'\n                        }\n                    },\n                    tooltip: {\n                        pointFormat: \'<span style="color:{series.color}">{series.name}</span>: <b>{point.y}</b> ({point.percentage:.0f}%)<br/>\',\n                        shared: true\n                    },\n                    plotOptions: {\n                        column: {\n                            stacking: \'percent\'\n                        }\n                    },\n                    series: series\n                });\n            }\n\n            function init_cases_pie(div_id){\n                if(div_id == \'cases_pie_chart\'){\n                    var pie_data = [\n                                    {name:\'Pass\',y:parseInt(\'14\'),selected:true,sliced:true,color:\'#6fd007\'},\n                                    {name:\'Fail\',y:parseInt(\'0\'),color:\'#fd4f02\'},\n                                    {name:\'Block\',y:parseInt(\'0\'),color:\'#ffae00\'},\n                                    {name:\'NoRun\',y:parseInt(\'0\'),color:\'#717171\'}\n                               ];\n                }else{\n                    var pie_data = [\n                                    {name:\'Pass\',y:parseInt(\'\'),selected:true,sliced:true,color:\'#6fd007\'},\n                                    {name:\'Fail\',y:parseInt(\'\'),color:\'#fd4f02\'},\n                                    {name:\'Block\',y:parseInt(\'\'),color:\'#ffae00\'},\n                                    {name:\'NoRun\',y:parseInt(\'\'),color:\'#717171\'}\n                               ];\n                }\n                if (1 == 2){\n                    if(div_id == \'cases_pie_chart\'){\n                        var title_name = \'Purley_FPGA Silver Validation Result\'\n                    }else{\n                        var title_name = \' Silver Validation Result\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX/LBG B-Stepping Silver Validation Status\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        plotBackgroundColor: null,\n                        plotBorderWidth: null,\n                        plotShadow: false,\n                        type: \'pie\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    tooltip: {\n                        pointFormat: \'{series.name}: <b>{point.percentage:.1f}</b>\'\n                    },\n                    plotOptions: {\n                        pie: {\n                            allowPointSelect: true,\n                            cursor: \'pointer\',\n                            dataLabels: {\n                                enabled: false\n                            },\n                            showInLegend: true\n                        }\n                    },\n                    series: [{\n                        name: \'Cases\',\n                        colorByPoint: true,\n                        data: pie_data\n                    }]\n                });\n            }\n\n            function init_cases_pass_rate_history(div_id){\n\n                if(div_id == \'cases_history_chart\'){\n                    var ww_names = \'2016 WW40,2016 WW42,2016 WW43,2016 WW44,2016 WW45,2016 WW46,2016 WW47,2016 WW48\';\n                    var history_passrate = \'null,90.91%,100.00%,100.00%,100.00%,100.00%,100.00%,100.00%\';\n                }else{\n                     var ww_names = \'\';\n                    var history_passrate = \'\';\n                }\n                ww_names = ww_names.split(\',\');\n                history_passrate = history_passrate.split(\',\');\n                for(var j=0; j<history_passrate.length; j++){\n                    if(history_passrate[j]==\'null\'){\n                        history_passrate[j] = null;\n                    }else{\n                        history_passrate[j] = parseFloat(history_passrate[j]);\n                    }\n                }\n                if (1 == 2){\n                    if(div_id == \'cases_history_chart\'){\n                        var title_name = \'Purley_FPGA Silver Analysis PASS%\'\n                    }else{\n                        var title_name = \' Silver Analysis PASS%\'\n                    }\n                }else{\n                    var title_name = \'Purley-FPGA Server SKX/LBG B-Stepping Silver Analysis PASS%\'\n                }\n                $(\'#\'+div_id).highcharts({\n                    chart: {\n                        type: \'line\'\n                    },\n                    title: {\n                        text: title_name\n                    },\n                    credits:{enabled: false},\n                    xAxis: {\n                        categories: ww_names\n                    },\n                    yAxis: {\n                        title: {\n                            text: \'Pass Rate\'\n                        },\n                        min:0,\n                        max:100,\n                        labels: {formatter:function(){return this.value + " %";}},\n                    },\n                    plotOptions: {\n                        line: {\n                            dataLabels: {\n                            enabled: true\n                            },\n                        enableMouseTracking: false,\n                        },\n                        series: { connectNulls: true}\n                    },\n                    tooltip: {valueSuffix: \'%\'},\n                    series: [{\n                        name: \'Silver\',\n                        data: history_passrate\n                    }]\n                });\n            }\n\n            $(function () {\n                init_cases_domain_bars(\'cases_domain_chart\');\n                init_cases_pie(\'cases_pie_chart\');\n                init_cases_pass_rate_history(\'cases_history_chart\');\n                if (1 == 2)\n                {\n                    init_cases_domain_bars(\'cases_domain_chart_2\');\n                    init_cases_pie(\'cases_pie_chart_2\');\n                    init_cases_pass_rate_history(\'cases_history_chart_2\');\n                }\n                if(0 == 1)\n                {\n                    var pnp_result = {"Performance": {}, "Power": {}}\n\n                    for (var object  in pnp_result)\n                    {\n                        var ratio = pnp_result[object].ratio;\n                        var case_name =  pnp_result[object].case_name;\n\n                        var categories_data = pnp_result[object].categories\n                        var series_data = new Array();\n                        for(var i=0; i<ratio.length; i++)\n                        {\n                            var is_null = 1\n                            dict = {};\n\n                            dict[\'name\'] = case_name[i];\n                            for(var k=0; k < ratio[i].length; k++)\n                            {\n                                if(ratio[i][k] == -1)\n                                {\n                                    ratio[i][k] = null;\n                                }else{\n                                    is_null = 0\n                                }\n                            }\n                            dict[\'data\'] = ratio[i];\n                            if(is_null == 0){\n                                series_data.push(dict)}\n                        }\n                        var chart1;\n                        var xAxis_list = new Array();\n                        if(pnp_result[object].target_ww == \'WW00\'){\n                            title_content = object + \' Trend-- WWn to Target Ratio\'\n                        }else{\n                            title_content = object + \' Trend-- WWn to \' + pnp_result[object].target_ww + \' \' +  pnp_result[object].target_cpu +\' Ratio\'\n                        }\n                        $(\'#\'+object + \'_highcharts\').highcharts({\n                            title:  {text: title_content},\n                            xAxis: {categories: categories_data ,\n                                    labels: {rotation:30,y:45}\n                            },\n                            yAxis: {title: {text: object},\n\n                                                    labels: {formatter:function(){return this.value + " %";}},\n                                                    plotLines: [{value: 0, width: 1, color: \'#808080\'}]\n                                                    },\n                            tooltip: {valueSuffix: \'%\'},\n                            credits:{enabled: false},\n                            plotOptions: {series: { connectNulls: true}, spline : {dataLabels: {enabled: true},enableMouseTracking: true}},\n                            series: series_data\n                        });\n                    }\n                }\n            });\n\n\n        </script>\n        <div style="margin-left:-4px">\n            \n            <img src="./4723_Silver_files/Purley-FPGA_Silver.png">\n            \n            <!--<img src="cid:Purley-FPGA_Silver.png">-->\n        </div>\n        <div style="width:600px">\n        \n        <table class="DetailTable">\n            <tbody><tr>\n                \n                <td width="200px" style="background-color:#DBDBDB;">Silver: Basic Test Coverage</td>\n                <td width="200px">Gold: Medium Test Coverage</td>\n                <td width="200px">BKC: Full Test Coverage</td>\n                \n                \n                \n            </tr>\n        </tbody></table>\n        \n        </div>\n        <table width="100%" class="ReportHead">\n            <tbody><tr>\n                \n                    <td>\n\n                \n                \n                    \n                     <!--<p style="text-align:left;margin-bottom:0px">Purley-FPGA Server SKX/LBG B-Stepping Silver Release Announcement - 2016 WW48 (BKC #7)</p>-->\n                    <p style="text-align:left;margin-bottom:0px">2016 WW48 Purley-FPGA Server SKX/LBG B-Stepping Silver Release Announcement (BKC #7)</p>\n                    \n                \n                <p style="color:black;font-size:13px;text-align:left">DEG Platform Integration Team</p>\n                \n                </td>\n            </tr>\n        </tbody></table>\n        <p class="sh3" style="width:100%">The DEG platform Integration team announces the release of <font style="font-weight:bold">2016 WW48 Purley-FPGA Server SKX/LBG B-Stepping Silver release package</font> for Intel internal use. The release is based on OS of\n            \n                Linux\n             server. The auto-installer packages are available on the Artifactory server (both SH site and OR site). Any questions please contact <a href="mailto:ling.bei@intel.com">Bei, Ling</a>.</p>\n        <table class="DetailTable" width="100%">\n            <tbody><tr>\n                <th width="20%">Auto Installer</th>\n                <th width="40%">SH Artifactory Server</th>\n                <th width="40%">OR Artifactory Server</th>\n            </tr>\n            \n            <tr>\n                <td width="20%">Linux</td>\n                <td width="40%"><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley_FPGA/2016WW48/WithoutOS_BKC-PurleyFPGA_BkcLinux_61.106678-2016WW48.zip" style="color:#0071c5">WithoutOS_BKC-PurleyFPGA_BkcLinux_61.106678-2016WW48.zip</a>\n               \n                                <br><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.2x86_64.zip" style="color:#0071c5">RHEL7.2x86_64.zip</a>\n                                </td>\n                <td width="40%"><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/Purley_FPGA/2016WW48/WithoutOS_BKC-PurleyFPGA_BkcLinux_61.106678-2016WW48.zip" style="color:#0071c5">WithoutOS_BKC-PurleyFPGA_BkcLinux_61.106678-2016WW48.zip</a>\n                   \n                                <br><a href="https://ubit-artifactory-or.intel.com/artifactory/DEG-Purley-sh-cache/Release/OS/RHEL/RHEL7.2x86_64.zip" style="color:#0071c5">RHEL7.2x86_64.zip</a>\n                                </td>\n            </tr>\n            \n            \n        </tbody></table>\n        <div><p class="sh3" style="width:100%">*Note: Please select the server which is closer to your region to get the better data accessing/downloading performance</p></div>\n        <br>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Summary </span>\n                <div class="FoldIcon" style="display: none">\n                    <div class="CollapseBtn not-collapsed" data-toggle="collapse" href="#collapseSummary"></div>\n                </div>\n            </div>\n            <div id="collapseSummary" class="panel-collapse collapse in">\n                <div class="panel-body">\n                    <table class="DetailTable" width="100%">\n                        \n                        <tbody><tr>\n                            <td>\n                                <h4 style="margin:0in;margin-bottom:.0001pt;line-height:15.55pt"><u><span lang="EN-GB" style="font-family:&quot;Calibri&quot;,sans-serif;color:#333333;mso-ansi-language:\nEN-GB">Test Result:</span></u><o:p></o:p></h4><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.5in;\nmargin-bottom:.0001pt;text-indent:-.25in;line-height:15.55pt"><span style="font-family: Symbol; color: rgb(51, 51, 51);">\xc2\xb7</span><span style="font-size: 7pt; font-family: &quot;Times New Roman&quot;, serif; color: rgb(51, 51, 51);">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Finish\nBKC test execution on RHEL 7.2. Please visit<span class="apple-converted-space">&nbsp;</span></span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2554437"><span style="font-family: Calibri, sans-serif;">HPQC</span></a><span class="apple-converted-space"><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">&nbsp;</span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">for test details. Refer to the <a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/Purley/InstallationGuide/" target="_blank">installation guide</a> for the BKC package installation</span></h4><span style="font-size:10.0pt;font-family:&quot;Calibri&quot;,sans-serif;\nmso-fareast-font-family:\xe5\xae\x8b\xe4\xbd\x93;mso-fareast-theme-font:minor-fareast;mso-bidi-font-family:\n&quot;Times New Roman&quot;;mso-ansi-language:EN-US;mso-fareast-language:ZH-CN;\nmso-bidi-language:AR-SA"><i>&nbsp;<br></i></span><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.5in;\nmargin-bottom:.0001pt;text-indent:-.25in;line-height:15.55pt"><span style="font-family: Symbol; color: rgb(51, 51, 51);">\xc2\xb7</span><span style="font-size: 7pt; font-family: &quot;Times New Roman&quot;, serif; color: rgb(51, 51, 51);">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Purley<span class="apple-converted-space">&nbsp;FPGA</span>&nbsp;(RP</span><span class="apple-converted-space"><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);">&nbsp;</span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Board:</span><span class="apple-converted-space"><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);">&nbsp;</span></span><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Neon City FPGA)</span><o:p></o:p></h4><h4 style="margin: 0in 0in 0.0001pt 72.6pt; text-indent: -18.6pt; line-height: 15.55pt; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><!--[if !supportLists]--><span style="font-family: &quot;Courier New&quot;; color: rgb(51, 51, 51);">o<span style="font-variant-numeric: normal; font-stretch: normal; font-size: 7pt; line-height: normal; font-family: &quot;Times New Roman&quot;;">&nbsp;&nbsp;\n</span></span><!--[endif]--><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Total test cases: </span><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);">14</span><span style="font-family: Calibri, sans-serif;">; Passed test\ncases is <span style="color: rgb(31, 73, 125);">14&nbsp;</span>and pass rate is <span style="color:#1F497D">100</span><span style="color:#333333">%.&nbsp;</span></span><span style="color: rgb(51, 51, 51); font-size: 13.5pt; text-indent: -18.6pt; font-family: &quot;Intel Clear&quot;, sans-serif;"></span></h4><p class="MsoNormal" style="margin: 0cm 0cm 0.0001pt 72.6pt; text-indent: -18.6pt; line-height: 15.55pt; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><a name="OLE_LINK6"></a><span lang="EN-US" style="font-size: 13.5pt; font-family: &quot;Intel Clear&quot;, sans-serif;"><o:p></o:p></span></p><h4 style="margin: 0in 0in 0.0001pt 72.6pt; text-indent: -18.6pt; line-height: 15.55pt; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><!--[if !supportLists]--><span style="font-family: &quot;Courier New&quot;; color: rgb(51, 51, 51);">o<span style="font-variant-numeric: normal; font-stretch: normal; font-size: 7pt; line-height: normal; font-family: &quot;Times New Roman&quot;;">&nbsp;&nbsp;\n</span></span><!--[endif]--><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">Test coverage:&nbsp;&nbsp;</span><span style="font-size: 13.5pt; font-family: &quot;Intel Clear&quot;, sans-serif; color: rgb(31, 73, 125);"><o:p></o:p></span></h4><h4 style="margin: 0in 0in 0.0001pt 1in; text-indent: -3.3pt; line-height: 15.55pt; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><span style="font-size: 13.5pt; font-family: Wingdings; color: rgb(31, 73, 125);">\xc2\xa7<span style="font-variant-numeric: normal; font-stretch: normal; font-size: 7pt; line-height: normal; font-family: &quot;Times New Roman&quot;;">&nbsp;&nbsp;&nbsp;&nbsp; </span></span><!--[endif]--><span style="font-family: Calibri, sans-serif; color: rgb(51, 51, 51); font-weight: bold;">SKX-FPGA B0 VIS/LBG B1</span><span style="font-size: 13.5pt; font-family: Calibri, sans-serif; color: rgb(51, 51, 51);">:&nbsp;</span><span style="font-family: Calibri, sans-serif;">Run full BKC test case, P&amp;P and Power cycling test.</span></h4><div><span style="font-family: Calibri, sans-serif; line-height: 1.42857;">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span><br></div><div><u style="color: inherit; font-family: inherit; font-size: 18px;"><span lang="EN-GB" style="font-family:&quot;Calibri&quot;,sans-serif;color:#333333;mso-ansi-language:\nEN-GB">Sighting Update:</span></u></div><h4 style="margin:0in;margin-bottom:.0001pt;line-height:15.55pt"><o:p></o:p></h4><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:.5in;\nmargin-bottom:.0001pt;text-indent:-.25in;line-height:15.55pt"><span style="font-family: Symbol; color: rgb(51, 51, 51);">\xc2\xb7</span><span style="font-size: 7pt; font-family: &quot;Times New Roman&quot;, serif; color: rgb(51, 51, 51);">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; </span><span style="font-family: Calibri, sans-serif; color: black;">Key\nSightings:</span></h4><div><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:37.2pt;\nmargin-bottom:.0001pt;line-height:15.55pt"><span style="font-size: 9.5pt; font-family: &quot;Courier New&quot;; color: rgb(51, 51, 51);">o</span><span style="font-size: 7pt; color: rgb(51, 51, 51);">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span><span style="font-size: 9.5pt; font-family: &quot;Intel Clear&quot;, sans-serif; color: rgb(51, 51, 51);">[2016_WW46\nBKC][BIOS 108.D11][P&amp;P][Neon City FPGA] Mlc Local all read memory peak\nBandwidth decreased 13.74% (from 182.9 GB/s to 157.6 GB/s ) </span><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2623683"><span style="font-size: 9.5pt; font-family: &quot;Intel Clear&quot;, sans-serif;">5345552</span></a><o:p></o:p></h4>\n\n<h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:37.2pt;\nmargin-bottom:.0001pt;line-height:15.55pt"><span style="font-size: 11pt; font-family: &quot;Courier New&quot;; color: rgb(31, 73, 125);">o</span><span style="font-size: 7pt; color: rgb(31, 73, 125);">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span><span style="font-size: 9.5pt; font-family: &quot;Intel Clear&quot;, sans-serif; color: rgb(51, 51, 51); background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;">[2016_WW43 BKC][BIOS:105_D11][Neon city FPGA] Cannot enter\nOS after enable VT-d in BIOS</span><span class="MsoHyperlink"><span style="color: rgb(0, 113, 197); background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"> </span></span><span style="font-size: 9.5pt; font-family: &quot;Intel Clear&quot;, sans-serif; background-image: initial; background-position: initial; background-size: initial; background-repeat: initial; background-attachment: initial; background-origin: initial; background-clip: initial;"><a href="http://TargetMailer.Intel.com/TMService/Redir.aspx?ID=2623684">5345474</a></span><o:p></o:p></h4><h4 style="margin-top:0in;margin-right:0in;margin-bottom:0in;margin-left:37.2pt;\nmargin-bottom:.0001pt;line-height:15.55pt"><br></h4></div><h4 style="font-family: &quot;Intel Clear&quot;, Arial, sans-serif; line-height: 15.55pt; color: rgb(51, 51, 51); margin: 0in 0in 0.0001pt 0.5in; text-indent: -0.25in;"><span style="font-family: Symbol;">\xc2\xb7</span><span style="font-size: 7pt; font-family: &quot;Times New Roman&quot;, serif;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span style="font-family: Calibri, sans-serif;">Open Sighting details</span><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);">&nbsp;</span><span style="font-family: Calibri, sans-serif;">can be found<span class="apple-converted-space">&nbsp;</span></span><a href="https://dcg-oss.intel.com/ossreport/auto/Purley-FPGA/Silver/2016%20WW46/4629_Silver.html#_New_Sightings" style="text-decoration: underline;"><span style="font-family: Calibri, sans-serif;">here</span></a><i><span style="font-family: Calibri, sans-serif; color: rgb(31, 73, 125);">;<span class="apple-converted-space">&nbsp;</span></span></i><span style="font-family: Calibri, sans-serif;">Full sighting list can be found<span class="apple-converted-space">&nbsp;</span></span><a href="http://targetmailer.intel.com/TMService/Redir.aspx?ID=2554441" style="text-decoration: underline;"><span style="font-family: Calibri, sans-serif;">in HSD</span></a><o:p></o:p></h4><h4 style="font-family: &quot;Intel Clear&quot;, Arial, sans-serif; line-height: 13.8pt; color: rgb(51, 51, 51); margin: 0in 0in 0.0001pt;">&nbsp;<o:p></o:p></h4><h4 style="font-family: &quot;Intel Clear&quot;, Arial, sans-serif; line-height: 15.55pt; color: rgb(51, 51, 51); margin: 0in 0in 0.0001pt;"><br></h4>\n                                </td>\n                        </tr>\n                        \n                     </tbody></table>\n                </div>\n            </div>\n        </div>\n        <br>\n    <!--     <span class="sh2">&nbsp Key Sightings: </span>\n             <table class="MsoNormalTable">\n                 <tr>\n                    <th width="7%">ID</th>\n                    <th width="93%">Title</th>\n                 </tr>\n                 \n                 \n             </table><br/> -->\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; New Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseNewSightings"></div>\n                </div>\n            </div>\n            <div id="collapseNewSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    \n                    <p>&nbsp; N/A</p>\n                    \n                    <br>\n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Existing Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseExistingSightings"></div>\n                </div>\n            </div>\n            <div id="collapseExistingSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                <table class="MsoNormalTable" width="100%">\n                    <tbody><tr>\n                         <th width="5%">ID</th>\n                        <th width="45%">Title</th>\n                        <th width="7%">Priority</th>\n                        <th width="7%">Severity</th>\n                        <th width="7%">Owner</th>\n                        <th width="7%">Status</th>\n                        <th width="10%">Subsystem</th>\n                        <th width="12%">Promoted ID</th>\n                    </tr>\n                      \n                        \n                            <tr style="background-color:#ff6633">\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345474">5345474</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW43 BKC][BIOS:105_D11][Neon city FPGA] There would be a caterr and then reset when running the reboot stress test.</td>\n                         <td>P1</td>\n                         <td>2 High</td>\n                         <td>erikamor</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                            <p>N/A</p>\n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr style="background-color:#ff6633">\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345509">5345509</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW44 BKC][BIOS:106_D11][Neon city FPGA]Occasionally cat error and hang at code \'A9\' during warmboot cycling tests</td>\n                         <td>P2</td>\n                         <td>2 High</td>\n                         <td>pdle1</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                            <p>N/A</p>\n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345552">5345552</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW46 BKC][BIOS 108.D11][P&amp;P][Neon City FPGA] Mlc Local all read memory peak Bandwidth decreased 13.74% (from 182.9 GB/s to 157.6 GB/s )</td>\n                         <td>P2</td>\n                         <td>2 High</td>\n                         <td>jvoelz7</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                            <p>N/A</p>\n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345424">5345424</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW40 BKC][BIOS:102_D12][Neon city FPGA]System  will  Reboot when boot to  tboot  kernel</td>\n                         <td>P2</td>\n                         <td>3 Medium</td>\n                         <td>yanghe1</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                            <p>N/A</p>\n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345465">5345465</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW42 BKC][BIOS:104_D12][Neon city FPGA]The consumption can\xe2\x80\x99t rise when set T state from maxmum to minimum.</td>\n                         <td>P3</td>\n                         <td>3 Medium</td>\n                         <td>jwesteba</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                            <p>N/A</p>\n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345530">5345530</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW45 BKC][BIOS:107_D07][Neon city FPGA]Can\'t ping SUT BMC IP from a RHEL server  .</td>\n                         <td>P3</td>\n                         <td>3 Medium</td>\n                         <td>yanghe1</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                    \n                                                \n                                                    <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345399">5345399</a></p>\n                                                \n                                            \n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345546">5345546</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW45 BKC][BIOS:107_D07][Neon city FPGA]WOL function is still working when disabled in BIOS.</td>\n                         <td>P3</td>\n                         <td>3 Medium</td>\n                         <td>yanghe1</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                    \n                                                \n                                                    <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345499">5345499</a></p>\n                                                \n                                            \n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345608">5345608</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW47 BKC][BIOS:109_D12][Neon city FPGA]SUT will hang when add new boot option.</td>\n                         <td>P3</td>\n                         <td>3 Medium</td>\n                         <td>junyuton</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                    \n                                                \n                                                    <p> <a href="https://vthsd.png.intel.com/hsd/bios_purley/sighting/default.aspx?sighting_id=5372828">bios_purley_5372828</a></p>\n                                                \n                                            \n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345420">5345420</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW40 BKC][BIOS:102_D12][Neon city FPGA]CPLD 1 version show\xe2\x80\x98F.F\xe2\x80\x99 after flash CPLD 0x11_0x22</td>\n                         <td>P3</td>\n                         <td>4 Low</td>\n                         <td>jdbolano</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                            <p>N/A</p>\n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345493">5345493</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW43 BKC][BIOS:105_D11][Neon city FPGA] Entering "Platform Configuration -&gt; PCH Configuration" resets other saved change.</td>\n                         <td>P3</td>\n                         <td>4 Low</td>\n                         <td>xuewenxi</td>\n                         <td>Assigned</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                            <p>N/A</p>\n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n                        \n                            <tr>\n                        \n                        \n                         <td><a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345572">5345572</a></td>\n                        \n                         <td style="text-align:left;">[2016_WW46 BKC][BIOS:108_D11][Neon city FPGA]CPU name show \xe2\x80\x980000%@\xe2\x80\x99 in BIOS setup and cpuinfo.</td>\n                         <td>P3</td>\n                         <td>4 Low</td>\n                         <td>yanghe1</td>\n                         <td>Pending</td>\n                         <td></td>\n                         <td>\n                                    \n                                \n                                    \n                                                \n                                                    <p> <a href="https://vthsd.png.intel.com/hsd/bkc/sighting/default.aspx?sighting_id=5345575">5345575</a></p>\n                                                \n                                            \n                                        \n                                    \n                        </td>\n                     </tr>\n                     \n\n                 \n                </tbody></table><br>\n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Closed Sightings </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed data-toggle=" collapse"="" href="#collapseClosedSightings"></div>\n                </div>\n            </div>\n            <div id="collapseClosedSightings" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    \n                    <p>&nbsp; N/A</p>\n                    \n                    <br>\n                \n                </div>\n            </div>\n        </div>\n        <br>\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; HW Rework </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWRework"></div>\n                </div>\n            </div>\n            <div id="collapseHWRework" class="panel-collapse collapse ">\n                <div class="panel-body">\n                <table class="DetailTable" width="100%">\n                    <tbody><tr>\n                        <td> \n                                <h4 style="margin: 0in 0in 0pt;"><u><span lang="EN-GB" style="font-family: Calibri, sans-serif; font-size: 11pt;">Key Workaround</span></u><span lang="EN-GB" style="font-family: Calibri, sans-serif; font-size: 11pt;"> (detail guide is</span><span lang="EN-GB" style="font-family: Calibri, sans-serif; font-size: 11pt;"> </span><a href="https://dcg-oss.intel.com/document_download/16/?file_id=37" target="_blank">here</a><span lang="EN-GB" style="font-family: Calibri, sans-serif; font-size: 11pt;">)</span><o:p></o:p></h4>\n\n<p class="default" style="margin: 0in 0in 0pt 0.5in; line-height: 115%; text-indent: -0.25in;"><span style="line-height: 115%; font-family: Symbol; font-size: 11pt;">\xc2\xb7</span><span style="line-height: 115%; font-family: &quot;Times New Roman&quot;, serif; font-size: 7pt;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span><span style="line-height: 115%; font-family: Calibri, sans-serif; font-size: 11pt;">Please use PCIe Video card instead of onboard BMC video due to\nknown BMC issue</span><o:p></o:p></p>\n\n<h4 style="margin: 0in 0in 0pt;">&nbsp;<o:p></o:p></h4>\n\n<h4 style="margin: 0in 0in 0pt; line-height: 15.55pt;"><u><span lang="EN-GB" style="color: black; font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt; mso-ansi-language: EN-GB;">Pedigree and Board Jumper Settings:</span></u><a href="https://dcg-oss.intel.com/document_download/16/?file_id=34"><span style="color: rgb(31, 73, 125); font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt;"> </span><span style="font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt;">guide</span></a><o:p></o:p></h4>\n\n<p class="MsoNormal" style="line-height: 12.1pt;"><i><span style="color: black; font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt;">Note:\nOnly mandatory and necessary optional rework is implemented by BKC team</span></i><i><span style="font-family: &quot;Calibri&quot;,sans-serif; font-size: 11pt;"><o:p></o:p></span></i></p>\n\n<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><!--[if !supportLists]--><span style="font-family: Symbol; font-size: 11pt; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">\xc2\xb7<span style="line-height: normal; font-family: &quot;Times New Roman&quot;; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><!--[endif]-->Mandatory rework FPGA JTAG chain missing CPU1\nTCK resistor<span style="font-size: 11pt;"><o:p></o:p></span></p>\n\n<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><!--[if !supportLists]--><span style="font-family: Symbol; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">\xc2\xb7<span style="line-height: normal; font-family: &quot;Times New Roman&quot;; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><!--[endif]-->Mandatory rework to replace FPGA KR RX AC Caps<o:p></o:p></p>\n\n<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><!--[if !supportLists]--><span style="font-family: Symbol; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">\xc2\xb7<span style="line-height: normal; font-family: &quot;Times New Roman&quot;; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><!--[endif]-->Mandatory rework add a pull down to RSMRST<o:p></o:p></p>\n\n<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><!--[if !supportLists]--><span style="font-family: Symbol; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">\xc2\xb7<span style="line-height: normal; font-family: &quot;Times New Roman&quot;; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><!--[endif]-->Mandatory rework to update VR FW<o:p></o:p></p><p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;">&nbsp; &nbsp; &nbsp; &nbsp;CPLD updates to address IFWI issue with 2 SKX FPGA CPUs populated</p>\n\n<p class="MsoListParagraph" style="line-height: 12.1pt; text-indent: -0.25in;"><!--[if !supportLists]--><span style="font-family: Symbol; mso-fareast-font-family: Symbol; mso-bidi-font-family: Symbol;">\xc2\xb7<span style="line-height: normal; font-family: &quot;Times New Roman&quot;; font-size: 7pt; font-stretch: normal;">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;\n</span></span><!--[endif]-->Required CPLD updates to address reset and FSC\nissues</p>\n                            \n                        </td>\n                    </tr>\n                </tbody></table><br>\n                </div>\n            </div>\n        </div>\n        \n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; HW Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseHWConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseHWConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                    \n                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable">\n<colgroup><col span="4" style="mso-width-source:userset;mso-width-alt:6272;\n width:147pt" width="196">\n<col style="mso-width-source:userset;mso-width-alt:8288;width:194pt" width="259">\n</colgroup><tbody><tr height="18">\n<td height="37" rowspan="2">\xe3\x80\x80</td>\n<td rowspan="2">System 1</td>\n<td rowspan="2">System 2</td>\n<td rowspan="2">System 3~6</td>\n<td rowspan="2">System 7~8<font class="font9">\xef\xbc\x88</font><font class="font6">cyclingt\n  est</font><font class="font9">\xef\xbc\x89</font></td>\n</tr>\n<tr height="19">\n</tr>\n<tr height="25">\n<td height="25">Ingredient</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n<td>HW/SW Version Details</td>\n</tr>\n<tr height="25">\n<td height="25">CPU 0/1</td>\n<td>QL66 ( B0 )</td>\n<td>QL66 ( B0 )</td>\n<td>QL67 ( B0 )</td>\n<td>QL66 ( B0 )</td>\n</tr>\n<tr height="25">\n<td height="25">PCH</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n<td>QLJ7(LBG&nbsp; B1)</td>\n</tr>\n<tr height="52">\n<td height="52">Memory<font class="font8">&nbsp;</font><font class="font7">Type</font></td>\n<td>&nbsp;Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8\n  PC4-2666V-RE1-11-MA0</td>\n<td>hynix 32GB 2Rx4 PC4-2400T-RB1-11\n  HMA84GR7MFR4N-UH TD AB 1627</td>\n<td>&nbsp;Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8\n  PC4-2666V-RE1-11-MA0</td>\n<td>&nbsp;Samsung M393A2K43BB1-CTD6Q 16GB 2Rx8\n  PC4-2666V-RE1-11-MA0</td>\n</tr>\n<tr height="25">\n<td height="25">Memory Amount</td>\n<td>12*16GB</td>\n<td>11*32GB</td>\n<td>12*16GB</td>\n<td>2*16GB</td>\n</tr>\n<tr height="25">\n<td height="25">Base\n  Board</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-300</td>\n<td>Neon City FPGA PBA H90983-200</td>\n</tr>\n<tr height="25">\n<td height="25">Chassis</td>\n<td>ASSEMBLY NO.H36149-004</td>\n<td>ASSEMBLY NO.H48593-003</td>\n<td>ASSEMBLY NO.H36149-004</td>\n<td>ASSEMBLY NO.H48593-003</td>\n</tr>\n<tr height="25">\n<td height="25">Video\n  Card</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n<td>NVDIA GEFORCE 210&nbsp;</td>\n</tr></tbody></table>\n                    \n                \n                </div>\n            </div>\n        </div>\n\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; SW Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseSWConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseSWConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                \n                    \n                        <table border="0" cellpadding="0" cellspacing="0" class="DetailTable" id="sw_table">\n<tbody><tr>\n<th colspan="2"></th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Ingredient<o:p></o:p></span></b></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">SW Version Details<o:p></o:p></span></b></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Changed(last release)<o:p></o:p></span></b></div>\n</th>\n<th>\n<div align="center" class="MsoNormal" style="word-break: break-all;"><b><span lang="EN-US" style="">Comments<o:p></o:p></span></b></div>\n</th>\n</tr>\n<tr>\n<td colspan="2" id="tb__1_0" rowspan="5">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">APPs<o:p></o:p></span></div>\n</td>\n<td id="tb__1_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">hw_rework<o:p></o:p></span></div>\n</td>\n<td id="tb__1_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Documents/HWRework/NC_FPGA_Rework_WW42.2.zip">WW42.2</a><o:p></o:p></span></div>\n</td>\n<td id="tb__1_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__1_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__2_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">qemu<o:p></o:p></span></div>\n</td>\n<td id="tb__2_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/utility/qemu-2.6.1.tar.bz2">2.6.1</a><o:p></o:p></span></div>\n</td>\n<td id="tb__2_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__2_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__3_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">AAL_pkg<o:p></o:p></span></div>\n</td>\n<td id="tb__3_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL/AAL_6.2.1-RC0.zip">6.2.1-RC0</a><o:p></o:p></span></div>\n</td>\n<td id="tb__3_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__3_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL/AAL_6.2.1-RC0.zip!/README-6.2.1.txt">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__4_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">GBS<o:p></o:p></span></div>\n</td>\n<td id="tb__4_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL/GBS_6.2.2.zip">6.2.2</a><o:p></o:p></span></div>\n</td>\n<td id="tb__4_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__4_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__5_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">AAL_doc<o:p></o:p></span></div>\n</td>\n<td id="tb__5_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/AAL/BKC_FPGA_docs_WW42.zip">WW42</a><o:p></o:p></span></div>\n</td>\n<td id="tb__5_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__5_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal\n  use ONLY<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td colspan="2" id="tb__6_0" rowspan="10">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Firmwares<o:p></o:p></span></div>\n</td>\n<td id="tb__6_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SKX_CPLD<o:p></o:p></span></div>\n</td>\n<td id="tb__6_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/CPLD/SKX_CPLD_0430_1209.zip">0430_1209</a><o:p></o:p></span></div>\n</td>\n<td id="tb__6_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__6_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__7_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SPS_Config<o:p></o:p></span></div>\n</td>\n<td id="tb__7_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/SPS/SPS_E5_04.00.03.114.0_ConfigFile_WW48.zip">SPS_E5_04.00.03.114.0_ConfigFile_WW48</a><o:p></o:p></span></div>\n</td>\n<td id="tb__7_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(SPS_E5_04.00.03.113.0_ConfigFile_WW47-&gt;SPS_E5_04.00.03.114.0_ConfigFile_WW48)</span><span lang="EN-US" style=""><o:p></o:p></span></div>\n</td>\n<td id="tb__7_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__8_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RSTe-PreOS<o:p></o:p></span></div>\n</td>\n<td id="tb__8_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/RSTe-PreOS/PreOS-1148.zip">5.0.0.1148</a><o:p></o:p></span></div>\n</td>\n<td id="tb__8_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__8_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__9_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">ACM<o:p></o:p></span></div>\n</td>\n<td id="tb__9_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/ACM/PurleyACM094_prod.zip">0.94_prod</a><o:p></o:p></span></div>\n</td>\n<td id="tb__9_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__9_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/ACM/PurleyACM094_prod.zip!/Purley%20ACM%20094%20%20Release%20Notes.pdf">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__10_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">FPGA<o:p></o:p></span></div>\n</td>\n<td id="tb__10_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/FPGA/FPGA_BBS_N4PE_6.2.2_08.12.4_WW46.zip">6.22_08.12.4_WW45</a><o:p></o:p></span></div>\n</td>\n<td id="tb__10_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__10_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__11_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Omin-Path<o:p></o:p></span></div>\n</td>\n<td id="tb__11_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/Omni-Path/HfiPcieGen3_2106WW42.zip">2016WW42</a><o:p></o:p></span></div>\n</td>\n<td id="tb__11_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__11_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__12_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">VR<o:p></o:p></span></div>\n</td>\n<td id="tb__12_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/VR/NC_FPGA_VRs_0x03.zip">0x03</a><o:p></o:p></span></div>\n</td>\n<td id="tb__12_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__12_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__13_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IFWI<o:p></o:p></span></div>\n</td>\n<td id="tb__13_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/IFWI/FPGA_2016.47.5.05.zip">2016.47.5.05</a><o:p></o:p></span></div>\n</td>\n<td id="tb__13_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(2016.46.4.08-&gt;2016.47.5.05)</span><span lang="EN-US" style=""><o:p></o:p></span></div>\n</td>\n<td id="tb__13_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__14_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">BMC<o:p></o:p></span></div>\n</td>\n<td id="tb__14_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/BMC/NC_BMC_PO_79_16_r10118.zip">79.16.r10118</a><o:p></o:p></span></div>\n</td>\n<td id="tb__14_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__14_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__15_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">CPLD<o:p></o:p></span></div>\n</td>\n<td id="tb__15_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/FW/CPLD/0d12_0x22.zip">0d12_0x22</a><o:p></o:p></span></div>\n</td>\n<td id="tb__15_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__15_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__16_0" rowspan="14">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Linux<o:p></o:p></span></div>\n</td>\n<td id="tb__16_1" rowspan="6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">APPs<o:p></o:p></span></div>\n</td>\n<td id="tb__16_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SST<o:p></o:p></span></div>\n</td>\n<td id="tb__16_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/SST/Intel_SysScope_Install_Linux_Redhat7_Rev3.0.1037.zip">3.0.1037</a><o:p></o:p></span></div>\n</td>\n<td id="tb__16_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__16_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/SST/Intel_SysScope_Install_Linux_Redhat7_Rev3.0.1037.zip!/ReadMe_Linux.html">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__17_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">DPDK<o:p></o:p></span></div>\n</td>\n<td id="tb__17_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/DPDK/dpdk-16.11.tar.gz">16.11</a><o:p></o:p></span></div>\n</td>\n<td id="tb__17_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(16.11-rc3-&gt;16.11)</span><span lang="EN-US" style=""><o:p></o:p></span></div>\n</td>\n<td id="tb__17_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__18_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RRC_Tools<o:p></o:p></span></div>\n</td>\n<td id="tb__18_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/utility/rrc-4.1.7-bkc-v2.tgz">4.1.7</a><o:p></o:p></span></div>\n</td>\n<td id="tb__18_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__18_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__19_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">SPS_Tool<o:p></o:p></span></div>\n</td>\n<td id="tb__19_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/SPS_Tool/SPS_Tools_4.2.42.66.zip">4.2.42.66</a><o:p></o:p></span></div>\n</td>\n<td id="tb__19_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__19_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__20_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IPMI<o:p></o:p></span></div>\n</td>\n<td id="tb__20_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/IPMI/ipmiutil-3.0.0.tar.gz">3.0.0</a><o:p></o:p></span></div>\n</td>\n<td id="tb__20_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(None-&gt;3.0.0)</span><span lang="EN-US" style=""><o:p></o:p></span></div>\n</td>\n<td id="tb__20_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal\n  Use Only (it is for SST data collection)<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__21_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IDK<o:p></o:p></span></div>\n</td>\n<td id="tb__21_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Apps/TestTool/IDK_2.11.zip">2.11</a><o:p></o:p></span></div>\n</td>\n<td id="tb__21_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__21_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__22_1">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Configs<o:p></o:p></span></div>\n</td>\n<td id="tb__22_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">kernel_update<o:p></o:p></span></div>\n</td>\n<td id="tb__22_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/config/kernelupdate_to_RHEL7.2-4.6.3-1-4.7.0-Patched-1.tgz">RHEL7.2-4.6.3-1-4.7.0-Patched-rev01</a><o:p></o:p></span></div>\n</td>\n<td id="tb__22_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__22_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal\n  Use Only<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__23_1" rowspan="6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Drivers<o:p></o:p></span></div>\n</td>\n<td id="tb__23_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">NIC_FM10K<o:p></o:p></span></div>\n</td>\n<td id="tb__23_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/NIC_FM10K/fm10k-0.21.7.tar.gz">0.21.7</a><o:p></o:p></span></div>\n</td>\n<td id="tb__23_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__23_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__24_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RSTe<o:p></o:p></span></div>\n</td>\n<td id="tb__24_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/RSTe/Beta-Package-RSTe-Linux-5.zip">Beta-Linux-5</a><o:p></o:p></span></div>\n</td>\n<td id="tb__24_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__24_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__25_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">IntelOPA-IFS<o:p></o:p></span></div>\n</td>\n<td id="tb__25_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/IntelOPA-IFS/IntelOPA-IFS.RHEL73-x86_64.10.3.0.0.81.tgz">10.3.0.0.81</a><o:p></o:p></span></div>\n</td>\n<td id="tb__25_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="color:red">(10.2.0.0.158-&gt;10.3.0.0.81)</span><span lang="EN-US" style=""><o:p></o:p></span></div>\n</td>\n<td id="tb__25_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal\n  Use Only<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__26_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">QAT<o:p></o:p></span></div>\n</td>\n<td id="tb__26_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/QAT/QAT1.7.Upstream_DEV.L.0.0.0-278.tar.gz">1.7.L.0.0.0-278</a><o:p></o:p></span></div>\n</td>\n<td id="tb__26_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__26_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/app/QAT/QAT1.7.Upstream_DEV.L.0.0.0-278.tar.gz!/README">Release Notes</a><o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__27_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">LOM_Jacksonville<o:p></o:p></span></div>\n</td>\n<td id="tb__27_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/LOM_Jacksonville/e1000e-3.3.5.2.tar.gz">3.3.5.2</a><o:p></o:p></span></div>\n</td>\n<td id="tb__27_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__27_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__28_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">LOM_FortPark<o:p></o:p></span></div>\n</td>\n<td id="tb__28_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Purley_FPGA/Linux/drivers/LOM_FortPark/2016_WW45_LBG_B1_LEK_PKG_IP_Plans.zip">2016.WW45</a><o:p></o:p></span></div>\n</td>\n<td id="tb__28_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__28_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N/A<o:p></o:p></span></div>\n</td>\n</tr>\n<tr>\n<td id="tb__29_1">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">OSes<o:p></o:p></span></div>\n</td>\n<td id="tb__29_2">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">RHEL<o:p></o:p></span></div>\n</td>\n<td id="tb__29_3">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style=""><a href="https://ubit-artifactory-sh.intel.com/artifactory/DEG-Purley-local/Release/OS/RHEL/RHEL7.2x86_64.zip">7.2</a><o:p></o:p></span></div>\n</td>\n<td id="tb__29_4">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">N<o:p></o:p></span></div>\n</td>\n<td id="tb__29_6">\n<div align="center" class="MsoNormal" style="word-break: break-all;"><span lang="EN-US" style="">Internal\n  Use Only<o:p></o:p></span></div>\n</td>\n</tr>\n</tbody></table>\n                    \n                    <br>\n                \n                </div>\n            </div>\n        </div>\n\n        \n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; IFWI Configuration </span>\n                <div class="FoldIcon">\n                    <div class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapseIFWIConfiguration"></div>\n                </div>\n            </div>\n            <div id="collapseIFWIConfiguration" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    <table class="MsoNormalTable" width="100%">\n                        <tbody><tr>\n                            <th width="40%">Ingredient</th>\n                            <th width="30%">Version Details</th>\n                            <th width="30%">Changed</th>\n                        </tr>\n                         \n                            <tr>\n                                <td> IFWI File</td>\n\n                                <td>PLYDCRB.86B.BR.64.2016.47.5.05.0323_LBG_SPS_FPGA.bin</td>\n                                \n                                <td style="color:#FF0000" class="td-center">PLYDCRB.86B.BR.64.2016.46.4.08.0556_LBG_SPS_FPGA.bin-&gt;PLYDCRB.86B.BR.64.2016.47.5.05.0323_LBG_SPS_FPGA.bin</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> BiosID</td>\n\n                                <td>PLYDCRB1.86B.0111.D04.1611171923</td>\n                                \n                                <td style="color:#FF0000" class="td-center">PLYDCRB1.86B.0109.D12.1611092156-&gt;PLYDCRB1.86B.0111.D04.1611171923</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> 10GNicEFI</td>\n\n                                <td>v4.2.22</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> 1GNicEFI</td>\n\n                                <td>v00.00.11</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> ASTVBIOS</td>\n\n                                <td>800</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> AspeedVideo</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> BIOSACM</td>\n\n                                <td>Production,v0.9.4_LBG</td>\n                                \n                                <td style="color:#FF0000" class="td-center">Debug_NT,v0.9.4_LBG-&gt;Production,v0.9.4_LBG</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> BiosGuard</td>\n\n                                <td>Beta</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FPGABBS_GBE</td>\n\n                                <td>v6.2.2</td>\n                                \n                                <td style="color:#FF0000" class="td-center">None-&gt;v6.2.2</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FPGABBS_PCIE</td>\n\n                                <td>DUMMY</td>\n                                \n                                <td style="color:#FF0000" class="td-center">None-&gt;DUMMY</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FPGAN4PE</td>\n\n                                <td>v081204_signed</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FpkSi</td>\n\n                                <td>v3.14_80000695</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> FpkSiLR</td>\n\n                                <td>NA</td>\n                                \n                                <td style="color:#FF0000" class="td-center">None-&gt;NA</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> GBE</td>\n\n                                <td>_I219_Nahum7_Purley_LM_No-LAN-Switch_Rev0.2</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> HfiPcieGen3</td>\n\n                                <td>v29</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> IccOverClocking</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> JacksonvillePxe</td>\n\n                                <td>v1.07</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> LBGNSPcieGen3</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> ME</td>\n\n                                <td>SPS/4.0.3.114</td>\n                                \n                                <td style="color:#FF0000" class="td-center">SPS/4.0.3.113-&gt;SPS/4.0.3.114</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Mebx</td>\n\n                                <td>v11.0.0.0005</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> MebxSetupBrowser</td>\n\n                                <td>PrePo</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode1</td>\n\n                                <td>M1350650_8000002B.inc</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode2</td>\n\n                                <td>M1350651_8000002B.inc</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode3</td>\n\n                                <td>M9750652_80000031.inc</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode4</td>\n\n                                <td>M9750653_01000030.inc</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> Microcode5</td>\n\n                                <td>M9750654_02000009.inc</td>\n                                \n                                <td style="color:#FF0000" class="td-center">M9750654_02000007.inc-&gt;M9750654_02000009.inc</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> NvmDimmDriver</td>\n\n                                <td>v01.00.01.1016</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> NvmDimmHii</td>\n\n                                <td>v01.00.01.1016</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> PDR</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTSataEfi</td>\n\n                                <td>PrePO</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTeSataEfi</td>\n\n                                <td>v5.0.0.1148</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTeSataLegacy</td>\n\n                                <td>v5.0.0.1148</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTeSataRaidEfi</td>\n\n                                <td>v5.0.0.1148</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTesSataEfi</td>\n\n                                <td>v5.0.0.1148</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> RSTesSataLegacy</td>\n\n                                <td>v5.0.0.1148</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> SINIT</td>\n\n                                <td>Production,v0.9.4_LBG</td>\n                                \n                                <td style="color:#FF0000" class="td-center">Debug_NT,v0.9.4_LBG-&gt;Production,v0.9.4_LBG</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> SataAHCI</td>\n\n                                <td>v2.00i</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> TwinvillePxe</td>\n\n                                <td>v2.3.17</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> VMDDxeEfi</td>\n\n                                <td>v1.0.0.5066</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> iBMCVideo</td>\n\n                                <td>v3.8SQ</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                            <tr>\n                                <td> iBMCVideoGop</td>\n\n                                <td>v26</td>\n                                \n                                <td class="td-center">N</td>\n                                \n                            </tr>\n                        \n                        \n\n                    </tbody></table><br>\n                </div>\n            </div>\n        </div>\n        \n\n        <br>\n        <div class="panel collapse-report-panel">\n            <div class="panel-heading">\n                <span class="sh2">&nbsp; Platform Integration Validation Result </span>\n                <div class="FoldIcon">\n                    <div id="PlatformIntegrationValidationResultBtn" class="CollapseBtn not-collapsed collapsed" data-toggle="collapse" href="#collapsePlatformIntegrationValidationResult">\n</div>\n                </div>\n            </div>\n\n            <div id="collapsePlatformIntegrationValidationResult" class="panel-collapse collapse ">\n                <div class="panel-body">\n                    <table class="MsoNormalTable" width="100%">\n                        <tbody><tr>\n                            <th rowspan="4" width="9%">Purley_FPGA Test Execution Status</th>\n                            <th width="9%">Domains</th>\n                            <th width="8%">Attempted</th>\n                            <th width="8%">Blocked</th>\n                            <th width="8%">No Run</th>\n                            <th width="8%">Failed</th>\n                            <th width="8%">Passed</th>\n                            <th width="8%">Total</th>\n                            <th width="8%">% Attempted</th>\n                            <th width="8%">Passed% (per attempted)</th>\n                            <th width="8%">Pass%</th>\n                            <th width="10%">Key Sightings</th>\n                        </tr>\n                        \n                        \n                        <tr>\n                            \n                             <td>Power Management</td>\n                            \n                             <td>8</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>8</td>\n                             <td>8</td>\n                             <td>100.00%</td>\n                             <td>8/8</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>FPGA</td>\n                            \n                             <td>6</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>6</td>\n                             <td>6</td>\n                             <td>100.00%</td>\n                             <td>6/6</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        \n                        <tr>\n                            \n                             <td>Summary</td>\n                            \n                             <td>14</td>\n                             <td>0</td>\n                             <td>0</td>\n                            \n                             <td>0</td>\n                            \n                             <td>14</td>\n                             <td>14</td>\n                             <td>100.00%</td>\n                             <td>14/14</td>\n                             <td>100.00%</td>\n                             <td>\n                                 \n                             </td>\n                        </tr>\n                        \n                        \n                    </tbody></table><br>\n                    <div class="stable">Detail case result could be found in this <a href="http://dcg-oss.intel.com/test_report/report_case/4723/Silver/Purley_FPGA" target="_blank" style="text-decoration: underline;">page</a></div>\n                    <div style="border:1px solid #000000">\n                        <div id="cases_domain_chart" style="width:70%;float:left;" data-highcharts-chart="0"><div class="highcharts-container" id="highcharts-0" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 427px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:&quot;Lucida Grande&quot;, &quot;Lucida Sans Unicode&quot;, Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="427" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-1"><rect x="0" y="0" width="350" height="259"></rect></clipPath></defs><rect x="0" y="0" width="427" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-grid" zIndex="1"></g><g class="highcharts-grid" zIndex="1"><path fill="none" d="M 67 327.5 L 417 327.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 262.5 L 417 262.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 198.5 L 417 198.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 133.5 L 417 133.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 67 67.5 L 417 67.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path></g><g class="highcharts-axis" zIndex="2"><path fill="none" d="M 241.5 327 L 241.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 417.5 327 L 417.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 66.5 327 L 66.5 337" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 67 327.5 L 417 327.5" stroke="#C0D0E0" stroke-width="1" zIndex="7" visibility="visible"></path></g><g class="highcharts-axis" zIndex="2"><text x="24" zIndex="7" text-anchor="middle" transform="translate(0,0) rotate(270 24 197.5)" class=" highcharts-yaxis-title" style="color:#707070;fill:#707070;" visibility="visible" y="197.5"><tspan>Pass Rate</tspan></text></g><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,300.56857689519154) scale(1 0.10294977483283253)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#717171" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#717171" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,300.56857689519154) scale(1 0.10294977483283253)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#ffae00" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#ffae00" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,300.56857689519154) scale(1 0.10294977483283253)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#fd4f02" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="1" stroke="#FFFFFF" stroke-width="1" fill="#fd4f02" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(67,300.56857689519154) scale(1 0.10294977483283253)" style="" clip-path="url(#highcharts-1)"><rect x="45.5" y="-0.5" width="84" height="260" stroke="#FFFFFF" stroke-width="1" fill="#6fd007" rx="0" ry="0"></rect><rect x="220.5" y="-0.5" width="84" height="260" stroke="#FFFFFF" stroke-width="1" fill="#6fd007" rx="0" ry="0"></rect></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(67,68) scale(1 1)"></g></g><text x="214" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:363px;" y="24"><tspan>Purley-FPGA Server SKX/LBG B-Stepping</tspan><tspan dy="21" x="214">Silver Validation Result</tspan><title>Purley-FPGA Server SKX/LBG B-Stepping Silver Validation Result</title></text><g class="highcharts-legend" zIndex="7" transform="translate(74,360)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">NoRun</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#717171"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(90,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Block</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#ffae00"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(163,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Fail</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#fd4f02"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(223,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Pass</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#6fd007"></rect></g></g></g></g><g class="highcharts-axis-labels highcharts-xaxis-labels" zIndex="7"><text x="154.5" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:165px;text-overflow:clip;" text-anchor="middle" transform="translate(0,0)" y="346" opacity="1"><tspan>Power Management</tspan></text><text x="329.5" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:165px;text-overflow:clip;" text-anchor="middle" transform="translate(0,0)" y="346" opacity="1">FPGA</text></g><g class="highcharts-axis-labels highcharts-yaxis-labels" zIndex="7"><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="332" opacity="1">0</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="267" opacity="1">25</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="202" opacity="1">50</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="137" opacity="1">75</text><text x="52" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:131px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="73" opacity="1">100</text></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>\n                        <div id="cases_pie_chart" style="width:28%;float:right;border-left:1px solid #000000" data-highcharts-chart="1"><div class="highcharts-container" id="highcharts-2" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 170px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:&quot;Lucida Grande&quot;, &quot;Lucida Sans Unicode&quot;, Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="170" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-3"><rect x="0" y="0" width="150" height="147"></rect></clipPath></defs><rect x="0" y="0" width="170" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series highcharts-tracker" visibility="visible" zIndex="0.1" transform="translate(10,173) scale(1 1)" style="cursor:pointer;"><path fill="#6fd007" d="M 74.99986530570906 67.01970900852209 A 6.480290992877744 6.480290992877744 0 0 1 78.87088818642366 68.30284731794627 L 75 73.5 A 0 0 0 0 0 75 73.5 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,10)"></path><path fill="#fd4f02" d="M 78.87608340279559 68.30672080406367 A 6.480290992877744 6.480290992877744 0 0 1 78.87088818642366 68.30284731794627 L 75 73.5 A 0 0 0 0 0 75 73.5 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path><path fill="#ffae00" d="M 78.87608340279559 68.30672080406367 A 6.480290992877744 6.480290992877744 0 0 1 78.87088818642366 68.30284731794627 L 75 73.5 A 0 0 0 0 0 75 73.5 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path><path fill="#717171" d="M 78.87608340279559 68.30672080406367 A 6.480290992877744 6.480290992877744 0 0 1 78.87088818642366 68.30284731794627 L 75 73.5 A 0 0 0 0 0 75 73.5 Z" stroke="#FFFFFF" stroke-width="1" stroke-linejoin="round" transform="translate(0,0)"></path></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(10,173) scale(1 1)"></g></g><text x="85" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:106px;" y="24"><tspan>Purley-FPGA</tspan><tspan dy="21" x="85">Server</tspan><tspan dy="21" x="85">SKX/LBG B-</tspan><tspan dy="21" x="85">Stepping</tspan><tspan dy="21" x="85">Silver</tspan><tspan dy="21" x="85">Validation</tspan><tspan dy="21" x="85">Status</tspan><title>Purley-FPGA Server SKX/LBG B-Stepping Silver Validation Status</title></text><g class="highcharts-legend" zIndex="7" transform="translate(23,332)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">Pass</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#6fd007"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(76,3)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Fail</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#fd4f02"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,17)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">Block</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#ffae00"></rect></g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,31)"><text x="21" y="15" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2">NoRun</text><rect x="0" y="4" width="16" height="12" zIndex="3" fill="#717171"></rect></g></g></g></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>\n                        <div style="clear:both;"></div>\n                        <div style="border-top:1px solid #000000" id="cases_history_chart" data-highcharts-chart="2"><div class="highcharts-container" id="highcharts-4" style="position: relative; overflow-x: hidden; overflow-y: hidden; width: 611px; height: 400px; text-align: left; line-height: normal; z-index: 0; "><svg version="1.1" style="font-family:&quot;Lucida Grande&quot;, &quot;Lucida Sans Unicode&quot;, Arial, Helvetica, sans-serif;font-size:12px;" xmlns="http://www.w3.org/2000/svg" width="611" height="400"><desc>Created with Highcharts 4.1.7</desc><defs><clipPath id="highcharts-5"><rect x="0" y="0" width="520" height="242"></rect></clipPath><clipPath id="highcharts-6"><rect x="-99" y="-47" width="152.06694986293587" height="400"></rect></clipPath><clipPath id="highcharts-7"><rect x="0" y="0" width="53.06694986293586" height="242"></rect></clipPath></defs><rect x="0" y="0" width="611" height="400" strokeWidth="0" fill="#FFFFFF" class=" highcharts-background"></rect><g class="highcharts-grid" zIndex="1"></g><g class="highcharts-grid" zIndex="1"><path fill="none" d="M 81 289.5 L 601 289.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 229.5 L 601 229.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 168.5 L 601 168.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 108.5 L 601 108.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path><path fill="none" d="M 81 46.5 L 601 46.5" stroke="#D8D8D8" stroke-width="1" zIndex="1" opacity="1"></path></g><g class="highcharts-axis" zIndex="2"><path fill="none" d="M 145.5 289 L 145.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 210.5 289 L 210.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 275.5 289 L 275.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 340.5 289 L 340.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 405.5 289 L 405.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 470.5 289 L 470.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 535.5 289 L 535.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 601.5 289 L 601.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 80.5 289 L 80.5 299" stroke="#C0D0E0" stroke-width="1" opacity="1"></path><path fill="none" d="M 81 289.5 L 601 289.5" stroke="#C0D0E0" stroke-width="1" zIndex="7" visibility="visible"></path></g><g class="highcharts-axis" zIndex="2"><text x="24" zIndex="7" text-anchor="middle" transform="translate(0,0) rotate(270 24 168)" class=" highcharts-yaxis-title" style="color:#707070;fill:#707070;" visibility="visible" y="168"><tspan>Pass Rate</tspan></text></g><g class="highcharts-series-group" zIndex="3"><g class="highcharts-series" visibility="visible" zIndex="0.1" transform="translate(81,47) scale(1 1)" clip-path="url(#highcharts-7)"><path fill="none" d="M 97.5 21.997800000000012 L 162.5 0 L 227.5 0 L 292.5 0 L 357.5 0 L 422.5 0 L 487.5 0" stroke="#7cb5ec" stroke-width="2" zIndex="1" stroke-linejoin="round" stroke-linecap="round"></path></g><g class="highcharts-markers" visibility="visible" zIndex="0.1" transform="translate(81,47) scale(1 1)" clip-path="url(#highcharts-6)"><path fill="#7cb5ec" d="M 487 -4 C 492.328 -4 492.328 4 487 4 C 481.672 4 481.672 -4 487 -4 Z"></path><path fill="#7cb5ec" d="M 422 -4 C 427.328 -4 427.328 4 422 4 C 416.672 4 416.672 -4 422 -4 Z"></path><path fill="#7cb5ec" d="M 357 -4 C 362.328 -4 362.328 4 357 4 C 351.672 4 351.672 -4 357 -4 Z"></path><path fill="#7cb5ec" d="M 292 -4 C 297.328 -4 297.328 4 292 4 C 286.672 4 286.672 -4 292 -4 Z"></path><path fill="#7cb5ec" d="M 227 -4 C 232.328 -4 232.328 4 227 4 C 221.672 4 221.672 -4 227 -4 Z"></path><path fill="#7cb5ec" d="M 162 -4 C 167.328 -4 167.328 4 162 4 C 156.672 4 156.672 -4 162 -4 Z"></path><path fill="#7cb5ec" d="M 97 17.997800000000012 C 102.328 17.997800000000012 102.328 25.997800000000012 97 25.997800000000012 C 91.672 25.997800000000012 91.672 17.997800000000012 97 17.997800000000012 Z"></path></g></g><text x="306" text-anchor="middle" class="highcharts-title" zIndex="4" style="color:#333333;font-size:18px;fill:#333333;width:547px;" y="24"><tspan>Purley-FPGA Server SKX/LBG B-Stepping Silver Analysis PASS%</tspan></text><g class="highcharts-data-labels" visibility="visible" zIndex="6" transform="translate(81,47) scale(1 1)" opacity="0"><g zIndex="1" style="" transform="translate(77,-1)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>90.91</tspan></text></g><g zIndex="1" style="" transform="translate(147,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(212,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(277,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(342,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(407,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g><g zIndex="1" style="" transform="translate(472,0)"><text x="5" zIndex="1" style="font-size: 11px; font-weight: bold; color: rgb(0, 0, 0); fill: #000000; text-shadow: rgb(255, 255, 255) 0px 0px 6px, rgb(255, 255, 255) 0px 0px 3px; text-rendering: geometricprecision; " y="16"><tspan>100</tspan></text></g></g><g class="highcharts-legend" zIndex="7" transform="translate(271,360)"><g zIndex="1"><g><g class="highcharts-legend-item" zIndex="1" transform="translate(8,3)"><path fill="none" d="M 0 11 L 16 11" stroke="#7cb5ec" stroke-width="2"></path><path fill="#7cb5ec" d="M 8 7 C 13.328 7 13.328 15 8 15 C 2.6719999999999997 15 2.6719999999999997 7 8 7 Z"></path><text x="21" style="color:#333333;font-size:12px;font-weight:bold;cursor:pointer;fill:#333333;" text-anchor="start" zIndex="2" y="15">Silver</text></g></g></g></g><g class="highcharts-axis-labels highcharts-xaxis-labels" zIndex="7"><text x="116.09272486435069" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 116.09272486435069 305)" y="305" opacity="1"><tspan>2016 WW40</tspan></text><text x="181.09272486435069" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 181.09272486435069 305)" y="305" opacity="1"><tspan>2016 WW42</tspan></text><text x="246.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 246.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW43</tspan></text><text x="311.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 311.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW44</tspan></text><text x="376.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 376.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW45</tspan></text><text x="441.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 441.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW46</tspan></text><text x="506.09272486435066" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 506.09272486435066 305)" y="305" opacity="1"><tspan>2016 WW47</tspan></text><text x="571.0927248643507" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:400px;text-overflow:ellipsis;" text-anchor="end" transform="translate(0,0) rotate(-45 571.0927248643507 305)" y="305" opacity="1"><tspan>2016 WW48</tspan></text></g><g class="highcharts-axis-labels highcharts-yaxis-labels" zIndex="7"><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="294" opacity="1"><tspan>0 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="233" opacity="1"><tspan>25 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="173" opacity="1"><tspan>50 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="112" opacity="1"><tspan>75 %</tspan></text><text x="66" style="color:#606060;cursor:default;font-size:11px;fill:#606060;width:192px;text-overflow:clip;" text-anchor="end" transform="translate(0,0)" y="52" opacity="1"><tspan>100 %</tspan></text></g><g class="highcharts-tooltip" zIndex="8" style="cursor:default;padding:0;white-space:nowrap;" transform="translate(0,-9999)"><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.049999999999999996" stroke-width="5" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.09999999999999999" stroke-width="3" transform="translate(1, 1)"></path><path fill="none" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5" isShadow="true" stroke="black" stroke-opacity="0.15" stroke-width="1" transform="translate(1, 1)"></path><path fill="rgba(249, 249, 249, .85)" d="M 3.5 0.5 L 13.5 0.5 C 16.5 0.5 16.5 0.5 16.5 3.5 L 16.5 13.5 C 16.5 16.5 16.5 16.5 13.5 16.5 L 3.5 16.5 C 0.5 16.5 0.5 16.5 0.5 13.5 L 0.5 3.5 C 0.5 0.5 0.5 0.5 3.5 0.5"></path><text x="8" zIndex="1" style="font-size:12px;color:#333333;fill:#333333;" y="20"></text></g></svg></div></div>\n                    </div>\n\n                <br>\n                \n\n                </div>\n            </div>\n            \n            <script>\n                document.getElementById("PlatformIntegrationValidationResultBtn").setAttribute("class","CollapseBtn not-collapsed collapsed")\n                document.getElementById("collapsePlatformIntegrationValidationResult").setAttribute("class","panel-collapse collapse ")\n            </script>\n            \n        </div>\n    \n    \n        <br>\n        <br>\n    </div>\n\n</div>\n\n</body></html>\n'
p0
.