
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000796                       # Number of seconds simulated
sim_ticks                                   795604000                       # Number of ticks simulated
final_tick                               2255234752500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               37598616                       # Simulator instruction rate (inst/s)
host_op_rate                                 37598500                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              305294356                       # Simulator tick rate (ticks/s)
host_mem_usage                                 728848                       # Number of bytes of host memory used
host_seconds                                     2.61                       # Real time elapsed on the host
sim_insts                                    97982291                       # Number of instructions simulated
sim_ops                                      97982291                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       311424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       176960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             488384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       311424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        311424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        62656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           62656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         4866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         2765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7631                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           979                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                979                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    391430913                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    222422210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             613853123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    391430913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        391430913                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        78752746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             78752746                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        78752746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    391430913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    222422210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            692605869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        7632                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        979                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      979                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 485440                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   61376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  488448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                62656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                77                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               37                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     795560000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7632                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  979                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2923                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    186.635648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   125.862888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   211.829215                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1420     48.58%     48.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          844     28.87%     77.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          277      9.48%     86.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          129      4.41%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           80      2.74%     94.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      1.30%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      1.13%     96.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           27      0.92%     97.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           75      2.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2923                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           57                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     132.368421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    120.685561                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     56.556114                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             1      1.75%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             2      3.51%      5.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      7.02%     12.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      1.75%     14.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             4      7.02%     21.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            4      7.02%     28.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7     12.28%     40.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           18     31.58%     71.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      7.02%     78.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            4      7.02%     85.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      5.26%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      1.75%     92.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      1.75%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      1.75%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      1.75%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            1      1.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            57                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.824561                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.782993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.226534                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               37     64.91%     64.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               16     28.07%     92.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.51%     96.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      1.75%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     95739000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               237957750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   37925000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12622.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31372.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       610.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        77.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    613.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     78.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.77                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5154                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     464                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                47.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      92388.81                       # Average gap between requests
system.mem_ctrls.pageHitRate                    65.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  9639000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  5259375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26184600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                3700080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            482889465                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             53087250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              632632890                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            796.308034                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     85591500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     682359750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 12458880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  6798000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                32822400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2514240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             51873120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            515016090                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             24906000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              646388730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            813.622793                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     38950750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      26520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     729583250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                       2781                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                      635     49.15%     49.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.08%     49.23% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                     656     50.77%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 1292                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                       633     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.08%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                      633     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  1267                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0                712814500     89.69%     89.69% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 1232500      0.16%     89.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31                80676000     10.15%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total            794723000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.996850                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.964939                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.980650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      5.56%      5.56% # number of syscalls executed
system.cpu.kern.syscall::3                          2     11.11%     16.67% # number of syscalls executed
system.cpu.kern.syscall::6                          2     11.11%     27.78% # number of syscalls executed
system.cpu.kern.syscall::17                         1      5.56%     33.33% # number of syscalls executed
system.cpu.kern.syscall::19                         1      5.56%     38.89% # number of syscalls executed
system.cpu.kern.syscall::33                         1      5.56%     44.44% # number of syscalls executed
system.cpu.kern.syscall::45                         3     16.67%     61.11% # number of syscalls executed
system.cpu.kern.syscall::48                         1      5.56%     66.67% # number of syscalls executed
system.cpu.kern.syscall::59                         1      5.56%     72.22% # number of syscalls executed
system.cpu.kern.syscall::71                         4     22.22%     94.44% # number of syscalls executed
system.cpu.kern.syscall::74                         1      5.56%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                     18                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   118      8.10%      8.10% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.41%      8.51% # number of callpals executed
system.cpu.kern.callpal::swpipl                  1107     75.98%     84.49% # number of callpals executed
system.cpu.kern.callpal::rdps                       3      0.21%     84.69% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.07%     84.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.07%     84.83% # number of callpals executed
system.cpu.kern.callpal::rti                      184     12.63%     97.46% # number of callpals executed
system.cpu.kern.callpal::callsys                   33      2.26%     99.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   1457                       # number of callpals executed
system.cpu.kern.mode_switch::kernel               302                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 181                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 181                      
system.cpu.kern.mode_good::user                   181                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.599338                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.749482                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel          538875500     67.81%     67.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            255840500     32.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      118                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements             18297                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              198951                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18297                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.873422                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    28.495841                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data   483.504159                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.055656                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.944344                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          431                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1178629                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1178629                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       132590                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          132590                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        58811                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          58811                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data         2226                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2226                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         2378                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2378                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       191401                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           191401                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       191401                       # number of overall hits
system.cpu.dcache.overall_hits::total          191401                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data        26229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26229                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data        67453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        67453                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          396                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          396                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data        93682                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          93682                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data        93682                       # number of overall misses
system.cpu.dcache.overall_misses::total         93682                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data    741379252                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    741379252                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   1061716204                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1061716204                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     10836750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     10836750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data   1803095456                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1803095456                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data   1803095456                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1803095456                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       158819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       158819                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data       126264                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       126264                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         2622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2622                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2378                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       285083                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       285083                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       285083                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       285083                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.165150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.165150                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.534222                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.534222                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.151030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.151030                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.328613                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.328613                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.328613                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.328613                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 28265.631629                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28265.631629                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 15740.088714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15740.088714                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 27365.530303                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 27365.530303                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 19246.978673                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19246.978673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 19246.978673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19246.978673                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        43174                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          135                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4208                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.259981                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          135                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        13138                       # number of writebacks
system.cpu.dcache.writebacks::total             13138                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        17250                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        17250                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        58349                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58349                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          174                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data        75599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        75599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data        75599                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        75599                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data         8979                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8979                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data         9104                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         9104                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          222                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data        18083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18083                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data        18083                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18083                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    264361250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    264361250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    146086802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    146086802                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      5028000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      5028000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data    410448052                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    410448052                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data    410448052                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    410448052                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total       223500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total       223500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.072103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.072103                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.084668                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.084668                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.063431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.063431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063431                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 29442.170620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29442.170620                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 16046.441344                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16046.441344                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 22648.648649                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22648.648649                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 22698.006525                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22698.006525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 22698.006525                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22698.006525                       # average overall mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10534                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.895991                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              361137                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             10534                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.282988                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    25.001160                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   486.894831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.048830                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.950966                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            332817                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           332817                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       148618                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          148618                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       148618                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           148618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       148618                       # number of overall hits
system.cpu.icache.overall_hits::total          148618                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        12520                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12520                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        12520                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12520                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        12520                       # number of overall misses
system.cpu.icache.overall_misses::total         12520                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst    569858986                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    569858986                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst    569858986                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    569858986                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst    569858986                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    569858986                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       161138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       161138                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       161138                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       161138                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       161138                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       161138                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.077697                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.077697                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.077697                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.077697                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.077697                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.077697                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 45515.893450                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45515.893450                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 45515.893450                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45515.893450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 45515.893450                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45515.893450                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2681                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                53                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.584906                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         1977                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1977                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         1977                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1977                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         1977                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1977                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        10543                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10543                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        10543                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10543                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        10543                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10543                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst    461059508                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    461059508                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst    461059508                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    461059508                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst    461059508                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    461059508                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.065428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.065428                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.065428                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.065428                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.065428                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.065428                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 43731.339088                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43731.339088                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 43731.339088                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43731.339088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 43731.339088                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43731.339088                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                   1                       # Transaction distribution
system.iobus.trans_dist::WriteResp                  1                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                       2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                        8                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                 2000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy                1000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      7750                       # number of replacements
system.l2.tags.tagsinuse                 16227.900952                       # Cycle average of tags in use
system.l2.tags.total_refs                       15629                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7750                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.016645                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9817.796969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        989.305617                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       4052.124765                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst   928.538951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   440.134651                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.599231                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.060382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.247322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.056674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.026864                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990472                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16041                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          644                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4719                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          845                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979065                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    688382                       # Number of tag accesses
system.l2.tags.data_accesses                   688382                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst         5663                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data         6988                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   12651                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            13138                       # number of Writeback hits
system.l2.Writeback_hits::total                 13138                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data         8544                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8544                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          5663                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         15532                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21195                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         5663                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        15532                       # number of overall hits
system.l2.overall_hits::total                   21195                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         4867                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         2210                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7077                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data          556                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 556                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         4867                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         2766                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7633                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         4867                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         2766                       # number of overall misses
system.l2.overall_misses::total                  7633                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst    390921000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    185440250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       576361250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data     45507750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      45507750                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst    390921000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    230948000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        621869000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst    390921000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    230948000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       621869000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        10530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data         9198                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               19728                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        13138                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             13138                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                7                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data         9100                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9100                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        10530                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data        18298                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28828                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        10530                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data        18298                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28828                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.462203                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.240270                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.358729                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.714286                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.061099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.061099                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.462203                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.151164                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264777                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.462203                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.151164                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264777                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 80320.731457                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 83909.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 81441.465310                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 81848.471223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81848.471223                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 80320.731457                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 83495.300072                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81471.112276                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 80320.731457                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 83495.300072                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81471.112276                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  979                       # number of writebacks
system.l2.writebacks::total                       979                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         4867                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         2210                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7077                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data          556                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            556                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         4867                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         2766                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7633                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         4867                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         2766                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7633                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data            1                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total            1                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data            1                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total            1                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    329918000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    157802750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    487720750                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        90004                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     38598250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     38598250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    329918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    196401000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    526319000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    329918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    196401000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    526319000                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total       210500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data       210500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total       210500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.462203                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.240270                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.358729                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.061099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061099                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.462203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.151164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264777                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.462203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.151164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264777                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 67786.726937                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 71403.959276                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 68916.313410                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18000.800000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 69421.312950                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69421.312950                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 67786.726937                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 71005.422993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68953.098389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 67786.726937                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 71005.422993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68953.098389                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total       210500                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total       210500                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                7077                       # Transaction distribution
system.membus.trans_dist::ReadResp               7074                       # Transaction distribution
system.membus.trans_dist::WriteReq                  1                       # Transaction distribution
system.membus.trans_dist::WriteResp                 1                       # Transaction distribution
system.membus.trans_dist::Writeback               979                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq               556                       # Transaction distribution
system.membus.trans_dist::ReadExResp              556                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        16251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        16255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       550976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       550984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  550984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              8618                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                    8618    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8618                       # Request fanout histogram
system.membus.reqLayer0.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14654000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40827996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          241381                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       201894                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        11008                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       172004                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits           80520                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     46.812865                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           13899                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          446                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               181371                       # DTB read hits
system.switch_cpus.dtb.read_misses               3029                       # DTB read misses
system.switch_cpus.dtb.read_acv                    22                       # DTB read access violations
system.switch_cpus.dtb.read_accesses            59126                       # DTB read accesses
system.switch_cpus.dtb.write_hits              136570                       # DTB write hits
system.switch_cpus.dtb.write_misses              1177                       # DTB write misses
system.switch_cpus.dtb.write_acv                   57                       # DTB write access violations
system.switch_cpus.dtb.write_accesses           25236                       # DTB write accesses
system.switch_cpus.dtb.data_hits               317941                       # DTB hits
system.switch_cpus.dtb.data_misses               4206                       # DTB misses
system.switch_cpus.dtb.data_acv                    79                       # DTB access violations
system.switch_cpus.dtb.data_accesses            84362                       # DTB accesses
system.switch_cpus.itb.fetch_hits               57912                       # ITB hits
system.switch_cpus.itb.fetch_misses               932                       # ITB misses
system.switch_cpus.itb.fetch_acv                   24                       # ITB acv
system.switch_cpus.itb.fetch_accesses           58844                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                  1591208                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       389232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                1251834                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              241381                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches        94419                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                731225                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           31662                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                  1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         1467                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        18649                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          110                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            161138                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          7173                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1156515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.082419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.428252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           923777     79.88%     79.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            14593      1.26%     81.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            27555      2.38%     83.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            17682      1.53%     85.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4            45103      3.90%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5             9931      0.86%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            18043      1.56%     91.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7             7888      0.68%     92.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            91943      7.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1156515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.151697                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.786719                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           298264                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles        660036                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            149708                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         34003                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          14503                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        11167                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          1357                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        1062737                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          4315                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          14503                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           316068                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          140058                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles       384888                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            165100                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        135897                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        1009033                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          1450                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          24245                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           8250                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          69269                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands       673821                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       1293594                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      1290365                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups         2812                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps        494065                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           179754                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts        31929                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3575                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            225646                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       189052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       146804                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads        34150                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21248                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded             922949                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded        27145                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued            870260                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1473                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       222587                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       126335                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        18407                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1156515                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.752485                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.427889                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       798689     69.06%     69.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       142924     12.36%     81.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        71111      6.15%     87.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        59062      5.11%     92.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        43602      3.77%     96.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        21819      1.89%     98.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        12838      1.11%     99.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7         4363      0.38%     99.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         2107      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1156515                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            1316      4.47%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      4.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          15610     52.97%     57.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         12543     42.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          460      0.05%      0.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        514727     59.15%     59.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          747      0.09%     59.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     59.29% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         1240      0.14%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv          230      0.03%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       193756     22.26%     81.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       139769     16.06%     97.78% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        19331      2.22%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         870260                       # Type of FU issued
system.switch_cpus.iq.rate                   0.546918                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               29469                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.033862                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads      2919250                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      1169110                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       825838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads         8726                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes         4492                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses         4133                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses         894712                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses            4557                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads         7346                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        50662                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation          954                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        17977                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        16652                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          14503                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           88710                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         15889                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts       969809                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts         4185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        189052                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts       146804                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts        21792                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1078                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         14615                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents          954                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect         3664                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         9942                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        13606                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts        857451                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        185574                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12808                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                 19715                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               323747                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           117203                       # Number of branches executed
system.switch_cpus.iew.exec_stores             138173                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.538868                       # Inst execution rate
system.switch_cpus.iew.wb_sent                 837239                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count                829971                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers            400608                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers            535798                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.521598                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.747685                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       218569                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         8738                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        12461                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1118156                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.663751                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.639621                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       845348     75.60%     75.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       128144     11.46%     87.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        50619      4.53%     91.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        19367      1.73%     93.32% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        24277      2.17%     95.49% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5         7764      0.69%     96.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         8674      0.78%     96.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         4982      0.45%     97.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8        28981      2.59%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1118156                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts       742177                       # Number of instructions committed
system.switch_cpus.commit.committedOps         742177                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 267217                       # Number of memory references committed
system.switch_cpus.commit.loads                138390                       # Number of loads committed
system.switch_cpus.commit.membars                4188                       # Number of memory barriers committed
system.switch_cpus.commit.branches              98762                       # Number of branches committed
system.switch_cpus.commit.fp_insts               3890                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts            712953                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls         7884                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        15135      2.04%      2.04% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       433792     58.45%     60.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          720      0.10%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     60.58% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd         1218      0.16%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     60.75% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv          230      0.03%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       142578     19.21%     79.99% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       129173     17.40%     97.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        19331      2.60%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       742177                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events         28981                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              2032708                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1960247                       # The number of ROB writes
system.switch_cpus.timesIdled                    6262                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                  434693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts              727502                       # Number of Instructions Simulated
system.switch_cpus.committedOps                727502                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.187221                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.187221                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.457201                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.457201                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          1140674                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          572092                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads              2721                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes             2481                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads           25424                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          15006                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              19741                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             19738                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                 1                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp                1                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            13138                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              7                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9100                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9100                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        21071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 70821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       673792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2011848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2685640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              13                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            41987                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  41987    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              41987                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34132000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16775740                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          27909503                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017821                       # Number of seconds simulated
sim_ticks                                 17820856000                       # Number of ticks simulated
final_tick                               2273783225500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                5073483                       # Simulator instruction rate (inst/s)
host_op_rate                                  5073481                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              869367086                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734992                       # Number of bytes of host memory used
host_seconds                                    20.50                       # Real time elapsed on the host
sim_insts                                   103999502                       # Number of instructions simulated
sim_ops                                     103999502                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst       815552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data      5986304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6801856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst       815552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        815552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      6688384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6688384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst        12743                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data        93536                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              106279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        104506                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             104506                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     45763907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    335915626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             381679533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     45763907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         45763907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       375312162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            375312162                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       375312162                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     45763907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    335915626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            756991696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      106279                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     129658                       # Number of write requests accepted
system.mem_ctrls.readBursts                    106279                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   129658                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6796928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4928                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7225600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6801856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8298112                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     77                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 16756                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           62                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             7237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6939                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        54                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   17820868500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                106279                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               129658                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   36648                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   22597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   20911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    221                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        29756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    471.278398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   280.008528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.371589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8053     27.06%     27.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4917     16.52%     43.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2746      9.23%     52.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1395      4.69%     57.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1535      5.16%     62.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          994      3.34%     66.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1470      4.94%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          754      2.53%     73.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         7892     26.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        29756                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5485                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.369006                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.033731                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           5085     92.71%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63           272      4.96%     97.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            42      0.77%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           30      0.55%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           17      0.31%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.16%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           10      0.18%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            6      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.11%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.02%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5485                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.583409                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.206529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     35.999152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          5329     97.16%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            44      0.80%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            16      0.29%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             6      0.11%     98.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             7      0.13%     98.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            5      0.09%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            5      0.09%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            9      0.16%     98.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            8      0.15%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            8      0.15%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.04%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            6      0.11%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.02%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.02%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.02%     99.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            1      0.02%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.04%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335           10      0.18%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            3      0.05%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            4      0.07%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            7      0.13%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.02%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            2      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.02%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5485                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3089718092                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              5081005592                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  531010000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29092.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47842.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       381.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       405.46                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    381.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    465.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.15                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      32.21                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    91935                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   97412                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.57                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      75532.32                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                126244440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 68883375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               455871000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              384886080                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           1263263040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4827211155                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           7370387250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            14496746340                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            749.522658                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  12039330814                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     595140000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5188138686                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                138332880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 75479250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               478576800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              357041520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           1263263040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4925027430                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           7284583500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            14522304420                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            750.844083                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  11948514500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     595140000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    5279058250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      125                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                      13546                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     3436     42.68%     42.68% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      40      0.50%     43.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      18      0.22%     43.40% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    4556     56.60%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 8050                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      3433     49.58%     49.58% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       40      0.58%     50.16% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       18      0.26%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     3433     49.58%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  6924                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              16703886000     93.73%     93.73% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                29922000      0.17%     93.89% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 9149500      0.05%     93.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1079070000      6.05%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          17822027500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999127                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.753512                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.860124                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2                          1      0.47%      0.47% # number of syscalls executed
system.cpu.kern.syscall::3                          4      1.90%      2.37% # number of syscalls executed
system.cpu.kern.syscall::4                          4      1.90%      4.27% # number of syscalls executed
system.cpu.kern.syscall::6                          1      0.47%      4.74% # number of syscalls executed
system.cpu.kern.syscall::17                        89     42.18%     46.92% # number of syscalls executed
system.cpu.kern.syscall::19                         4      1.90%     48.82% # number of syscalls executed
system.cpu.kern.syscall::45                         2      0.95%     49.76% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.47%     50.24% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.47%     50.71% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.47%     51.18% # number of syscalls executed
system.cpu.kern.syscall::71                       100     47.39%     98.58% # number of syscalls executed
system.cpu.kern.syscall::144                        1      0.47%     99.05% # number of syscalls executed
system.cpu.kern.syscall::256                        1      0.47%     99.53% # number of syscalls executed
system.cpu.kern.syscall::257                        1      0.47%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    211                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   203      2.03%      2.03% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.10%      2.13% # number of callpals executed
system.cpu.kern.callpal::swpipl                  6893     68.85%     70.97% # number of callpals executed
system.cpu.kern.callpal::rdps                     212      2.12%     73.09% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.01%     73.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.01%     73.11% # number of callpals executed
system.cpu.kern.callpal::rti                     1099     10.98%     84.09% # number of callpals executed
system.cpu.kern.callpal::callsys                  237      2.37%     86.46% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.03%     86.49% # number of callpals executed
system.cpu.kern.callpal::rdunique                1352     13.50%     99.99% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.01%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  10012                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              1248                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1042                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  54                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1062                      
system.cpu.kern.mode_good::user                  1042                      
system.cpu.kern.mode_good::idle                    20                      
system.cpu.kern.mode_switch_good::kernel     0.850962                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.370370                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.906143                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         4634415000     26.00%     26.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1311163500      7.36%     33.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          11876449000     66.64%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      203                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements            142096                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1283134                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            142096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.030050                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          466                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8875380                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8875380                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       738614                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          738614                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data       506606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         506606                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        14555                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        14555                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        15448                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        15448                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data      1245220                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1245220                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data      1245220                       # number of overall hits
system.cpu.dcache.overall_hits::total         1245220                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data       137112                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        137112                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       769129                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       769129                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         1856                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1856                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data       906241                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         906241                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data       906241                       # number of overall misses
system.cpu.dcache.overall_misses::total        906241                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data   2323301499                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2323301499                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  60422590075                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  60422590075                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data     33848435                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     33848435                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        13000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data  62745891574                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  62745891574                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data  62745891574                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  62745891574                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       875726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       875726                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data      1275735                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1275735                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        16411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        16411                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        15449                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        15449                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data      2151461                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2151461                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data      2151461                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2151461                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.156570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.156570                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.602891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.602891                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.113095                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.113095                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000065                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000065                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.421221                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.421221                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.421221                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.421221                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 16944.552621                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16944.552621                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 78559.760554                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78559.760554                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 18237.303341                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 18237.303341                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data        13000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        13000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 69237.533475                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69237.533475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 69237.533475                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69237.533475                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3917044                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             57850                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.710354                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          168                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       127375                       # number of writebacks
system.cpu.dcache.writebacks::total            127375                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data        96296                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        96296                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       669005                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       669005                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data          652                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          652                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data       765301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       765301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data       765301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       765301                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data        40816                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40816                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       100124                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       100124                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         1204                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1204                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data       140940                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       140940                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data       140940                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       140940                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data          740                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          740                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1470                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1470                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data    869848259                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    869848259                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   9193007402                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9193007402                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data     20155815                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     20155815                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        11500                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  10062855661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10062855661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  10062855661                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10062855661                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    143970500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    143970500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    131949500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    131949500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    275920000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    275920000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.046608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.046608                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.078483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.078483                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.073365                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.073365                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000065                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.065509                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.065509                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.065509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.065509                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 21311.452837                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21311.452837                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 91816.221905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91816.221905                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 16740.710133                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16740.710133                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        11500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 71398.152838                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71398.152838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 71398.152838                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71398.152838                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 197219.863014                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 197219.863014                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 178310.135135                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 178310.135135                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 187700.680272                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 187700.680272                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             83196                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.765305                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              835060                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             83196                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.037261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.765305                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1951718                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1951718                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       844873                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          844873                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       844873                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           844873                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       844873                       # number of overall hits
system.cpu.icache.overall_hits::total          844873                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst        89369                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89369                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst        89369                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89369                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst        89369                       # number of overall misses
system.cpu.icache.overall_misses::total         89369                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst   2223729838                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2223729838                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst   2223729838                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2223729838                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst   2223729838                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2223729838                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       934242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       934242                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       934242                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       934242                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       934242                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       934242                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.095659                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.095659                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.095659                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.095659                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.095659                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.095659                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 24882.563730                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24882.563730                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 24882.563730                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24882.563730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 24882.563730                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24882.563730                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1807                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                49                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    36.877551                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst         6135                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         6135                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst         6135                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         6135                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst         6135                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         6135                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst        83234                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        83234                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst        83234                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        83234                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst        83234                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        83234                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst   1893669336                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1893669336                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst   1893669336                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1893669336                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst   1893669336                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1893669336                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.089093                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.089093                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.089093                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.089093                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.089093                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.089093                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 22751.151404                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22751.151404                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 22751.151404                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 22751.151404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 22751.151404                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22751.151404                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 192                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1609728                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        201                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  796                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 796                       # Transaction distribution
system.iobus.trans_dist::WriteReq               25892                       # Transaction distribution
system.iobus.trans_dist::WriteResp                740                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1040                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1536                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2940                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        50436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   53376                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          520                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2672                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1610256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1612928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               204000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                42000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               56000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              660000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1248000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           146795633                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.8                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2200000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            25301028                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.iocache.tags.replacements                25218                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                25218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               226962                       # Number of tag accesses
system.iocache.tags.data_accesses              226962                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        25152                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        25152                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           66                       # number of demand (read+write) misses
system.iocache.demand_misses::total                66                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           66                       # number of overall misses
system.iocache.overall_misses::total               66                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      7962968                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7962968                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   5395752637                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   5395752637                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      7962968                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      7962968                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      7962968                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      7962968                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        25152                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           66                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              66                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           66                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             66                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120651.030303                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120651.030303                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 214525.788685                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 214525.788685                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120651.030303                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120651.030303                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120651.030303                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120651.030303                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         46695                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 6662                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     7.009156                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           25152                       # number of writebacks
system.iocache.writebacks::total                25152                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        25152                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           66                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           66                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           66                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           66                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      4496968                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4496968                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   4087792693                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   4087792693                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      4496968                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      4496968                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      4496968                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      4496968                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68135.878788                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68135.878788                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 162523.564448                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 162523.564448                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68135.878788                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68135.878788                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68135.878788                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68135.878788                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    101677                       # number of replacements
system.l2.tags.tagsinuse                 14997.385516                       # Cycle average of tags in use
system.l2.tags.total_refs                      311170                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    101677                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.060377                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8102.571403                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        451.996638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2249.669567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  2787.028605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  1406.119304                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.494542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.027588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.137309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.170107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.085823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.915368                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16250                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          132                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1007                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        14636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991821                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5849928                       # Number of tag accesses
system.l2.tags.data_accesses                  5849928                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst        70424                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data        37027                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  107451                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           127375                       # number of Writeback hits
system.l2.Writeback_hits::total                127375                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data        11501                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11501                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst         70424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data         48528                       # number of demand (read+write) hits
system.l2.demand_hits::total                   118952                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst        70424                       # number of overall hits
system.l2.overall_hits::switch_cpus.data        48528                       # number of overall hits
system.l2.overall_hits::total                  118952                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst        12752                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data         4991                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 17743                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           30                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 30                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data        88581                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               88581                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst        12752                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data        93572                       # number of demand (read+write) misses
system.l2.demand_misses::total                 106324                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst        12752                       # number of overall misses
system.l2.overall_misses::switch_cpus.data        93572                       # number of overall misses
system.l2.overall_misses::total                106324                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst   1069583844                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data    452666314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1522250158                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data        62998                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        62998                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   8959886468                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8959886468                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst   1069583844                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data   9412552782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      10482136626                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst   1069583844                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data   9412552782                       # number of overall miss cycles
system.l2.overall_miss_latency::total     10482136626                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst        83176                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data        42018                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              125194                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       127375                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            127375                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               44                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       100082                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100082                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst        83176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data       142100                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               225276                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst        83176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data       142100                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              225276                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.153313                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.118782                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.141724                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.681818                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.681818                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.885084                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.885084                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.153313                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.658494                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.471972                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.153313                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.658494                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.471972                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 83875.771957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 90696.516530                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 85794.406696                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  2099.933333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2099.933333                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 101149.077884                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101149.077884                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 83875.771957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 100591.552836                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98586.740773                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 83875.771957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 100591.552836                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98586.740773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                79355                       # number of writebacks
system.l2.writebacks::total                     79355                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst        12752                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data         4991                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            17743                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           30                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            30                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data        88581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          88581                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst        12752                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data        93572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            106324                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst        12752                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data        93572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           106324                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          730                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          730                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data          740                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          740                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1470                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1470                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst    909554156                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data    390088186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1299642342                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       539524                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       539524                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   7868444532                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7868444532                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst    909554156                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data   8258532718                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9168086874                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst    909554156                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data   8258532718                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9168086874                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    133750500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    133750500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    122329500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    122329500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    256080000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    256080000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.153313                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.118782                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.141724                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.681818                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.681818                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.885084                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.885084                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.153313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.658494                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.471972                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.153313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.658494                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.471972                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71326.392409                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 78158.322180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 73248.173477                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17984.133333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17984.133333                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 88827.677854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88827.677854                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 71326.392409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 88258.589300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86227.821320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 71326.392409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 88258.589300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86227.821320                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 183219.863014                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 183219.863014                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 165310.135135                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 165310.135135                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 174204.081633                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 174204.081633                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               18535                       # Transaction distribution
system.membus.trans_dist::ReadResp              18535                       # Transaction distribution
system.membus.trans_dist::WriteReq                740                       # Transaction distribution
system.membus.trans_dist::WriteResp               740                       # Transaction distribution
system.membus.trans_dist::Writeback            104506                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        25152                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        25152                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               62                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              62                       # Transaction distribution
system.membus.trans_dist::ReadExReq             88549                       # Transaction distribution
system.membus.trans_dist::ReadExResp            88549                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        75522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        75522                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2940                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       292045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       294987                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 370509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      3219456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      3219456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11880576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11883248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15102704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoop_fanout::samples            237598                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  237598    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              237598                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2592000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           782352926                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           25526972                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          559746602                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         1050078                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       823880                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        33285                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       669904                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          437074                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     65.244274                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           91245                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1923                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits               982907                       # DTB read hits
system.switch_cpus.dtb.read_misses               5231                       # DTB read misses
system.switch_cpus.dtb.read_acv                    39                       # DTB read access violations
system.switch_cpus.dtb.read_accesses           422375                       # DTB read accesses
system.switch_cpus.dtb.write_hits             1319135                       # DTB write hits
system.switch_cpus.dtb.write_misses              5097                       # DTB write misses
system.switch_cpus.dtb.write_acv                   70                       # DTB write access violations
system.switch_cpus.dtb.write_accesses          320423                       # DTB write accesses
system.switch_cpus.dtb.data_hits              2302042                       # DTB hits
system.switch_cpus.dtb.data_misses              10328                       # DTB misses
system.switch_cpus.dtb.data_acv                   109                       # DTB access violations
system.switch_cpus.dtb.data_accesses           742798                       # DTB accesses
system.switch_cpus.itb.fetch_hits              342429                       # ITB hits
system.switch_cpus.itb.fetch_misses              7811                       # ITB misses
system.switch_cpus.itb.fetch_acv                  139                       # ITB acv
system.switch_cpus.itb.fetch_accesses          350240                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles                 12240237                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles      2701327                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                7211232                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches             1050078                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       528319                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles               7458105                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles          107686                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                170                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles         2647                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       542650                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        19236                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines            934243                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes         27130                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples     10778058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.669066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.986732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          9462061     87.79%     87.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            85185      0.79%     88.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           110100      1.02%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            92054      0.85%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           305464      2.83%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            61075      0.57%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            70201      0.65%     94.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            54096      0.50%     95.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           537822      4.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     10778058                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.085789                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.589142                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles          1995289                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       7666004                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            808044                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles        259110                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          49611                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved        72729                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4287                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts        6662101                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts         13566                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles          49611                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles          2117939                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         3609813                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles      2335986                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            945664                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       1719045                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        6478469                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3413                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          47046                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          17055                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        1427610                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      3863118                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups       8326522                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      8194844                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups       119366                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       3345489                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps           517605                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts       172080                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        19817                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           1736874                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       993168                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1358753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads       139162                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        98604                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            5836024                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded       135005                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           5747999                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued        10433                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       670384                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       322661                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved        83497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples     10778058                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.533306                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.336893                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8613785     79.92%     79.92% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       845447      7.84%     87.76% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       374428      3.47%     91.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       316057      2.93%     94.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       235753      2.19%     96.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       199192      1.85%     98.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       110623      1.03%     99.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        59369      0.55%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        23404      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     10778058                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13155      6.40%      6.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              4      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.40% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             9      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             2      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             1      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            2      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          69911     34.01%     40.41% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        122494     59.59%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        22327      0.39%      0.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3180477     55.33%     55.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         7377      0.13%     55.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     55.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        58220      1.01%     56.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp          213      0.00%     56.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        33664      0.59%     57.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult          508      0.01%     57.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv        11166      0.19%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1024691     17.83%     75.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1332340     23.18%     98.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess        77016      1.34%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        5747999                       # Type of FU issued
system.switch_cpus.iq.rate                   0.469599                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt              205578                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.035765                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     22138426                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      6467334                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      5444641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads       351641                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes       177893                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       175193                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        5755074                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses          176176                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        45778                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads       136867                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          299                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         3859                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores        65730                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          805                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        77857                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          49611                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles          360114                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       3209796                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      6364002                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        14424                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        993168                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts      1358753                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       107490                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           3340                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       3206041                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         3859                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        14633                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        31279                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        45912                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       5704992                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        991616                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        43007                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                392973                       # number of nop insts executed
system.switch_cpus.iew.exec_refs              2316577                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           683318                       # Number of branches executed
system.switch_cpus.iew.exec_stores            1324961                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.466085                       # Inst execution rate
system.switch_cpus.iew.wb_sent                5640044                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               5619834                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           2316471                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           2964546                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.459128                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.781391                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       682110                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls        51508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        42599                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples     10660218                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.531043                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.556029                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8837210     82.90%     82.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       743927      6.98%     89.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       285669      2.68%     92.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       156051      1.46%     94.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       214533      2.01%     96.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        61419      0.58%     96.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        55535      0.52%     97.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        67813      0.64%     97.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       238061      2.23%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     10660218                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      5661034                       # Number of instructions committed
system.switch_cpus.commit.committedOps        5661034                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                2149314                       # Number of memory references committed
system.switch_cpus.commit.loads                856291                       # Number of loads committed
system.switch_cpus.commit.membars               22118                       # Number of memory barriers committed
system.switch_cpus.commit.branches             635067                       # Number of branches committed
system.switch_cpus.commit.fp_insts             174684                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           5136079                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        68806                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass       382743      6.76%      6.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      2917793     51.54%     58.30% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         7147      0.13%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd        57959      1.02%     59.45% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp          169      0.00%     59.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt        33644      0.59%     60.05% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult          460      0.01%     60.06% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv        11164      0.20%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       878409     15.52%     75.77% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1294532     22.87%     98.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess        77014      1.36%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      5661034                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        238061                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads             16719301                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            12805080                       # The number of ROB writes
system.switch_cpus.timesIdled                   46771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                 1462179                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles             23401475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts             5300618                       # Number of Instructions Simulated
system.switch_cpus.committedOps               5300618                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.309209                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.309209                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.433049                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.433049                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          7802029                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         3474558                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads            118123                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           116268                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads          364825                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          84688                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             126048                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            126012                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               740                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              740                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           127375                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        25185                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              44                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             45                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100082                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100082                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       166410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       414636                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                581046                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      5323264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     17250992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22574256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           25343                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           379475                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.066542                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.249227                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 354224     93.35%     93.35% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  25251      6.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             379475                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          304857000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            51000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         127362662                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224100232                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.626185                       # Number of seconds simulated
sim_ticks                                626185216500                       # Number of ticks simulated
final_tick                               2899968442000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 648457                       # Simulator instruction rate (inst/s)
host_op_rate                                   648457                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              158433025                       # Simulator tick rate (ticks/s)
host_mem_usage                                 746256                       # Number of bytes of host memory used
host_seconds                                  3952.37                       # Real time elapsed on the host
sim_insts                                  2562937372                       # Number of instructions simulated
sim_ops                                    2562937372                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     73008256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     55715008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          128723264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     73008256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      73008256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     24939520                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        24939520                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      1140754                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       870547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2011301                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        389680                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             389680                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst    116592111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data     88975285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             205567395                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst    116592111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        116592111                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        39827705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39827705                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        39827705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst    116592111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data     88975285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            245395100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2011301                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     435888                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2011301                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   435888                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              128609088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  114176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25733184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               128723264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27896832                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1784                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 33811                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          158                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            126203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            259018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            128754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             62650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             87776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            171617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            101838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             80477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             81274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            161640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            95165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            66218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           127752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           215043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           170639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            73453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             23680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             26940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25582                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             25720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26318                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             24250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             25396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             25522                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            26214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26139                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       246                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  626185136500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2011301                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               435888                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1602349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  217814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  109779                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   78506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  21331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  21507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  21970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  26776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    946                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       684572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    225.458056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.290137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.467854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       300000     43.82%     43.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       180664     26.39%     70.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        76352     11.15%     81.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        37103      5.42%     86.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        25552      3.73%     90.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15876      2.32%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11778      1.72%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5446      0.80%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        31801      4.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       684572                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      84.557164                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    154.692670                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         19931     83.87%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1891      7.96%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          839      3.53%     95.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          474      1.99%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          253      1.06%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          156      0.66%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           74      0.31%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           46      0.19%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           38      0.16%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           21      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            9      0.04%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            8      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            8      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            5      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23765                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.919041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.696633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.784639                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         23382     98.39%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           198      0.83%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            94      0.40%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            30      0.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            24      0.10%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63            10      0.04%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             4      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            1      0.00%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-111            1      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            2      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-151            2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::152-159            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::296-303            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-311            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::376-383            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23765                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  25429524102                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             63107967852                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                10047585000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12654.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31404.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       205.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        41.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    205.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1476479                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  250545                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.31                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     255879.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    71.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2801123640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1528390875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8398829400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1697779440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          42162675360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         310168500480                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         115238664750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           481995963945                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            746.670307                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 177498760186                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   20909720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  427776608814                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2638825560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1439835375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8209890000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1649691360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          42162675360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         295568251155                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         128045878500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           479715047310                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            743.136934                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 198994336500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   20909720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  406281761500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      374                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     310022                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                     8651     34.62%     34.62% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      29      0.12%     34.73% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     641      2.56%     37.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   15670     62.70%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                24991                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      8573     48.12%     48.12% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       29      0.16%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      641      3.60%     51.88% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     8573     48.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 17816                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             620282142500     99.06%     99.06% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                34469500      0.01%     99.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               390430000      0.06%     99.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              5461275000      0.87%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         626168317000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.990984                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.547096                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.712897                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          9      8.82%      8.82% # number of syscalls executed
system.cpu.kern.syscall::3                         48     47.06%     55.88% # number of syscalls executed
system.cpu.kern.syscall::17                        13     12.75%     68.63% # number of syscalls executed
system.cpu.kern.syscall::71                        24     23.53%     92.16% # number of syscalls executed
system.cpu.kern.syscall::74                         8      7.84%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    102                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   272      0.99%      0.99% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.99% # number of callpals executed
system.cpu.kern.callpal::swpipl                 21520     78.26%     79.25% # number of callpals executed
system.cpu.kern.callpal::rdps                    1464      5.32%     84.58% # number of callpals executed
system.cpu.kern.callpal::rti                     2801     10.19%     94.76% # number of callpals executed
system.cpu.kern.callpal::callsys                  318      1.16%     95.92% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     95.92% # number of callpals executed
system.cpu.kern.callpal::rdunique                1121      4.08%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  27498                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              3070                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2693                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   3                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2694                      
system.cpu.kern.mode_good::user                  2693                      
system.cpu.kern.mode_good::idle                     1                      
system.cpu.kern.mode_switch_good::kernel     0.877524                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.333333                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.934443                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        17592984000      2.81%      2.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         608168553500     97.13%     99.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            406779500      0.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      272                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           2580817                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           544182611                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2580817                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            210.856721                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2228070557                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2228070557                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data    426222375                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       426222375                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    117906145                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      117906145                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        25690                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        25690                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        30210                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        30210                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    544128520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        544128520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    544128520                       # number of overall hits
system.cpu.dcache.overall_hits::total       544128520                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      9131512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9131512                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      3048322                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3048322                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         8181                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8181                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     12179834                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       12179834                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     12179834                       # number of overall misses
system.cpu.dcache.overall_misses::total      12179834                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 371020208663                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 371020208663                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 183278275227                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 183278275227                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    186983749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    186983749                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 554298483890                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 554298483890                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 554298483890                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 554298483890                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    435353887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    435353887                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    120954467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    120954467                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        33871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        33871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        30210                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        30210                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    556308354                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    556308354                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    556308354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    556308354                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.020975                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020975                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.025202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025202                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.241534                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.241534                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021894                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 40630.753008                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40630.753008                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 60124.316010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60124.316010                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 22855.854908                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22855.854908                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 45509.526968                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45509.526968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 45509.526968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45509.526968                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     15207379                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6765                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            239968                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              98                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    63.372529                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    69.030612                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1150987                       # number of writebacks
system.cpu.dcache.writebacks::total           1150987                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      7178002                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      7178002                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      2426943                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2426943                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         2192                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         2192                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      9604945                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      9604945                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      9604945                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      9604945                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1953510                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1953510                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       621379                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       621379                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         5989                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         5989                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      2574889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2574889                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      2574889                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2574889                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          583                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1427                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1427                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         2010                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2010                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  64342067610                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  64342067610                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  31327703076                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31327703076                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    116173751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    116173751                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  95669770686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  95669770686                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  95669770686                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  95669770686                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data    112726500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    112726500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    288842000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    288842000                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    401568500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    401568500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004487                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.005137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005137                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.176818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.176818                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.004629                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004629                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.004629                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004629                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 32936.646145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32936.646145                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 50416.417478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50416.417478                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 19397.854567                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19397.854567                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 37154.910633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37154.910633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 37154.910633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37154.910633                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 193355.917667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 193355.917667                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 202412.053259                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 202412.053259                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 199785.323383                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 199785.323383                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          12513737                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.964107                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           213647962                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          12513737                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             17.073074                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.964107                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          166                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         465848091                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        465848091                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    213610523                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       213610523                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    213610523                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        213610523                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    213610523                       # number of overall hits
system.cpu.icache.overall_hits::total       213610523                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     13056622                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13056622                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     13056622                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13056622                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     13056622                       # number of overall misses
system.cpu.icache.overall_misses::total      13056622                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 250829357665                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 250829357665                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 250829357665                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 250829357665                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 250829357665                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 250829357665                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    226667145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    226667145                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    226667145                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    226667145                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    226667145                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    226667145                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.057603                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.057603                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.057603                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.057603                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.057603                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.057603                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 19210.892194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19210.892194                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 19210.892194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19210.892194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 19210.892194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19210.892194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        23874                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1166                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.475129                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       542822                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       542822                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       542822                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       542822                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       542822                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       542822                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     12513800                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12513800                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     12513800                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12513800                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     12513800                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12513800                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 221376028293                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 221376028293                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 221376028293                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 221376028293                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 221376028293                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 221376028293                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.055208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.055208                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.055208                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.055208                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.055208                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.055208                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 17690.551894                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17690.551894                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 17690.551894                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17690.551894                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 17690.551894                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17690.551894                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 361                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2957312                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        361                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  678                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 678                       # Transaction distribution
system.iobus.trans_dist::WriteReq               47635                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1427                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1456                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1156                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         4020                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        92606                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   96626                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          578                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          783                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2958072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2965321                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1427000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              867000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1131000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           269520858                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2593000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            46418244                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                46303                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                46303                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               416727                       # Number of tag accesses
system.iocache.tags.data_accesses              416727                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           95                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               95                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        46208                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        46208                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           95                       # number of demand (read+write) misses
system.iocache.demand_misses::total                95                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           95                       # number of overall misses
system.iocache.overall_misses::total               95                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     11469971                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11469971                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  10385198643                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  10385198643                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     11469971                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     11469971                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     11469971                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     11469971                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           95                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             95                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        46208                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           95                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              95                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           95                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             95                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120736.536842                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120736.536842                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 224748.931852                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 224748.931852                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 120736.536842                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120736.536842                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 120736.536842                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120736.536842                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        106484                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                16319                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.525155                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           46208                       # number of writebacks
system.iocache.writebacks::total                46208                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           95                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           95                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        46208                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           95                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           95                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           95                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           95                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      6489971                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6489971                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   7981895131                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   7981895131                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      6489971                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      6489971                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      6489971                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      6489971                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68315.484211                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68315.484211                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 172738.381471                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 172738.381471                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 68315.484211                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68315.484211                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 68315.484211                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68315.484211                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2016502                       # number of replacements
system.l2.tags.tagsinuse                 16291.678559                       # Cycle average of tags in use
system.l2.tags.total_refs                    12643167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2016502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.269851                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6459.052864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          1.005850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data          1.008344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3795.506990                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  6035.104511                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.394229                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.231659                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.368354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          301                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          630                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4351                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9479                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988831                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 262566850                       # Number of tag accesses
system.l2.tags.data_accesses                262566850                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     11372853                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      1372764                       # number of ReadReq hits
system.l2.ReadReq_hits::total                12745617                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1150987                       # number of Writeback hits
system.l2.Writeback_hits::total               1150987                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       337301                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                337301                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      11372853                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       1710065                       # number of demand (read+write) hits
system.l2.demand_hits::total                 13082918                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     11372853                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      1710065                       # number of overall hits
system.l2.overall_hits::total                13082918                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      1140765                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       585405                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1726170                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 49                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       285349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              285349                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      1140765                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       870754                       # number of demand (read+write) misses
system.l2.demand_misses::total                2011519                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      1140765                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       870754                       # number of overall misses
system.l2.overall_misses::total               2011519                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst  89415446210                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  47938612018                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    137354058228                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus.data       280491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       280491                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  27091117742                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27091117742                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst  89415446210                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  75029729760                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     164445175970                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst  89415446210                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  75029729760                       # number of overall miss cycles
system.l2.overall_miss_latency::total    164445175970                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     12513618                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1958169                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            14471787                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1150987                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1150987                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       622650                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            622650                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     12513618                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      2580819                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             15094437                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     12513618                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      2580819                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            15094437                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.091162                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.298955                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.119278                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.830508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.830508                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.458282                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.458282                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.091162                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.337394                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.133262                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.091162                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.337394                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.133262                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 78382.003489                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 81889.652494                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79571.570719                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus.data  5724.306122                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5724.306122                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 94940.293262                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94940.293262                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 78382.003489                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 86166.391151                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81751.738845                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 78382.003489                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 86166.391151                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81751.738845                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               343471                       # number of writebacks
system.l2.writebacks::total                    343471                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst      1140765                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       585405                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1726170                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            49                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       285349                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         285349                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      1140765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       870754                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2011519                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      1140765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       870754                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2011519                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          583                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          583                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1427                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1427                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         2010                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         2010                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  75124252290                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  40639402982                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 115763655272                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       898541                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       898541                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data  23570347758                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23570347758                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  75124252290                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  64209750740                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 139334003030                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  75124252290                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  64209750740                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 139334003030                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data    104564500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    104564500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    270291000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    270291000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    374855500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    374855500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.091162                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.298955                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.119278                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.830508                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.830508                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.458282                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.458282                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.091162                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.337394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.133262                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.091162                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.337394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.133262                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65854.275236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 69421.004231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67063.878570                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 18337.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18337.571429                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 82601.823584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82601.823584                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 65854.275236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 73740.402846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69268.052169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 65854.275236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 73740.402846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69268.052169                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 179355.917667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 179355.917667                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 189412.053259                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 189412.053259                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 186495.273632                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 186495.273632                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1726852                       # Transaction distribution
system.membus.trans_dist::ReadResp            1726847                       # Transaction distribution
system.membus.trans_dist::WriteReq               1427                       # Transaction distribution
system.membus.trans_dist::WriteResp              1427                       # Transaction distribution
system.membus.trans_dist::Writeback            389680                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        46208                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        46208                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              158                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             158                       # Transaction distribution
system.membus.trans_dist::ReadExReq            285240                       # Transaction distribution
system.membus.trans_dist::ReadExResp           285240                       # Transaction distribution
system.membus.trans_dist::BadAddressError            5                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       138719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       138719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         4020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4366498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4370528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4509247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      5914624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      5914624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7249                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    150705472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    150712721                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               156627345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              203                       # Total snoops (count)
system.membus.snoop_fanout::samples           2449811                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 2449811    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2449811                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3802497                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4739057611                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           46946756                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        10685994429                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        73786274                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     59495931                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      4651714                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     47125878                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        39325366                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.447498                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         4991574                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         8825                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            470881071                       # DTB read hits
system.switch_cpus.dtb.read_misses            1199518                       # DTB read misses
system.switch_cpus.dtb.read_acv                   178                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        470201538                       # DTB read accesses
system.switch_cpus.dtb.write_hits           122548327                       # DTB write hits
system.switch_cpus.dtb.write_misses             81820                       # DTB write misses
system.switch_cpus.dtb.write_acv                    6                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       120046220                       # DTB write accesses
system.switch_cpus.dtb.data_hits            593429398                       # DTB hits
system.switch_cpus.dtb.data_misses            1281338                       # DTB misses
system.switch_cpus.dtb.data_acv                   184                       # DTB access violations
system.switch_cpus.dtb.data_accesses        590247758                       # DTB accesses
system.switch_cpus.itb.fetch_hits           224966844                       # ITB hits
system.switch_cpus.itb.fetch_misses            105517                       # ITB misses
system.switch_cpus.itb.fetch_acv                 1142                       # ITB acv
system.switch_cpus.itb.fetch_accesses       225072361                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               1250916924                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    500391222                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2921753012                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches            73786274                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     44316940                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             586683828                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        12328750                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                799                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        44647                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      2619209                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles        33898                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.IcacheWaitRetryStallCycles         1176                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         226667156                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       2828435                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               8                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1095939154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.665981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.633964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        684983626     62.50%     62.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         11151502      1.02%     63.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         13961122      1.27%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          7329945      0.67%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         29095935      2.65%     68.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6730253      0.61%     68.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         12929552      1.18%     69.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          4980638      0.45%     70.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        324776581     29.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1095939154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.058986                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.335689                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        443859559                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     265637559                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         320983798                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      59445104                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        6013134                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      6159276                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        152919                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2860270130                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        450471                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        6013134                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        466609428                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       102779975                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     27000608                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         356558970                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     136977039                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2838581433                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       2593808                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      100891582                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       13224145                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        6964987                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   2477277192                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    4247601299                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   4247505690                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        91398                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    2281414518                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        195862693                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      3355943                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        41458                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         292557771                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    490880023                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    133653753                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    133089158                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     58790772                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2651742699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      2670118                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2554011851                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       812852                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    195474969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    169440846                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      2560459                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1095939154                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.330432                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.470344                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    402589013     36.73%     36.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    143828034     13.12%     49.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    117439965     10.72%     60.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     97740627      8.92%     69.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     85103379      7.77%     77.26% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     69017915      6.30%     83.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    101660221      9.28%     92.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     41862411      3.82%     96.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     36697589      3.35%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1095939154                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        66650867     68.09%     68.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        1004751      1.03%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       27817404     28.42%     97.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2406831      2.46%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2416      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1936794320     75.83%     75.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     15950571      0.62%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     76.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1286533      0.05%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp           12      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         3610      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult           46      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         1204      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    474356371     18.57%     95.08% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    123047028      4.82%     99.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      2569740      0.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2554011851                       # Type of FU issued
system.switch_cpus.iq.rate                   2.041712                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            97879853                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.038324                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   6299875037                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2849427866                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   2539000173                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      2780524                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1462053                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1365712                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     2650494084                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1395204                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     34706445                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     39739491                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        38982                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation      1008968                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     12664848                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       420410                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       530161                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        6013134                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        64090774                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       9967550                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2804709702                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2671897                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     490880023                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    133653753                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      2613696                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        1511599                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       8274473                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents      1008968                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      2870729                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      2136328                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      5007057                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2547238370                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     472119612                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6773481                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             150296885                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            594751329                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         54383606                       # Number of branches executed
system.switch_cpus.iew.exec_stores          122631717                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.036297                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2543219981                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2540365885                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1749864709                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2111649571                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.030803                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.828672                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    207872035                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       109659                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      4810495                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1066281991                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.431863                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.988513                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    453438795     42.53%     42.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    140383896     13.17%     55.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    108460541     10.17%     65.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     62650675      5.88%     71.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     53036862      4.97%     76.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     24818105      2.33%     79.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     32133837      3.01%     82.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     12120208      1.14%     83.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    179239072     16.81%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1066281991                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2593052030                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2593052030                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              572129447                       # Number of memory references committed
system.switch_cpus.commit.loads             451140542                       # Number of loads committed
system.switch_cpus.commit.membars               41426                       # Number of memory barriers committed
system.switch_cpus.commit.branches           49642984                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1325376                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        2455328662                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3431707                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    134116572      5.17%      5.17% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   1868129980     72.04%     77.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     14804383      0.57%     77.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     77.79% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1251460      0.05%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp           10      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         3588      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult           44      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         1204      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    451181968     17.40%     95.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    120993081      4.67%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      2569740      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   2593052030                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     179239072                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3684293493                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          5631599909                       # The number of ROB writes
system.switch_cpus.timesIdled                 8425492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               154977770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.quiesceCycles              1453509                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus.committedInsts          2458937870                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2458937870                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.508722                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.508722                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.965708                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.965708                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4036814880                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2358370648                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             85936                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            85285                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         3136155                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1133887                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           14472647                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          14472591                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1427                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1427                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1150987                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        46350                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           622650                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          622650                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     25027419                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6316806                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31344225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    800871616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    238845265                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1039716881                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           46667                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         16294120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.002850                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053313                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               16247675     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46445      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16294120                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9275538000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            60000                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       18988962436                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4002371161                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.131385                       # Number of seconds simulated
sim_ticks                                1131385033000                       # Number of ticks simulated
final_tick                               4031353475000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 999928                       # Simulator instruction rate (inst/s)
host_op_rate                                   999928                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              131557548                       # Simulator tick rate (ticks/s)
host_mem_usage                                 749328                       # Number of bytes of host memory used
host_seconds                                  8599.92                       # Real time elapsed on the host
sim_insts                                  8599302482                       # Number of instructions simulated
sim_ops                                    8599302482                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst     82343680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data    119683968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          202027648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst     82343680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      82343680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      9359936                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9359936                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst      1286620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data      1870062                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3156682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        146249                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146249                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst     72781306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    105785356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             178566661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst     72781306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         72781306                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         8272989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              8272989                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         8272989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst     72781306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    105785356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            186839650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3156682                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146249                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3156682                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   146249                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              201484352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  543296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9209728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               202027648                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9359936                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   8489                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2336                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           72                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            206063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            282566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            236438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            141686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            146930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            259960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            163084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            137068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            134459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            212259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           190339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           140792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           200939                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           309457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           239041                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           147112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              8622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11517                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             8469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10609                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1131385058500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3156682                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               146249                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2760269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  302725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   56191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   9236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       913054                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    230.754790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.772177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.787780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       364641     39.94%     39.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       247527     27.11%     67.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       110278     12.08%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        64514      7.07%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        41578      4.55%     90.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        32164      3.52%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19485      2.13%     96.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7809      0.86%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25058      2.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       913054                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         8649                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     363.990288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    185.711038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    411.240153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3518     40.68%     40.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1437     16.61%     57.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          817      9.45%     66.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          578      6.68%     73.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          530      6.13%     79.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          413      4.78%     84.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          326      3.77%     88.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          298      3.45%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          211      2.44%     93.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          135      1.56%     95.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          128      1.48%     97.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           75      0.87%     97.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           75      0.87%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           27      0.31%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           29      0.34%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           13      0.15%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           13      0.15%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           13      0.15%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            6      0.07%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            4      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8649                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.637993                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.611045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.964060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5923     68.48%     68.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              127      1.47%     69.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2436     28.17%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              138      1.60%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.23%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8649                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  28727344500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             87755963250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                15740965000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9125.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27875.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       178.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         8.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    178.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2309460                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69575                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                48.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     342539.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6375688200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3478798125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             20674243200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2141322480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         116058986160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         827867907090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         339944990250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1316541935505                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            740.917257                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 370605485000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   37779300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  722996165500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5966888760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3255742875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             20489976000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2138562000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         116058986160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         783399856410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         378952038750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1310262050955                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.383102                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 414352572500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   37779300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  679249163250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.inst.hwrei                     719236                       # number of hwrei instructions executed
system.cpu.kern.ipl_count::0                    13736     33.48%     33.48% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      11      0.03%     33.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    1159      2.82%     36.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   26123     63.67%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                41029                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     13734     47.96%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       11      0.04%     48.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     1159      4.05%     52.04% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    13734     47.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 28638                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             1123706965500     99.32%     99.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9322500      0.00%     99.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               751590000      0.07%     99.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              6932730000      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         1131400608000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999854                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.525744                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.697994                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::1                          6      3.95%      3.95% # number of syscalls executed
system.cpu.kern.syscall::2                          1      0.66%      4.61% # number of syscalls executed
system.cpu.kern.syscall::3                          2      1.32%      5.92% # number of syscalls executed
system.cpu.kern.syscall::4                          6      3.95%      9.87% # number of syscalls executed
system.cpu.kern.syscall::6                          4      2.63%     12.50% # number of syscalls executed
system.cpu.kern.syscall::17                         1      0.66%     13.16% # number of syscalls executed
system.cpu.kern.syscall::19                         1      0.66%     13.82% # number of syscalls executed
system.cpu.kern.syscall::33                         1      0.66%     14.47% # number of syscalls executed
system.cpu.kern.syscall::45                         3      1.97%     16.45% # number of syscalls executed
system.cpu.kern.syscall::48                         1      0.66%     17.11% # number of syscalls executed
system.cpu.kern.syscall::54                         1      0.66%     17.76% # number of syscalls executed
system.cpu.kern.syscall::59                         1      0.66%     18.42% # number of syscalls executed
system.cpu.kern.syscall::71                         5      3.29%     21.71% # number of syscalls executed
system.cpu.kern.syscall::73                       118     77.63%     99.34% # number of syscalls executed
system.cpu.kern.syscall::74                         1      0.66%    100.00% # number of syscalls executed
system.cpu.kern.syscall::total                    152                       # number of syscalls executed
system.cpu.kern.callpal::swpctx                   411      0.94%      0.94% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.01%      0.95% # number of callpals executed
system.cpu.kern.callpal::swpipl                 37586     86.00%     86.96% # number of callpals executed
system.cpu.kern.callpal::rdps                    2348      5.37%     92.33% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     92.33% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     92.33% # number of callpals executed
system.cpu.kern.callpal::rti                     2273      5.20%     97.53% # number of callpals executed
system.cpu.kern.callpal::callsys                  288      0.66%     98.19% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.02%     98.21% # number of callpals executed
system.cpu.kern.callpal::rdunique                 781      1.79%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  43704                       # number of callpals executed
system.cpu.kern.mode_switch::kernel              2684                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2254                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2254                      
system.cpu.kern.mode_good::user                  2254                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.839791                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.912920                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        13270262000      1.17%      1.17% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         1118130346000     98.83%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      411                       # number of times the context was actually changed
system.cpu.dcache.tags.replacements           5278269                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1291578840                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5278781                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            244.673693                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          353                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        5287219293                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       5287219293                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data   1119598023                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1119598023                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    171907983                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      171907983                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data        29817                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        29817                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data        33594                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        33594                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1291506006                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1291506006                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1291506006                       # number of overall hits
system.cpu.dcache.overall_hits::total      1291506006                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     26757843                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      26757843                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data      2150843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2150843                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data         7149                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7149                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::switch_cpus.data            4                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     28908686                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       28908686                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     28908686                       # number of overall misses
system.cpu.dcache.overall_misses::total      28908686                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 1220945012475                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 1220945012475                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  75252624561                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  75252624561                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data    154099998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    154099998                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::switch_cpus.data        72501                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        72501                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 1296197637036                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1296197637036                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 1296197637036                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1296197637036                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data   1146355866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1146355866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    174058826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    174058826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data        36966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        36966                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data        33598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        33598                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1320414692                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1320414692                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1320414692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1320414692                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.023342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023342                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.012357                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012357                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.193394                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.193394                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::switch_cpus.data     0.000119                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000119                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.021894                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.021894                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.021894                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.021894                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 45629.425828                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45629.425828                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 34987.502370                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34987.502370                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 21555.462023                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21555.462023                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::switch_cpus.data 18125.250000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 18125.250000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 44837.653190                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44837.653190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 44837.653190                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44837.653190                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5514093                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        15586                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            143526                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             264                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    38.418774                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    59.037879                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1338144                       # number of writebacks
system.cpu.dcache.writebacks::total           1338144                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     22128193                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     22128193                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data      1508319                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1508319                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data         1001                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1001                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     23636512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23636512                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     23636512                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23636512                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      4629650                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      4629650                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       642524                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       642524                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data         6148                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         6148                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::switch_cpus.data            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      5272174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5272174                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      5272174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5272174                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::switch_cpus.data          435                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          435                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::switch_cpus.data         1348                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1348                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::switch_cpus.data         1783                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1783                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 170992076179                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 170992076179                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  15921304717                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15921304717                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data    116913002                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    116913002                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::switch_cpus.data        66499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        66499                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 186913380896                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186913380896                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 186913380896                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186913380896                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus.data     97791500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     97791500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus.data    301538500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total    301538500                       # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::switch_cpus.data    399330000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    399330000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004039                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.166315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.166315                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::switch_cpus.data     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000119                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.003993                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003993                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.003993                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003993                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 36934.125945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36934.125945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 24779.315196                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24779.315196                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 19016.428432                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19016.428432                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus.data 16624.750000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 16624.750000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 35452.809580                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35452.809580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 35452.809580                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35452.809580                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 224808.045977                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224808.045977                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 223693.249258                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223693.249258                       # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus.data 223965.227145                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 223965.227145                       # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements          12281045                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.993862                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           493129108                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          12281556                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.152006                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   511.993862                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999988                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          233                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1024672206                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1024672206                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst    493120054                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       493120054                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    493120054                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        493120054                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    493120054                       # number of overall hits
system.cpu.icache.overall_hits::total       493120054                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst     13075491                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      13075491                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst     13075491                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       13075491                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst     13075491                       # number of overall misses
system.cpu.icache.overall_misses::total      13075491                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst 261539439408                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 261539439408                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst 261539439408                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 261539439408                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst 261539439408                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 261539439408                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    506195545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    506195545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    506195545                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    506195545                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    506195545                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    506195545                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.025831                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025831                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.025831                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025831                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.025831                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025831                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 20002.265262                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20002.265262                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 20002.265262                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20002.265262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 20002.265262                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20002.265262                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        17747                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1105                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    16.060633                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst       794375                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       794375                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst       794375                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       794375                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst       794375                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       794375                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst     12281116                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total     12281116                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst     12281116                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total     12281116                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst     12281116                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total     12281116                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst 228646006742                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 228646006742                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst 228646006742                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 228646006742                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst 228646006742                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 228646006742                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.024262                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024262                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.024262                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024262                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.024262                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024262                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 18617.689691                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18617.689691                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 18617.689691                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18617.689691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 18617.689691                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18617.689691                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  435                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 435                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1348                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1348                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1138                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    3566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         9360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          569                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        10050                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    10050                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              2329000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               77000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              725000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2218000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   3164841                       # number of replacements
system.l2.tags.tagsinuse                 16323.366555                       # Cycle average of tags in use
system.l2.tags.total_refs                    16091552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3181053                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.058561                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3718.799153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.033179                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                 1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst  3734.436848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data  8869.097375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.226977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.227932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.541327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996299                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2478                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6443                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.989502                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 306168350                       # Number of tag accesses
system.l2.tags.data_accesses                306168350                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst     10994387                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      2877140                       # number of ReadReq hits
system.l2.ReadReq_hits::total                13871527                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1338144                       # number of Writeback hits
system.l2.Writeback_hits::total               1338144                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus.data           15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus.data       531034                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                531034                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst      10994387                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3408174                       # number of demand (read+write) hits
system.l2.demand_hits::total                 14402561                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst     10994387                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3408174                       # number of overall hits
system.l2.overall_hits::total                14402561                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst      1286620                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data      1757281                       # number of ReadReq misses
system.l2.ReadReq_misses::total               3043901                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 38                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus.data       112814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              112814                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst      1286620                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data      1870095                       # number of demand (read+write) misses
system.l2.demand_misses::total                3156715                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst      1286620                       # number of overall misses
system.l2.overall_misses::switch_cpus.data      1870095                       # number of overall misses
system.l2.overall_misses::total               3156715                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst 100877719750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 135973490500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    236851210250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data   9586683975                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    9586683975                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst 100877719750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 145560174475                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     246437894225                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst 100877719750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 145560174475                       # number of overall miss cycles
system.l2.overall_miss_latency::total    246437894225                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst     12281007                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      4634421                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            16915428                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1338144                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1338144                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus.data           53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       643848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            643848                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst     12281007                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      5278269                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17559276                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst     12281007                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      5278269                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17559276                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.104765                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.379180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.179948                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus.data     0.716981                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.716981                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus.data     0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.250000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.175218                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.175218                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.104765                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.354301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.179775                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.104765                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.354301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.179775                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 78405.216575                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 77377.204044                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77811.732461                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 84977.786223                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84977.786223                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 78405.216575                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 77835.711274                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78067.831345                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 78405.216575                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 77835.711274                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78067.831345                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               146249                       # number of writebacks
system.l2.writebacks::total                    146249                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst      1286620                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data      1757281                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          3043901                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            38                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       112814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         112814                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst      1286620                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data      1870095                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3156715                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst      1286620                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data      1870095                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3156715                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus.data          435                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          435                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus.data         1348                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         1348                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus.data         1783                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1783                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst  84759411250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 114032578000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 198791989250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus.data       683533                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       683533                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus.data        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        17501                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8194563525                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8194563525                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst  84759411250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 122227141525                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 206986552775                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst  84759411250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 122227141525                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 206986552775                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus.data     91701500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     91701500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus.data    284014000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    284014000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus.data    375715500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    375715500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.104765                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.379180                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.179948                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus.data     0.716981                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.716981                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus.data     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.175218                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.175218                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.104765                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.354301                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.179775                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.104765                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.354301                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.179775                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65877.579433                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 64891.487474                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65308.296574                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus.data 17987.710526                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17987.710526                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus.data        17501                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        17501                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 72637.824428                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72637.824428                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 65877.579433                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 65358.787401                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65570.237660                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 65877.579433                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 65358.787401                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65570.237660                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus.data 210808.045977                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210808.045977                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus.data 210692.878338                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210692.878338                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus.data 210720.975883                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210720.975883                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             3044336                       # Transaction distribution
system.membus.trans_dist::ReadResp            3044336                       # Transaction distribution
system.membus.trans_dist::WriteReq               1348                       # Transaction distribution
system.membus.trans_dist::WriteResp              1348                       # Transaction distribution
system.membus.trans_dist::Writeback            146249                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               71                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              72                       # Transaction distribution
system.membus.trans_dist::ReadExReq            112781                       # Transaction distribution
system.membus.trans_dist::ReadExResp           112781                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6459757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6463323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6463323                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        10050                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    211387584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    211397634                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               211397634                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           3304786                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 3304786    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3304786                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3515000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4639195000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy        16780617691                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       123042232                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    104168927                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      6876827                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     81245096                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        67612552                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     83.220472                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS         5778667                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        15001                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits           1194938372                       # DTB read hits
system.switch_cpus.dtb.read_misses            3560282                       # DTB read misses
system.switch_cpus.dtb.read_acv                   118                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1196817289                       # DTB read accesses
system.switch_cpus.dtb.write_hits           176795455                       # DTB write hits
system.switch_cpus.dtb.write_misses            120350                       # DTB write misses
system.switch_cpus.dtb.write_acv                  122                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       175327976                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1371733827                       # DTB hits
system.switch_cpus.dtb.data_misses            3680632                       # DTB misses
system.switch_cpus.dtb.data_acv                   240                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1372145265                       # DTB accesses
system.switch_cpus.itb.fetch_hits           504774667                       # ITB hits
system.switch_cpus.itb.fetch_misses            189983                       # ITB misses
system.switch_cpus.itb.fetch_acv                 4122                       # ITB acv
system.switch_cpus.itb.fetch_accesses       504964650                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.numCycles               2262770066                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    772987158                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             6814697639                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           123042232                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     73391219                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1308085214                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        19554510                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles                566                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.MiscStallCycles        82778                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles      4649280                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          827                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         506195549                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       4040200                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.ItlbSquashes               5                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2095583091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.251934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.810270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1164811580     55.58%     55.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         19890931      0.95%     56.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         18478613      0.88%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         14195278      0.68%     58.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         60260675      2.88%     60.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          9861810      0.47%     61.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         15855662      0.76%     62.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          8050410      0.38%     62.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        784178132     37.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2095583091                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.054377                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                3.011662                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        689379095                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     513573976                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         792673606                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      90378970                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles        9577444                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      9017516                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        202114                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     6717234839                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts        598007                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles        9577444                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        724724819                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles       231720761                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     62142820                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         845890094                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     221527153                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     6680438166                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       3767159                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      156816779                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       34839003                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents        3515888                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands   6036506180                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups   10360116898                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups  10360019347                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        93916                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    5753395683                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        283110494                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      7987698                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts        44353                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         451624454                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1227482622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    190619073                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads    225763394                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores     80969957                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         6302417659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      6118173                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        6172452995                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      1709519                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    272170724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined    231183531                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved      5980035                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2095583091                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.945458                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.661887                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    598309067     28.55%     28.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    240747601     11.49%     40.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    227521638     10.86%     50.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    197783355      9.44%     60.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    158709493      7.57%     67.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    161316300      7.70%     75.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6    262342247     12.52%     88.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7    122988021      5.87%     93.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8    125865369      6.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2095583091                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu       195009024     70.78%     70.78% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult        2016021      0.73%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     71.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       75813642     27.52%     99.03% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       2667679      0.97%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass         2372      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    4754426981     77.03%     77.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult     29847570      0.48%     77.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     77.51% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      1210011      0.02%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            4      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt         2826      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            6      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv         1186      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1203135405     19.49%     97.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    177569709      2.88%     99.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess      6256925      0.10%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     6172452995                       # Type of FU issued
system.switch_cpus.iq.rate                   2.727830                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           275506366                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.044635                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads  14715076441                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   6580928600                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   6147340135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads      2628524                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes      1407063                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      1283939                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     6446637856                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses         1319133                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     47893510                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     61740607                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        75083                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation      1642937                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     16523028                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       476876                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       339505                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles        9577444                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       177548858                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      12131239                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   6620554789                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      8462742                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1227482622                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    190619073                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts      6049625                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents        3956222                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents       7628012                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents      1642937                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      4570189                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3083628                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      7653817                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    6161206713                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1198591458                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11246281                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop             312018957                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1375509833                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches         90768362                       # Number of branches executed
system.switch_cpus.iew.exec_stores          176918375                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.722860                       # Inst execution rate
system.switch_cpus.iew.wb_sent             6154895009                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            6148624074                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        4009421409                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        4854731414                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.717300                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.825879                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    281768846                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls       138138                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7396252                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   2054697795                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     3.079775                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     3.260266                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    737991929     35.92%     35.92% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    228183016     11.11%     47.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    230802474     11.23%     58.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     91401184      4.45%     62.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4    116226763      5.66%     68.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     45392742      2.21%     70.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     70735597      3.44%     74.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     23981334      1.17%     75.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    509982756     24.82%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   2054697795                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   6328007246                       # Number of instructions committed
system.switch_cpus.commit.committedOps     6328007246                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs             1339838060                       # Number of memory references committed
system.switch_cpus.commit.loads            1165742015                       # Number of loads committed
system.switch_cpus.commit.membars               52825                       # Number of memory barriers committed
system.switch_cpus.commit.branches           84401115                       # Number of branches committed
system.switch_cpus.commit.fp_insts            1232877                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        6029807099                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls      3992857                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass    291644506      4.61%      4.61% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu   4660705462     73.65%     78.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult     28334621      0.45%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     78.71% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      1167365      0.02%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            3      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt         2823      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            6      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv         1186      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead   1165794840     18.42%     97.15% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite    174099509      2.75%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess      6256925      0.10%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   6328007246                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events     509982756                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           8145708029                       # The number of ROB reads
system.switch_cpus.rob.rob_writes         13260571600                       # The number of ROB writes
system.switch_cpus.timesIdled                 7920120                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               167186975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          6036365110                       # Number of Instructions Simulated
system.switch_cpus.committedOps            6036365110                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.374856                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.374856                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       2.667688                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 2.667688                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads      10060575525                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      5859313364                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             84893                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            85333                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads         5236645                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        2645985                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           16915972                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          16915972                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1348                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1348                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1338144                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              53                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           643848                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          643848                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     24562123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11898362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              36460485                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    785984448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    423460482                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1209444930                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             109                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         18899369                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1               18899369    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18899369                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10788502500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       18663599228                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8254376340                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.kern.inst.hwrei                  0                       # number of hwrei instructions executed
system.switch_cpus.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus.kern.mode_good::kernel            0                      
system.switch_cpus.kern.mode_good::user             0                      
system.switch_cpus.kern.mode_good::idle             0                      
system.switch_cpus.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus.kern.swap_context                0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
