// Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
// Date        : Wed May 17 00:31:06 2017
// Host        : surface running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ sss_six_not_gate_0_0_stub.v
// Design      : sss_six_not_gate_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "six_not_gate,Vivado 2016.4" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(A1, A2, A3, A4, A5, A6, Y1, Y2, Y3, Y4, Y5, Y6)
/* synthesis syn_black_box black_box_pad_pin="A1,A2,A3,A4,A5,A6,Y1,Y2,Y3,Y4,Y5,Y6" */;
  input A1;
  input A2;
  input A3;
  input A4;
  input A5;
  input A6;
  output Y1;
  output Y2;
  output Y3;
  output Y4;
  output Y5;
  output Y6;
endmodule
