// Seed: 3600419364
module module_0 (
    output id_0,
    output reg id_1,
    output reg id_2,
    input reg id_3,
    input id_4,
    input id_5
);
  assign id_0 = id_5 !== 1;
  always @* begin
    id_2 <= 1;
    id_1 <= 1;
    if (1) begin
      id_2 <= id_3;
    end
  end
  logic id_6;
  wor   id_7;
  assign id_6 = id_7[1];
  type_15(
      1, 1'b0
  );
  logic id_8;
  logic id_9 = 1, id_10 = id_9;
  type_18(
      id_4[1], id_9, 1
  );
endmodule
