$comment
	File created using the following command:
		vcd file lab06_d.msim.vcd -direction
$end
$date
	Thu Oct 22 17:01:27 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module lab06_d_vlg_vec_tst $end
$var reg 8 ! in [7:0] $end
$var wire 1 " out [2] $end
$var wire 1 # out [1] $end
$var wire 1 $ out [0] $end
$var wire 1 % z $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - in[2]~input_o $end
$var wire 1 . in[3]~input_o $end
$var wire 1 / in[1]~input_o $end
$var wire 1 0 in[4]~input_o $end
$var wire 1 1 WideOr4~0_combout $end
$var wire 1 2 in[6]~input_o $end
$var wire 1 3 in[5]~input_o $end
$var wire 1 4 in[7]~input_o $end
$var wire 1 5 WideOr4~1_combout $end
$var wire 1 6 WideOr2~0_combout $end
$var wire 1 7 Decoder0~0_combout $end
$var wire 1 8 in[0]~input_o $end
$var wire 1 9 Decoder0~1_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0$
0#
0"
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
02
03
04
15
06
17
08
19
$end
#15000
b10000 !
10
07
1"
09
1%
#30000
b10100 !
b100 !
1-
00
17
16
1#
0"
#40000
b100100 !
13
07
05
06
0#
1$
1"
#45000
b110100 !
10
#60000
b110000 !
b100000 !
0-
00
#75000
b110000 !
10
#80000
b10000 !
03
15
0$
#90000
b10100 !
b100 !
1-
00
17
16
1#
0"
#105000
b10100 !
10
07
06
0#
1"
#120000
b110100 !
b110000 !
b100000 !
0-
00
13
05
1$
#135000
b110000 !
10
#150000
b110100 !
b100100 !
1-
00
#160000
b100 !
03
17
15
16
1#
0$
0"
#165000
b10100 !
10
07
06
0#
1"
#180000
b10000 !
b0 !
0-
00
17
0"
19
0%
#195000
b10000 !
10
07
1"
09
1%
#200000
