
*** Running vivado
    with args -log UART_BRAM_Interfacing_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source UART_BRAM_Interfacing_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source UART_BRAM_Interfacing_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top UART_BRAM_Interfacing_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_padder_0_0/UART_BRAM_Interfacing_padder_0_0.dcp' for cell 'UART_BRAM_Interfacing_i/padder_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_axi_bram_ctrl_0_0/UART_BRAM_Interfacing_axi_bram_ctrl_0_0.dcp' for cell 'UART_BRAM_Interfacing_i/PS/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_blk_mem_gen_0_0_6/UART_BRAM_Interfacing_blk_mem_gen_0_0.dcp' for cell 'UART_BRAM_Interfacing_i/PS/blk_mem_gen_0_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_proc_sys_reset_0_0/UART_BRAM_Interfacing_proc_sys_reset_0_0.dcp' for cell 'UART_BRAM_Interfacing_i/PS/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_processing_system7_0_0/UART_BRAM_Interfacing_processing_system7_0_0.dcp' for cell 'UART_BRAM_Interfacing_i/PS/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_smartconnect_1_0/UART_BRAM_Interfacing_smartconnect_1_0.dcp' for cell 'UART_BRAM_Interfacing_i/PS/smartconnect_1'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_clk_divider_0_0/UART_BRAM_Interfacing_clk_divider_0_0.dcp' for cell 'UART_BRAM_Interfacing_i/UART/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_rx_mod_0_0/UART_BRAM_Interfacing_rx_mod_0_0.dcp' for cell 'UART_BRAM_Interfacing_i/UART/rx_mod_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2531.910 ; gain = 0.000 ; free physical = 22122 ; free virtual = 28768
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_processing_system7_0_0/UART_BRAM_Interfacing_processing_system7_0_0.xdc] for cell 'UART_BRAM_Interfacing_i/PS/processing_system7_0/inst'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_processing_system7_0_0/UART_BRAM_Interfacing_processing_system7_0_0.xdc] for cell 'UART_BRAM_Interfacing_i/PS/processing_system7_0/inst'
Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_proc_sys_reset_0_0/UART_BRAM_Interfacing_proc_sys_reset_0_0_board.xdc] for cell 'UART_BRAM_Interfacing_i/PS/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_proc_sys_reset_0_0/UART_BRAM_Interfacing_proc_sys_reset_0_0_board.xdc] for cell 'UART_BRAM_Interfacing_i/PS/proc_sys_reset_0/U0'
Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_proc_sys_reset_0_0/UART_BRAM_Interfacing_proc_sys_reset_0_0.xdc] for cell 'UART_BRAM_Interfacing_i/PS/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_proc_sys_reset_0_0/UART_BRAM_Interfacing_proc_sys_reset_0_0.xdc] for cell 'UART_BRAM_Interfacing_i/PS/proc_sys_reset_0/U0'
Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_smartconnect_1_0/bd_0/ip/ip_1/bd_1034_psr_aclk_0_board.xdc] for cell 'UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_smartconnect_1_0/bd_0/ip/ip_1/bd_1034_psr_aclk_0_board.xdc] for cell 'UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_smartconnect_1_0/bd_0/ip/ip_1/bd_1034_psr_aclk_0.xdc] for cell 'UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.gen/sources_1/bd/UART_BRAM_Interfacing/ip/UART_BRAM_Interfacing_smartconnect_1_0/bd_0/ip/ip_1/bd_1034_psr_aclk_0.xdc] for cell 'UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/therk/emb_sys_vivado/constraints/PYNQ-Z2 v1.0.xdc]
Finished Parsing XDC File [/home/therk/emb_sys_vivado/constraints/PYNQ-Z2 v1.0.xdc]
INFO: [Project 1-1715] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.930 ; gain = 0.000 ; free physical = 22007 ; free virtual = 28654
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 36 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2757.930 ; gain = 226.020 ; free physical = 22007 ; free virtual = 28654
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2757.930 ; gain = 0.000 ; free physical = 21994 ; free virtual = 28645

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1569f3c17

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3150.207 ; gain = 392.277 ; free physical = 21598 ; free virtual = 28262

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 11 inverter(s) to 77 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 87d7acb0

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3321.145 ; gain = 0.000 ; free physical = 21431 ; free virtual = 28093
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 43 cells
INFO: [Opt 31-1021] In phase Retarget, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 134fd7661

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3321.145 ; gain = 0.000 ; free physical = 21431 ; free virtual = 28093
INFO: [Opt 31-389] Phase Constant propagation created 53 cells and removed 101 cells
INFO: [Opt 31-1021] In phase Constant propagation, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1141cbd56

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3321.145 ; gain = 0.000 ; free physical = 21431 ; free virtual = 28093
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 376 cells
INFO: [Opt 31-1021] In phase Sweep, 25 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1141cbd56

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3321.145 ; gain = 0.000 ; free physical = 21431 ; free virtual = 28093
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1141cbd56

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3321.145 ; gain = 0.000 ; free physical = 21431 ; free virtual = 28093
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1141cbd56

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.30 . Memory (MB): peak = 3321.145 ; gain = 0.000 ; free physical = 21431 ; free virtual = 28093
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              43  |                                             15  |
|  Constant propagation         |              53  |             101  |                                             20  |
|  Sweep                        |               0  |             376  |                                             25  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             15  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.145 ; gain = 0.000 ; free physical = 21431 ; free virtual = 28093
Ending Logic Optimization Task | Checksum: 14c198d49

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.34 . Memory (MB): peak = 3321.145 ; gain = 0.000 ; free physical = 21431 ; free virtual = 28093

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 14c198d49

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21430 ; free virtual = 28095
Ending Power Optimization Task | Checksum: 14c198d49

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3620.051 ; gain = 298.906 ; free physical = 21433 ; free virtual = 28099

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14c198d49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21433 ; free virtual = 28099

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21433 ; free virtual = 28099
Ending Netlist Obfuscation Task | Checksum: 14c198d49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21433 ; free virtual = 28099
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 862.121 ; free physical = 21433 ; free virtual = 28099
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21430 ; free virtual = 28098
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/impl_1/UART_BRAM_Interfacing_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UART_BRAM_Interfacing_wrapper_drc_opted.rpt -pb UART_BRAM_Interfacing_wrapper_drc_opted.pb -rpx UART_BRAM_Interfacing_wrapper_drc_opted.rpx
Command: report_drc -file UART_BRAM_Interfacing_wrapper_drc_opted.rpt -pb UART_BRAM_Interfacing_wrapper_drc_opted.pb -rpx UART_BRAM_Interfacing_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/impl_1/UART_BRAM_Interfacing_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21343 ; free virtual = 28016
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bc2dfcd3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21344 ; free virtual = 28017
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21344 ; free virtual = 28017

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 920d31b9

Time (s): cpu = 00:00:00.70 ; elapsed = 00:00:00.37 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21370 ; free virtual = 28046

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: dc9339b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21380 ; free virtual = 28057

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: dc9339b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21380 ; free virtual = 28057
Phase 1 Placer Initialization | Checksum: dc9339b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21380 ; free virtual = 28057

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 186f525e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21362 ; free virtual = 28040

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 125da11da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21371 ; free virtual = 28049

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 235 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 63 nets or cells. Created 0 new cell, deleted 63 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21348 ; free virtual = 28025

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             63  |                    63  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             63  |                    63  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1c534a82e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21348 ; free virtual = 28025
Phase 2.3 Global Placement Core | Checksum: 1c72319de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21347 ; free virtual = 28024
Phase 2 Global Placement | Checksum: 1c72319de

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21347 ; free virtual = 28024

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 212606503

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21347 ; free virtual = 28024

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 8646b8e6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21346 ; free virtual = 28023

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: ab00de63

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21346 ; free virtual = 28023

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11782f02d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21346 ; free virtual = 28023

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dfcdbdab

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21338 ; free virtual = 28016

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: b27297f2

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21338 ; free virtual = 28016

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1615c29ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21338 ; free virtual = 28016
Phase 3 Detail Placement | Checksum: 1615c29ac

Time (s): cpu = 00:00:15 ; elapsed = 00:00:04 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21338 ; free virtual = 28016

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16c3da738

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.643 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1a9e29428

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1cbaaf0fd

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019
Phase 4.1.1.1 BUFG Insertion | Checksum: 16c3da738

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.643. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019
Phase 4.1 Post Commit Optimization | Checksum: 21fe5d2ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21fe5d2ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 21fe5d2ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019
Phase 4.3 Placer Reporting | Checksum: 21fe5d2ea

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17f2beb56

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019
Ending Placer Task | Checksum: 9b0578f3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21342 ; free virtual = 28019
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21365 ; free virtual = 28043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21351 ; free virtual = 28034
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/impl_1/UART_BRAM_Interfacing_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file UART_BRAM_Interfacing_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21349 ; free virtual = 28029
INFO: [runtcl-4] Executing : report_utilization -file UART_BRAM_Interfacing_wrapper_utilization_placed.rpt -pb UART_BRAM_Interfacing_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file UART_BRAM_Interfacing_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21353 ; free virtual = 28033
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 21270 ; free virtual = 27965
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/impl_1/UART_BRAM_Interfacing_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 5246a386 ConstDB: 0 ShapeSum: 48bed56d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 158b57446

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20820 ; free virtual = 27662
Post Restoration Checksum: NetGraph: 6102e6cd NumContArr: f7b28d79 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 158b57446

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20819 ; free virtual = 27663

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 158b57446

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20782 ; free virtual = 27628

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 158b57446

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20780 ; free virtual = 27626
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 14263af33

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20691 ; free virtual = 27561
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.660  | TNS=0.000  | WHS=-0.354 | THS=-97.498|

Phase 2 Router Initialization | Checksum: 18b66c4da

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20687 ; free virtual = 27557

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00460806 %
  Global Horizontal Routing Utilization  = 0.0120014 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2461
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2460
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 18b66c4da

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20683 ; free virtual = 27553
Phase 3 Initial Routing | Checksum: 22271665d

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20676 ; free virtual = 27546

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 254
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.935  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 124252ff5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20670 ; free virtual = 27536

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.982  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 190d71e96

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20672 ; free virtual = 27540
Phase 4 Rip-up And Reroute | Checksum: 190d71e96

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20672 ; free virtual = 27540

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 190d71e96

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20672 ; free virtual = 27540

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190d71e96

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20672 ; free virtual = 27540
Phase 5 Delay and Skew Optimization | Checksum: 190d71e96

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20672 ; free virtual = 27540

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1187b4492

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20671 ; free virtual = 27538
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.097  | TNS=0.000  | WHS=0.033  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a11e7b1f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20671 ; free virtual = 27538
Phase 6 Post Hold Fix | Checksum: 1a11e7b1f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20671 ; free virtual = 27538

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.346122 %
  Global Horizontal Routing Utilization  = 0.50617 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 168f61c88

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20671 ; free virtual = 27537

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 168f61c88

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20671 ; free virtual = 27536

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cb16c076

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20671 ; free virtual = 27536

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.097  | TNS=0.000  | WHS=0.033  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cb16c076

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20671 ; free virtual = 27536
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20707 ; free virtual = 27572

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20707 ; free virtual = 27572
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3620.051 ; gain = 0.000 ; free physical = 20687 ; free virtual = 27561
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/impl_1/UART_BRAM_Interfacing_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UART_BRAM_Interfacing_wrapper_drc_routed.rpt -pb UART_BRAM_Interfacing_wrapper_drc_routed.pb -rpx UART_BRAM_Interfacing_wrapper_drc_routed.rpx
Command: report_drc -file UART_BRAM_Interfacing_wrapper_drc_routed.rpt -pb UART_BRAM_Interfacing_wrapper_drc_routed.pb -rpx UART_BRAM_Interfacing_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/impl_1/UART_BRAM_Interfacing_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file UART_BRAM_Interfacing_wrapper_methodology_drc_routed.rpt -pb UART_BRAM_Interfacing_wrapper_methodology_drc_routed.pb -rpx UART_BRAM_Interfacing_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file UART_BRAM_Interfacing_wrapper_methodology_drc_routed.rpt -pb UART_BRAM_Interfacing_wrapper_methodology_drc_routed.pb -rpx UART_BRAM_Interfacing_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/therk/emb_sys_vivado/bram_assignment/bram_assignment.runs/impl_1/UART_BRAM_Interfacing_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file UART_BRAM_Interfacing_wrapper_power_routed.rpt -pb UART_BRAM_Interfacing_wrapper_power_summary_routed.pb -rpx UART_BRAM_Interfacing_wrapper_power_routed.rpx
Command: report_power -file UART_BRAM_Interfacing_wrapper_power_routed.rpt -pb UART_BRAM_Interfacing_wrapper_power_summary_routed.pb -rpx UART_BRAM_Interfacing_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file UART_BRAM_Interfacing_wrapper_route_status.rpt -pb UART_BRAM_Interfacing_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file UART_BRAM_Interfacing_wrapper_timing_summary_routed.rpt -pb UART_BRAM_Interfacing_wrapper_timing_summary_routed.pb -rpx UART_BRAM_Interfacing_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file UART_BRAM_Interfacing_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file UART_BRAM_Interfacing_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file UART_BRAM_Interfacing_wrapper_bus_skew_routed.rpt -pb UART_BRAM_Interfacing_wrapper_bus_skew_routed.pb -rpx UART_BRAM_Interfacing_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the UART_BRAM_Interfacing_i/PS/smartconnect_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force UART_BRAM_Interfacing_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./UART_BRAM_Interfacing_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3944.152 ; gain = 226.746 ; free physical = 20681 ; free virtual = 27513
INFO: [Common 17-206] Exiting Vivado at Sun Oct  6 19:54:12 2024...
