// Seed: 2267664981
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor  id_5 = 1;
  wire id_6;
  id_7 :
  assert property (@(posedge 1) id_7 * 1)
  else;
  tri id_8 = id_2;
  assign id_5 = 1;
  tri  id_9;
  wire id_10;
  assign id_7 = 1;
  assign id_8 = 1;
  assign id_9 = 1;
  assign id_4 = 1;
  id_11(
      .id_0(id_10),
      .id_1(~id_5),
      .id_2(1),
      .id_3(1),
      .id_4(~1'd0),
      .id_5(1),
      .id_6(1),
      .id_7(),
      .id_8(id_1 == (1)),
      .id_9(1),
      .id_10(1 && id_5),
      .id_11(id_8),
      .id_12(1),
      .id_13(id_8),
      .id_14(id_3),
      .id_15(id_6),
      .id_16(1),
      .id_17(id_8),
      .id_18(id_9),
      .id_19(),
      .id_20(id_4),
      .id_21(1),
      .id_22(id_10)
  );
  uwire id_12 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign id_2 = 1 < id_3;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_2,
      id_9
  );
  assign modCall_1.type_8 = 0;
endmodule
