ncvlog: 08.20-s015: (c) Copyright 1995-2009 Cadence Design Systems, Inc.
TOOL:	ncvlog	08.20-s015: Started on Apr 05, 2016 at 11:56:56 EDT
ncvlog
    -SV
    -linedebug
    -messages
    -incdir src
    src/exception_unit.v
    src/mips_mem.v
    src/regfile.v
    src/syscall_unit.v
    src/testbench.v
    src/mips_core.sv
    src/mips_decode.sv

file: src/exception_unit.v
	module worklib.exception_unit
		errors: 0, warnings: 0
file: src/mips_mem.v
	module worklib.mips_mem
		errors: 0, warnings: 0
file: src/regfile.v
	module worklib.regfile2_forward
		errors: 0, warnings: 0
	module worklib.btbsram
		errors: 0, warnings: 0
file: src/syscall_unit.v
	module worklib.syscall_unit
		errors: 0, warnings: 0
file: src/testbench.v
	module worklib.testbench
		errors: 0, warnings: 0
	module worklib.clock
		errors: 0, warnings: 0
file: src/mips_core.sv
   register pcEX_1(instruc_2.pc_EX, instruc_2.pc_ID, clk, instruc_2.EXen, rst_b);
                 |
ncvlog: *E,DUPIDN (src/mips_core.sv,445|17): identifier 'pcEX_1' previously declared [12.5(IEEE)].
   register rsEX_1(instruc_2.rs_data_EX, instruc_2.rs_data, clk, instruc_2.EXen, rst_b);
                 |
ncvlog: *E,DUPIDN (src/mips_core.sv,446|17): identifier 'rsEX_1' previously declared [12.5(IEEE)].
   register rtEX_1(instruc_2.rt_data_EX, instruc_2.rt_data, clk, instruc_2.EXen, rst_b);
                 |
ncvlog: *E,DUPIDN (src/mips_core.sv,447|17): identifier 'rtEX_1' previously declared [12.5(IEEE)].
   register iEX_1(instruc_2.imm_EX, instruc_2.imm, clk, instruc_2.EXen, rst_b);
                |
ncvlog: *E,DUPIDN (src/mips_core.sv,448|16): identifier 'iEX_1' previously declared [12.5(IEEE)].
   register #(5) wrEX_1(instruc_2.wr_reg_EX, instruc_2.wr_reg, clk, instruc_2.EXen, rst_b);
                      |
ncvlog: *E,DUPIDN (src/mips_core.sv,449|22): identifier 'wrEX_1' previously declared [12.5(IEEE)].
   assign mem_data_in = store_data; //data to store
                                 |
ncvlog: *E,UNDIDN (src/mips_core.sv,648|33): 'store_data': undeclared identifier [12.5(IEEE)].
   assign r_v0 = rt_data_WB; // rt_data for syscall is data from $v0
                          |
ncvlog: *E,UNDIDN (src/mips_core.sv,690|26): 'rt_data_WB': undeclared identifier [12.5(IEEE)].
	module worklib.mips_core
		errors: 7, warnings: 0
	module worklib.mips_ALU
		errors: 0, warnings: 0
	module worklib.register
		errors: 0, warnings: 0
	module worklib.register2Input
		errors: 0, warnings: 0
	module worklib.cntlRegister
		errors: 0, warnings: 0
	module worklib.forwardData
		errors: 0, warnings: 0
	module worklib.stallDetector
		errors: 0, warnings: 0
	module worklib.countdownReg
		errors: 0, warnings: 0
	module worklib.adder
		errors: 0, warnings: 0
	module worklib.add_const
		errors: 0, warnings: 0
	module worklib.mux2to1
		errors: 0, warnings: 0
	module worklib.mux4to1
		errors: 0, warnings: 0
	module worklib.pcSelector
		errors: 0, warnings: 0
	module worklib.concat
		errors: 0, warnings: 0
	module worklib.loader
		errors: 0, warnings: 0
	module worklib.storer
		errors: 0, warnings: 0
file: src/mips_decode.sv
	module worklib.mips_decode
		errors: 0, warnings: 0
TOOL:	ncvlog	08.20-s015: Exiting on Apr 05, 2016 at 11:56:56 EDT  (total: 00:00:00)
