/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [8:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  reg [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(celloutsig_1_5z & celloutsig_1_12z);
  assign celloutsig_0_12z = ~celloutsig_0_0z[4];
  assign celloutsig_0_3z = ~((celloutsig_0_2z | celloutsig_0_0z[4]) & (celloutsig_0_0z[1] | celloutsig_0_1z));
  assign celloutsig_1_5z = ~((in_data[168] | in_data[102]) & (celloutsig_1_3z | celloutsig_1_3z));
  assign celloutsig_1_10z = ~((in_data[144] | celloutsig_1_4z[1]) & (celloutsig_1_7z | celloutsig_1_0z));
  assign celloutsig_0_9z = celloutsig_0_0z[4] | ~(celloutsig_0_1z);
  assign celloutsig_1_6z = in_data[123] | ~(celloutsig_1_2z[1]);
  assign celloutsig_1_9z = celloutsig_1_0z | ~(celloutsig_1_8z);
  assign celloutsig_0_2z = in_data[84] | ~(celloutsig_0_1z);
  assign celloutsig_1_16z = celloutsig_1_11z[11] | celloutsig_1_12z;
  assign celloutsig_1_0z = in_data[177] | in_data[151];
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_9z } / { 1'h1, in_data[150:142], celloutsig_1_15z };
  assign celloutsig_0_1z = { in_data[81:75], celloutsig_0_0z } <= { celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z } || { in_data[21:13], celloutsig_0_5z };
  assign celloutsig_0_5z = celloutsig_0_0z[4:2] % { 1'h1, celloutsig_0_0z[2], celloutsig_0_2z };
  assign celloutsig_1_1z = - { in_data[137:133], celloutsig_1_0z };
  assign celloutsig_0_8z = ~ { in_data[63:59], celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_4z = ~ { in_data[106:104], celloutsig_1_3z };
  assign celloutsig_1_3z = ~^ in_data[148:145];
  assign celloutsig_1_7z = ~^ { in_data[164:162], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_1_19z = ^ { celloutsig_1_11z[11:7], celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_16z };
  assign celloutsig_1_14z = ^ { in_data[139:133], celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z };
  assign celloutsig_1_11z = { in_data[122:121], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_5z } >>> { celloutsig_1_1z[4:3], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_3z };
  assign celloutsig_0_11z = ~((celloutsig_0_6z & celloutsig_0_8z[8]) | celloutsig_0_1z);
  assign celloutsig_1_12z = ~((celloutsig_1_11z[0] & celloutsig_1_11z[8]) | celloutsig_1_6z);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_0z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[94:88];
  always_latch
    if (clkin_data[96]) celloutsig_1_2z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_2z = celloutsig_1_1z;
  assign celloutsig_0_13z = ~((celloutsig_0_9z & celloutsig_0_11z) | (celloutsig_0_0z[2] & celloutsig_0_5z[1]));
  assign celloutsig_1_8z = ~((celloutsig_1_3z & in_data[149]) | (celloutsig_1_2z[5] & in_data[114]));
  assign celloutsig_1_13z = ~((celloutsig_1_7z & celloutsig_1_12z) | (celloutsig_1_7z & celloutsig_1_7z));
  assign { out_data[138:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
