// Seed: 1858261580
module module_0 (
    output supply1 id_0,
    output wand id_1
    , id_15,
    input supply0 id_2
    , id_16,
    input supply1 id_3,
    output wand id_4,
    output tri1 id_5,
    input tri1 id_6,
    input uwire id_7,
    output supply0 id_8
    , id_17,
    input uwire id_9,
    input tri1 id_10,
    output wire id_11,
    output tri0 id_12,
    input uwire id_13
);
  assign id_5 = 1;
  always @(1);
endmodule
module module_1 (
    output wire id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  wor  id_3
);
  logic [7:0] id_5, id_6, id_7, id_8, id_9, id_10, id_11;
  assign id_11   = id_10;
  assign id_9[1] = 1;
  module_0(
      id_0, id_0, id_1, id_1, id_0, id_0, id_3, id_3, id_0, id_3, id_2, id_0, id_0, id_2
  );
endmodule
