; ModuleID = 'Assert2'
source_filename = "Assert2"

define i64 @output() {
entry:
  br i1 false, label %assert, label %merge

assert:                                           ; preds = %entry
  %0 = call i64 @HALT(i32 1)
  br label %merge

merge:                                            ; preds = %assert, %entry
  ret i64 0
}

declare i64 @HALT(i32)
