<?xml version="1.0" ?>
<node xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema" xmlns:altera="http://www.altera.com/XMLSchema/Qsys/SystemTree">
  <instanceKey xsi:type="xs:string">Phy_tb</instanceKey>
  <instanceData xsi:type="data">
    <parameters></parameters>
    <interconnectAssignments>
      <interconnectAssignment>
        <name>qsys_mm.clockCrossingAdapter</name>
        <value>HANDSHAKE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>qsys_mm.enableEccProtection</name>
        <value>FALSE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>qsys_mm.insertDefaultSlave</name>
        <value>FALSE</value>
      </interconnectAssignment>
      <interconnectAssignment>
        <name>qsys_mm.maxAdditionalLatency</name>
        <value>1</value>
      </interconnectAssignment>
    </interconnectAssignments>
    <className>Phy_tb</className>
    <version>1.0</version>
    <name>Phy_tb</name>
    <uniqueName>Phy_tb</uniqueName>
    <nonce>0</nonce>
    <incidentConnections></incidentConnections>
  </instanceData>
  <children>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_serial_data_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_serial_data</name>
                        <role>rx_serial_data</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_serial_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_serial_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_serial_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_serial_data_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_serial_data_bfm</name>
        <uniqueName>Phy_inst_rx_serial_data_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_serial_data_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_serial_data</end>
            <start>Phy_inst_rx_serial_data_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_serial_data_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_enh_fifo_pempty_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_fifo_pempty</name>
                        <role>tx_enh_fifo_pempty</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_fifo_pempty_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_fifo_pempty_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_enh_fifo_pempty_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_enh_fifo_pempty_bfm</name>
        <uniqueName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_enh_fifo_pempty_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_fifo_pempty</end>
            <start>Phy_inst_tx_enh_fifo_pempty_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_enh_fifo_pempty_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_cal_busy_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_cal_busy</name>
                        <role>rx_cal_busy</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_cal_busy_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_cal_busy_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_cal_busy_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_cal_busy_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_cal_busy_bfm</name>
        <uniqueName>Phy_inst_rx_cal_busy_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_cal_busy_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_cal_busy</end>
            <start>Phy_inst_rx_cal_busy_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_cal_busy_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_cdr_refclk0_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_cdr_refclk0_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_cdr_refclk0_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_cdr_refclk0_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cdr_refclk0_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cdr_refclk0_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_cdr_refclk0_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_cdr_refclk0_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_cdr_refclk0_bfm</name>
        <uniqueName>Phy_inst_rx_cdr_refclk0_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_cdr_refclk0_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_cdr_refclk0</end>
            <start>Phy_inst_rx_cdr_refclk0_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_cdr_refclk0_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_coreclkin_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_coreclkin_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_coreclkin_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_coreclkin_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_coreclkin_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_coreclkin_bfm</name>
        <uniqueName>Phy_inst_rx_coreclkin_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_coreclkin_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_coreclkin</end>
            <start>Phy_inst_rx_coreclkin_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_coreclkin_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_unused_tx_control_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_unused_tx_control</name>
                        <role>unused_tx_control</role>
                        <direction>Output</direction>
                        <width>9</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_unused_tx_control_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_unused_tx_control_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_unused_tx_control_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_unused_tx_control_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_unused_tx_control_bfm</name>
        <uniqueName>Phy_inst_unused_tx_control_bfm_ip</uniqueName>
        <fixedName>Phy_inst_unused_tx_control_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/unused_tx_control</end>
            <start>Phy_inst_unused_tx_control_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_unused_tx_control_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_enh_fifo_del_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_fifo_del</name>
                        <role>rx_enh_fifo_del</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_fifo_del_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_fifo_del_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_fifo_del_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_del_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_del_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_del_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_enh_fifo_del_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_enh_fifo_del_bfm</name>
        <uniqueName>Phy_inst_rx_enh_fifo_del_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_enh_fifo_del_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_fifo_del</end>
            <start>Phy_inst_rx_enh_fifo_del_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_enh_fifo_del_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_is_lockedtodata_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_is_lockedtodata</name>
                        <role>rx_is_lockedtodata</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_is_lockedtodata_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_is_lockedtodata_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_is_lockedtodata_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtodata_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtodata_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtodata_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_is_lockedtodata_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_is_lockedtodata_bfm</name>
        <uniqueName>Phy_inst_rx_is_lockedtodata_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_is_lockedtodata_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_is_lockedtodata</end>
            <start>Phy_inst_rx_is_lockedtodata_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_is_lockedtodata_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_control_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_control</name>
                        <role>tx_control</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_control_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_control_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_control_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_control_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_control_bfm</name>
        <uniqueName>Phy_inst_tx_control_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_control_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_control</end>
            <start>Phy_inst_tx_control_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_control_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_enh_highber_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_highber</name>
                        <role>rx_enh_highber</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_highber_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_highber_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_highber_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_highber_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_highber_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_highber_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_enh_highber_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_enh_highber_bfm</name>
        <uniqueName>Phy_inst_rx_enh_highber_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_enh_highber_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_highber</end>
            <start>Phy_inst_rx_enh_highber_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_enh_highber_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_enh_data_valid_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_data_valid</name>
                        <role>rx_enh_data_valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_data_valid_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_data_valid_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_data_valid_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_enh_data_valid_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_enh_data_valid_bfm</name>
        <uniqueName>Phy_inst_rx_enh_data_valid_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_enh_data_valid_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_data_valid</end>
            <start>Phy_inst_rx_enh_data_valid_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_enh_data_valid_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_enh_fifo_insert_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_fifo_insert</name>
                        <role>rx_enh_fifo_insert</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_fifo_insert_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_fifo_insert_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_fifo_insert_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_insert_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_insert_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_insert_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_enh_fifo_insert_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_enh_fifo_insert_bfm</name>
        <uniqueName>Phy_inst_rx_enh_fifo_insert_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_enh_fifo_insert_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_fifo_insert</end>
            <start>Phy_inst_rx_enh_fifo_insert_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_enh_fifo_insert_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_enh_data_valid_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_data_valid</name>
                        <role>tx_enh_data_valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_data_valid_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_data_valid_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_data_valid_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_data_valid_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_enh_data_valid_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_enh_data_valid_bfm</name>
        <uniqueName>Phy_inst_tx_enh_data_valid_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_enh_data_valid_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_data_valid</end>
            <start>Phy_inst_tx_enh_data_valid_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_enh_data_valid_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_clkout_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_clkout_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_clkout_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_clkout_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_clkout_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_clkout_bfm</name>
        <uniqueName>Phy_inst_tx_clkout_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_clkout_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_clkout</end>
            <start>Phy_inst_tx_clkout_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_clkout_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_control_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_control</name>
                        <role>rx_control</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_control_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_control_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_control_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_control_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_control_bfm</name>
        <uniqueName>Phy_inst_rx_control_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_control_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_control</end>
            <start>Phy_inst_rx_control_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_control_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_pma_div_clkout_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_pma_div_clkout_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_pma_div_clkout_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_pma_div_clkout_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_pma_div_clkout_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_pma_div_clkout_bfm</name>
        <uniqueName>Phy_inst_rx_pma_div_clkout_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_pma_div_clkout_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_pma_div_clkout</end>
            <start>Phy_inst_rx_pma_div_clkout_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_pma_div_clkout_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_reconfig_clk_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_reconfig_clk_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_reconfig_clk_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_reconfig_clk_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_clk_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_clk_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_clk_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_reconfig_clk_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_reconfig_clk_bfm</name>
        <uniqueName>Phy_inst_reconfig_clk_bfm_ip</uniqueName>
        <fixedName>Phy_inst_reconfig_clk_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/reconfig_clk</end>
            <start>Phy_inst_reconfig_clk_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_reconfig_clk_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_analogreset_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_analogreset</name>
                        <role>rx_analogreset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_analogreset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_analogreset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_analogreset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_analogreset_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_analogreset_bfm</name>
        <uniqueName>Phy_inst_rx_analogreset_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_analogreset_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_analogreset</end>
            <start>Phy_inst_rx_analogreset_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_analogreset_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_enh_fifo_empty_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_fifo_empty</name>
                        <role>rx_enh_fifo_empty</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_fifo_empty_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_fifo_empty_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_fifo_empty_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_enh_fifo_empty_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_enh_fifo_empty_bfm</name>
        <uniqueName>Phy_inst_rx_enh_fifo_empty_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_enh_fifo_empty_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_fifo_empty</end>
            <start>Phy_inst_rx_enh_fifo_empty_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_enh_fifo_empty_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_parallel_data_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_parallel_data</name>
                        <role>rx_parallel_data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_parallel_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_parallel_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_parallel_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_parallel_data_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_parallel_data_bfm</name>
        <uniqueName>Phy_inst_rx_parallel_data_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_parallel_data_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_parallel_data</end>
            <start>Phy_inst_rx_parallel_data_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_parallel_data_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_unused_rx_parallel_data_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_unused_rx_parallel_data</name>
                        <role>unused_rx_parallel_data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_unused_rx_parallel_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_unused_rx_parallel_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_unused_rx_parallel_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_unused_rx_parallel_data_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_unused_rx_parallel_data_bfm</name>
        <uniqueName>Phy_inst_unused_rx_parallel_data_bfm_ip</uniqueName>
        <fixedName>Phy_inst_unused_rx_parallel_data_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/unused_rx_parallel_data</end>
            <start>Phy_inst_unused_rx_parallel_data_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_unused_rx_parallel_data_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_coreclkin_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_coreclkin_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_coreclkin_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_coreclkin_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_coreclkin_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_coreclkin_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_coreclkin_bfm</name>
        <uniqueName>Phy_inst_tx_coreclkin_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_coreclkin_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_coreclkin</end>
            <start>Phy_inst_tx_coreclkin_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_coreclkin_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_parallel_data_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_parallel_data</name>
                        <role>tx_parallel_data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_parallel_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_parallel_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_parallel_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_parallel_data_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_parallel_data_bfm</name>
        <uniqueName>Phy_inst_tx_parallel_data_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_parallel_data_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_parallel_data</end>
            <start>Phy_inst_tx_parallel_data_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_parallel_data_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_enh_fifo_full_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_fifo_full</name>
                        <role>rx_enh_fifo_full</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_fifo_full_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_fifo_full_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_fifo_full_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_enh_fifo_full_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_enh_fifo_full_bfm</name>
        <uniqueName>Phy_inst_rx_enh_fifo_full_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_enh_fifo_full_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_fifo_full</end>
            <start>Phy_inst_rx_enh_fifo_full_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_enh_fifo_full_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_pma_div_clkout_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_pma_div_clkout_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_pma_div_clkout_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_pma_div_clkout_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_pma_div_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_pma_div_clkout_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_pma_div_clkout_bfm</name>
        <uniqueName>Phy_inst_tx_pma_div_clkout_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_pma_div_clkout_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_pma_div_clkout</end>
            <start>Phy_inst_tx_pma_div_clkout_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_pma_div_clkout_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_digitalreset_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_digitalreset</name>
                        <role>tx_digitalreset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_digitalreset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_digitalreset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_digitalreset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_digitalreset_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_digitalreset_bfm</name>
        <uniqueName>Phy_inst_tx_digitalreset_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_digitalreset_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_digitalreset</end>
            <start>Phy_inst_tx_digitalreset_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_digitalreset_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_unused_tx_parallel_data_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_unused_tx_parallel_data</name>
                        <role>unused_tx_parallel_data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_unused_tx_parallel_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_unused_tx_parallel_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_unused_tx_parallel_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_unused_tx_parallel_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_unused_tx_parallel_data_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_unused_tx_parallel_data_bfm</name>
        <uniqueName>Phy_inst_unused_tx_parallel_data_bfm_ip</uniqueName>
        <fixedName>Phy_inst_unused_tx_parallel_data_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/unused_tx_parallel_data</end>
            <start>Phy_inst_unused_tx_parallel_data_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_unused_tx_parallel_data_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_reconfig_avmm_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_address</name>
                        <role>address</role>
                        <direction>Output</direction>
                        <width>10</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_read</name>
                        <role>read</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_readdata</name>
                        <role>readdata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_write</name>
                        <role>write</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>sig_writedata</name>
                        <role>writedata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_reconfig_avmm_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_reconfig_avmm_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_reconfig_avmm_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_avmm_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_avmm_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_avmm_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_reconfig_avmm_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_reconfig_avmm_bfm</name>
        <uniqueName>Phy_inst_reconfig_avmm_bfm_ip</uniqueName>
        <fixedName>Phy_inst_reconfig_avmm_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/reconfig_avmm</end>
            <start>Phy_inst_reconfig_avmm_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_reconfig_avmm_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_analogreset_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_analogreset</name>
                        <role>tx_analogreset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_analogreset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_analogreset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_analogreset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_analogreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_analogreset_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_analogreset_bfm</name>
        <uniqueName>Phy_inst_tx_analogreset_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_analogreset_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_analogreset</end>
            <start>Phy_inst_tx_analogreset_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_analogreset_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_err_ins_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_err_ins</name>
                        <role>tx_err_ins</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_err_ins_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_err_ins_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_err_ins_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_err_ins_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_err_ins_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_err_ins_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_err_ins_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_err_ins_bfm</name>
        <uniqueName>Phy_inst_tx_err_ins_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_err_ins_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_err_ins</end>
            <start>Phy_inst_tx_err_ins_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_err_ins_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_unused_rx_control_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_unused_rx_control</name>
                        <role>unused_rx_control</role>
                        <direction>Input</direction>
                        <width>12</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_unused_rx_control_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_unused_rx_control_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_unused_rx_control_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_unused_rx_control_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_unused_rx_control_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_unused_rx_control_bfm</name>
        <uniqueName>Phy_inst_unused_rx_control_bfm_ip</uniqueName>
        <fixedName>Phy_inst_unused_rx_control_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/unused_rx_control</end>
            <start>Phy_inst_unused_rx_control_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_unused_rx_control_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_clkout_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_clkout_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_clkout_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_clkout_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_clkout_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_clkout_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_clkout_bfm</name>
        <uniqueName>Phy_inst_rx_clkout_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_clkout_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_clkout</end>
            <start>Phy_inst_rx_clkout_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_clkout_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_enh_fifo_pfull_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_fifo_pfull</name>
                        <role>tx_enh_fifo_pfull</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_fifo_pfull_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_fifo_pfull_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_enh_fifo_pfull_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_enh_fifo_pfull_bfm</name>
        <uniqueName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_enh_fifo_pfull_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_fifo_pfull</end>
            <start>Phy_inst_tx_enh_fifo_pfull_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_enh_fifo_pfull_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>reconfig_avmm</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reconfig_write</name>
                        <role>write</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_read</name>
                        <role>read</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_address</name>
                        <role>address</role>
                        <direction>Input</direction>
                        <width>10</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_writedata</name>
                        <role>writedata</role>
                        <direction>Input</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_readdata</name>
                        <role>readdata</role>
                        <direction>Output</direction>
                        <width>32</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                    <port>
                        <name>reconfig_waitrequest</name>
                        <role>waitrequest</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reconfig_clk</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reconfig_clk</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>reconfig_reset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>reconfig_reset</name>
                        <role>reset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_analogreset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_analogreset</name>
                        <role>rx_analogreset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_cal_busy</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_cal_busy</name>
                        <role>rx_cal_busy</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_cdr_refclk0</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_cdr_refclk0</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_clkout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_clkout</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_control</name>
                        <role>rx_control</role>
                        <direction>Output</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_coreclkin</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_coreclkin</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_digitalreset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_digitalreset</name>
                        <role>rx_digitalreset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_blk_lock</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_blk_lock</name>
                        <role>rx_enh_blk_lock</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_data_valid</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_data_valid</name>
                        <role>rx_enh_data_valid</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_fifo_del</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_fifo_del</name>
                        <role>rx_enh_fifo_del</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_fifo_empty</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_fifo_empty</name>
                        <role>rx_enh_fifo_empty</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_fifo_full</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_fifo_full</name>
                        <role>rx_enh_fifo_full</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_fifo_insert</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_fifo_insert</name>
                        <role>rx_enh_fifo_insert</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_enh_highber</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_enh_highber</name>
                        <role>rx_enh_highber</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_is_lockedtodata</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_is_lockedtodata</name>
                        <role>rx_is_lockedtodata</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_is_lockedtoref</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_is_lockedtoref</name>
                        <role>rx_is_lockedtoref</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_parallel_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_parallel_data</name>
                        <role>rx_parallel_data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_pma_div_clkout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_pma_div_clkout</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>rx_serial_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>rx_serial_data</name>
                        <role>rx_serial_data</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_analogreset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_analogreset</name>
                        <role>tx_analogreset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_cal_busy</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_cal_busy</name>
                        <role>tx_cal_busy</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_clkout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_clkout</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_control</name>
                        <role>tx_control</role>
                        <direction>Input</direction>
                        <width>8</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_coreclkin</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_coreclkin</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_digitalreset</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_digitalreset</name>
                        <role>tx_digitalreset</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_data_valid</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_data_valid</name>
                        <role>tx_enh_data_valid</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_fifo_empty</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_fifo_empty</name>
                        <role>tx_enh_fifo_empty</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_fifo_full</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_fifo_full</name>
                        <role>tx_enh_fifo_full</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_fifo_pempty</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_fifo_pempty</name>
                        <role>tx_enh_fifo_pempty</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_enh_fifo_pfull</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_enh_fifo_pfull</name>
                        <role>tx_enh_fifo_pfull</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_err_ins</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_err_ins</name>
                        <role>tx_err_ins</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_parallel_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_parallel_data</name>
                        <role>tx_parallel_data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_pma_div_clkout</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_pma_div_clkout</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_serial_clk0</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_serial_clk0</name>
                        <role>clk</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>tx_serial_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>tx_serial_data</name>
                        <role>tx_serial_data</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>unused_rx_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>unused_rx_control</name>
                        <role>unused_rx_control</role>
                        <direction>Output</direction>
                        <width>12</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>unused_rx_parallel_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>unused_rx_parallel_data</name>
                        <role>unused_rx_parallel_data</role>
                        <direction>Output</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>output</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>unused_tx_control</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>unused_tx_control</name>
                        <role>unused_tx_control</role>
                        <direction>Input</direction>
                        <width>9</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
            <interface>
                <name>unused_tx_parallel_data</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>unused_tx_parallel_data</name>
                        <role>unused_tx_parallel_data</role>
                        <direction>Input</direction>
                        <width>64</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap>
                        <entry>
                            <key>ui.blockdiagram.direction</key>
                            <value>input</value>
                        </entry>
                    </assignmentValueMap>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst</className>
        <version>1.0</version>
        <displayName>Phy_inst</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>/home/dai/WorkStation/fpga/project/intel/IPs/XG/Phy.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst</name>
        <uniqueName>Phy</uniqueName>
        <fixedName>Phy</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_serial_data</end>
            <start>Phy_inst_tx_serial_data_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/reconfig_reset</end>
            <start>Phy_inst_reconfig_reset_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_digitalreset</end>
            <start>Phy_inst_rx_digitalreset_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_coreclkin</end>
            <start>Phy_inst_rx_coreclkin_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_fifo_insert</end>
            <start>Phy_inst_rx_enh_fifo_insert_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_cal_busy</end>
            <start>Phy_inst_rx_cal_busy_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_cdr_refclk0</end>
            <start>Phy_inst_rx_cdr_refclk0_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_data_valid</end>
            <start>Phy_inst_tx_enh_data_valid_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_is_lockedtoref</end>
            <start>Phy_inst_rx_is_lockedtoref_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_err_ins</end>
            <start>Phy_inst_tx_err_ins_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_control</end>
            <start>Phy_inst_tx_control_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_analogreset</end>
            <start>Phy_inst_rx_analogreset_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_blk_lock</end>
            <start>Phy_inst_rx_enh_blk_lock_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_serial_data</end>
            <start>Phy_inst_rx_serial_data_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_digitalreset</end>
            <start>Phy_inst_tx_digitalreset_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_is_lockedtodata</end>
            <start>Phy_inst_rx_is_lockedtodata_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_pma_div_clkout</end>
            <start>Phy_inst_tx_pma_div_clkout_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_analogreset</end>
            <start>Phy_inst_tx_analogreset_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_data_valid</end>
            <start>Phy_inst_rx_enh_data_valid_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_fifo_del</end>
            <start>Phy_inst_rx_enh_fifo_del_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_coreclkin</end>
            <start>Phy_inst_tx_coreclkin_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_clkout</end>
            <start>Phy_inst_tx_clkout_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/reconfig_clk</end>
            <start>Phy_inst_reconfig_clk_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/unused_rx_control</end>
            <start>Phy_inst_unused_rx_control_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_fifo_pempty</end>
            <start>Phy_inst_tx_enh_fifo_pempty_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_fifo_pfull</end>
            <start>Phy_inst_tx_enh_fifo_pfull_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_control</end>
            <start>Phy_inst_rx_control_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/unused_tx_control</end>
            <start>Phy_inst_unused_tx_control_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_fifo_empty</end>
            <start>Phy_inst_rx_enh_fifo_empty_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_pma_div_clkout</end>
            <start>Phy_inst_rx_pma_div_clkout_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_parallel_data</end>
            <start>Phy_inst_rx_parallel_data_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/unused_rx_parallel_data</end>
            <start>Phy_inst_unused_rx_parallel_data_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_clkout</end>
            <start>Phy_inst_rx_clkout_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_cal_busy</end>
            <start>Phy_inst_tx_cal_busy_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_serial_clk0</end>
            <start>Phy_inst_tx_serial_clk0_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_parallel_data</end>
            <start>Phy_inst_tx_parallel_data_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_highber</end>
            <start>Phy_inst_rx_enh_highber_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_fifo_full</end>
            <start>Phy_inst_rx_enh_fifo_full_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/unused_tx_parallel_data</end>
            <start>Phy_inst_unused_tx_parallel_data_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/reconfig_avmm</end>
            <start>Phy_inst_reconfig_avmm_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_fifo_full</end>
            <start>Phy_inst_tx_enh_fifo_full_bfm/conduit</start>
          </incidentConnection>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_fifo_empty</end>
            <start>Phy_inst_tx_enh_fifo_empty_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_cal_busy_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_cal_busy</name>
                        <role>tx_cal_busy</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_cal_busy_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_cal_busy_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_cal_busy_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_cal_busy_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_cal_busy_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_cal_busy_bfm</name>
        <uniqueName>Phy_inst_tx_cal_busy_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_cal_busy_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_cal_busy</end>
            <start>Phy_inst_tx_cal_busy_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_cal_busy_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_digitalreset_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_digitalreset</name>
                        <role>rx_digitalreset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_digitalreset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_digitalreset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_digitalreset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_digitalreset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_digitalreset_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_digitalreset_bfm</name>
        <uniqueName>Phy_inst_rx_digitalreset_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_digitalreset_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_digitalreset</end>
            <start>Phy_inst_rx_digitalreset_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_digitalreset_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_enh_blk_lock_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_enh_blk_lock</name>
                        <role>rx_enh_blk_lock</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_enh_blk_lock_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_enh_blk_lock_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_enh_blk_lock_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_blk_lock_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_blk_lock_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_enh_blk_lock_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_enh_blk_lock_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_enh_blk_lock_bfm</name>
        <uniqueName>Phy_inst_rx_enh_blk_lock_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_enh_blk_lock_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_enh_blk_lock</end>
            <start>Phy_inst_rx_enh_blk_lock_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_enh_blk_lock_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_serial_data_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_serial_data</name>
                        <role>tx_serial_data</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_serial_data_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_serial_data_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_serial_data_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_data_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_serial_data_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_serial_data_bfm</name>
        <uniqueName>Phy_inst_tx_serial_data_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_serial_data_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_serial_data</end>
            <start>Phy_inst_tx_serial_data_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_serial_data_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_enh_fifo_empty_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_fifo_empty</name>
                        <role>tx_enh_fifo_empty</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_fifo_empty_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_fifo_empty_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_fifo_empty_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_empty_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_enh_fifo_empty_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_enh_fifo_empty_bfm</name>
        <uniqueName>Phy_inst_tx_enh_fifo_empty_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_enh_fifo_empty_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_fifo_empty</end>
            <start>Phy_inst_tx_enh_fifo_empty_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_enh_fifo_empty_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_enh_fifo_full_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_tx_enh_fifo_full</name>
                        <role>tx_enh_fifo_full</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_enh_fifo_full_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_enh_fifo_full_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_enh_fifo_full_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_enh_fifo_full_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_enh_fifo_full_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_enh_fifo_full_bfm</name>
        <uniqueName>Phy_inst_tx_enh_fifo_full_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_enh_fifo_full_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_enh_fifo_full</end>
            <start>Phy_inst_tx_enh_fifo_full_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_enh_fifo_full_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_rx_is_lockedtoref_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_rx_is_lockedtoref</name>
                        <role>rx_is_lockedtoref</role>
                        <direction>Input</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_rx_is_lockedtoref_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_rx_is_lockedtoref_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_rx_is_lockedtoref_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtoref_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtoref_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_rx_is_lockedtoref_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_rx_is_lockedtoref_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_rx_is_lockedtoref_bfm</name>
        <uniqueName>Phy_inst_rx_is_lockedtoref_bfm_ip</uniqueName>
        <fixedName>Phy_inst_rx_is_lockedtoref_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/rx_is_lockedtoref</end>
            <start>Phy_inst_rx_is_lockedtoref_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_rx_is_lockedtoref_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_reconfig_reset_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_reset</name>
                        <role>reset</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_reconfig_reset_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_reconfig_reset_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_reconfig_reset_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_reset_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_reset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_reconfig_reset_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_reconfig_reset_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_reconfig_reset_bfm</name>
        <uniqueName>Phy_inst_reconfig_reset_bfm_ip</uniqueName>
        <fixedName>Phy_inst_reconfig_reset_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/reconfig_reset</end>
            <start>Phy_inst_reconfig_reset_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_reconfig_reset_bfm</path>
      </instanceData>
      <children></children>
    </node>
    <node>
      <instanceKey xsi:type="xs:string">Phy_inst_tx_serial_clk0_bfm</instanceKey>
      <instanceData xsi:type="data">
        <parameters>
          <parameter>
            <name>componentDefinition</name>
            <value><![CDATA[<componentDefinition>
    <boundary>
        <interfaces>
            <interface>
                <name>conduit</name>
                <type>conduit</type>
                <isStart>false</isStart>
                <ports>
                    <port>
                        <name>sig_clk</name>
                        <role>clk</role>
                        <direction>Output</direction>
                        <width>1</width>
                        <lowerBound>0</lowerBound>
                        <vhdlType>STD_LOGIC_VECTOR</vhdlType>
                    </port>
                </ports>
                <assignments>
                    <assignmentValueMap/>
                </assignments>
                <parameters>
                    <parameterValueMap>
                        <entry>
                            <key>associatedClock</key>
                        </entry>
                        <entry>
                            <key>associatedReset</key>
                        </entry>
                        <entry>
                            <key>prSafe</key>
                            <value>false</value>
                        </entry>
                    </parameterValueMap>
                </parameters>
            </interface>
        </interfaces>
    </boundary>
    <originalModuleInfo>
        <className>Phy_inst_tx_serial_clk0_bfm</className>
        <version>1.0</version>
        <displayName>Phy_inst_tx_serial_clk0_bfm</displayName>
    </originalModuleInfo>
    <systemInfoParameterDescriptors>
        <descriptors/>
    </systemInfoParameterDescriptors>
    <systemInfos>
        <connPtSystemInfos/>
    </systemInfos>
</componentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>generationInfoDefinition</name>
            <value><![CDATA[<generationInfoDefinition>
    <hdlLibraryName>Phy_inst_tx_serial_clk0_bfm_ip</hdlLibraryName>
    <fileSets>
        <fileSet>
            <fileSetName>QUARTUS_SYNTH</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_clk0_bfm_ip</fileSetFixedName>
            <fileSetKind>QUARTUS_SYNTH</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VERILOG</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_clk0_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VERILOG</fileSetKind>
            <fileSetFiles/>
        </fileSet>
        <fileSet>
            <fileSetName>SIM_VHDL</fileSetName>
            <fileSetFixedName>Phy_inst_tx_serial_clk0_bfm_ip</fileSetFixedName>
            <fileSetKind>SIM_VHDL</fileSetKind>
            <fileSetFiles/>
        </fileSet>
    </fileSets>
</generationInfoDefinition>]]></value>
          </parameter>
          <parameter>
            <name>hlsFile</name>
            <value></value>
          </parameter>
          <parameter>
            <name>logicalView</name>
            <value>ip/Phy_tb/Phy_inst_tx_serial_clk0_bfm_ip.ip</value>
          </parameter>
          <parameter>
            <name>moduleAssignmentDefinition</name>
            <value><![CDATA[<assignmentDefinition>
    <assignmentValueMap/>
</assignmentDefinition>]]></value>
          </parameter>
          <parameter>
            <name>svInterfaceDefinition</name>
            <value></value>
          </parameter>
        </parameters>
        <interconnectAssignments></interconnectAssignments>
        <className>altera_generic_component</className>
        <version>1.0</version>
        <name>Phy_inst_tx_serial_clk0_bfm</name>
        <uniqueName>Phy_inst_tx_serial_clk0_bfm_ip</uniqueName>
        <fixedName>Phy_inst_tx_serial_clk0_bfm_ip</fixedName>
        <nonce>0</nonce>
        <incidentConnections>
          <incidentConnection>
            <parameters>
              <parameter>
                <name>startPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>endPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>endPortLSB</name>
                <value>0</value>
              </parameter>
              <parameter>
                <name>startPort</name>
                <value></value>
              </parameter>
              <parameter>
                <name>width</name>
                <value>0</value>
              </parameter>
            </parameters>
            <interconnectAssignments></interconnectAssignments>
            <className>conduit</className>
            <version>17.1</version>
            <end>Phy_inst/tx_serial_clk0</end>
            <start>Phy_inst_tx_serial_clk0_bfm/conduit</start>
          </incidentConnection>
        </incidentConnections>
        <path>Phy_tb.Phy_inst_tx_serial_clk0_bfm</path>
      </instanceData>
      <children></children>
    </node>
  </children>
</node>