{"branch": {"attack": ["x86_get_event_constraints", "perf_event_groups_insert", "x86_pmu_enable", "psi_group_change"], "normal": ["x86_get_event_constraints", "event_sched_in", "_raw_spin_lock_irqsave", "psi_group_change", "___perf_sw_event", "update_load_avg", "update_sg_wakeup_stats", "x86_pmu_enable", "perf_pmu_nop_int", "rb_next", "perf_event_groups_first", "__update_load_avg_cfs_rq"]}, "cycles": {"attack": ["native_write_msr", "memset_erms"], "normal": ["entry_SYSCALL_64_after_hwframe", "merge_sched_in", "sched_clock_cpu", "kmem_cache_alloc_trace", "memset_erms", "syscall_exit_to_user_mode", "rb_next", "event_sched_in", "psi_group_change", "perf_swevent_add", "inherit_event.constprop.0", "visit_groups_merge.constprop.0.is", "__hrtimer_init", "perf_event_alloc", "do_syscall_64", "native_write_msr", "syscall_return_via_sysret", "native_sched_clock", "perf_event_update_userpage"]}, "instructions": {"attack": ["inherit_task_group.isra.0", "perf_event_alloc", "kfree", "psi_group_change"], "normal": ["ctx_sched_in", "intel_pmu_event_map", "arch_perf_update_userpage", "psi_group_change", "__hrtimer_init", "perf_event_alloc", "memcg_slab_free_hook", "merge_sched_in", "perf_event_update_time", "rb_next"]}}