// Seed: 4252813095
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_4 = 32'd22,
    parameter id_8 = 32'd87
) (
    input  tri   id_0,
    input  wire  id_1,
    output tri1  id_2,
    input  wand  id_3,
    input  tri   _id_4,
    output logic id_5,
    output logic id_6
);
  parameter id_8 = -1 === 1 - 1;
  initial begin : LABEL_0
    id_6 <= id_3;
    $signed(id_8);
    ;
    SystemTFIdentifier(id_4, -1);
    id_5 = -1;
  end
  wire [id_8 : id_4] id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
