{
    "arxiv_id": "1712.03411",
    "title": "FPGA with Improved Routability and Robustness in 130nm CMOS with Open-Source CAD Targetability",
    "authors": [
        {
            "name": "G Yu",
            "citations_all": 4,
            "citations_recent": 4,
            "h_index_all": 1,
            "h_index_recent": 1,
            "i10_index_all": 0,
            "i10_index_recent": 0
        },
        {
            "name": "TY Cheng",
            "citations_all": null,
            "citations_recent": null,
            "h_index_all": null,
            "h_index_recent": null,
            "i10_index_all": null,
            "i10_index_recent": null
        },
        {
            "name": "B Kettlewell",
            "citations_all": null,
            "citations_recent": null,
            "h_index_all": null,
            "h_index_recent": null,
            "i10_index_all": null,
            "i10_index_recent": null
        },
        {
            "name": "H Liew",
            "citations_all": 1002,
            "citations_recent": 1002,
            "h_index_all": 6,
            "h_index_recent": 6,
            "i10_index_all": 6,
            "i10_index_recent": 6
        },
        {
            "name": "M Seok",
            "citations_all": 7583,
            "citations_recent": 4320,
            "h_index_all": 44,
            "h_index_recent": 32,
            "i10_index_all": 119,
            "i10_index_recent": 94
        },
        {
            "name": "PR Kinget",
            "citations_all": 10361,
            "citations_recent": 2787,
            "h_index_all": 55,
            "h_index_recent": 27,
            "i10_index_all": 183,
            "i10_index_recent": 85
        }
    ],
    "abstract": "This paper outlines an FPGA VLSI design methodology that was used to realize a fully functioning FPGA chip in 130nm CMOS with improved routability and memory robustness. The architectural design space exploration and synthesis capability were enabled by the Verilog-to-Routing CAD tool. The capabilities of this tool were extended to enable bitstream generation and deployment. To validate the architecture and bitstream implementation, a Chisel (Constructing Hardware in the Embedded Scala Language) model of the FPGA was created to rapidly verify the microarchitectural details of the device prior to schematic design. A custom carrier board and configuration tool were used to verify correct operational characteristics of the FPGA over various resource utilizations and clock frequencies.",
    "published_date": "2017-12-09T00:00:00",
    "last_revised_date": "2017-12-09T00:00:00",
    "num_revisions": 0,
    "pdf_url": "https://arxiv.org/pdf/1712.03411.pdf",
    "primary_category": "Hardware Architecture (cs.AR)",
    "categories": [
        "Hardware Architecture (cs.AR)"
    ],
    "keywords": null,
    "num_pages": 4,
    "github_stars": null,
    "upvote": 0,
    "citing_models": 0,
    "citing_datasets": 0,
    "citing_spaces": 0,
    "citing_collections": 0,
    "citations_by_year": {
        "2020": 2,
        "2023": 1,
        "2024": 1
    },
    "citationCount": 4,
    "venue": {
        "name": "arXiv.org",
        "type": null,
        "ranking": null
    },
    "citations": [
        {
            "arxiv_id": null,
            "referenceCount": 123,
            "citationCount": 221,
            "influentialCitationCount": null
        }
    ],
    "referenceCount": 11,
    "references": [
        {
            "arxiv_id": null,
            "referenceCount": 18,
            "citationCount": 17,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 9,
            "citationCount": 102,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 42,
            "citationCount": 376,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 20,
            "citationCount": 71,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 16,
            "citationCount": 1,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 11,
            "citationCount": 46,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 10,
            "citationCount": 1007,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 53,
            "citationCount": 2804,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 13,
            "citationCount": 41,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 5,
            "citationCount": 49,
            "influentialCitationCount": null
        },
        {
            "arxiv_id": null,
            "referenceCount": 26,
            "citationCount": 35,
            "influentialCitationCount": null
        }
    ],
    "influentialCitationCount": 0,
    "embedding": null
}