( ( nil
  version "2.1"
  mapType "incremental"
  blockName "TCAimp_TB"
  repList "spectre veriloga ahdl cmos_sch schematic"
  stopList "spectre veriloga ahdl"
  globalList "gnd!"
  hierDelim "."
  netlistDir "/home/ykhuang/WorkingDir_XH018/Sim/MultiChannel_EMG_TestBench/TCAimp_TB/adexl/results/data/Interactive.15/9/MultiChannel_EMG_TestBench:TCAimp_TB:1/netlist"
 )
( net
( "gnd!" "0" )
 )
( model
( "MultiChannel_EMG_IMP/TCA_DSL_imp_v1/schematic" "TCA_DSL_imp_v1" )
( "MultiChannel_EMG_TestBench/TCAimp_TB/schematic" "TCAimp_TB" )
( "MultiChannel_EMG_IMP/PseudoResistor_45GOhm/schematic" "PseudoResistor_45GOhm" )
 )
( "TCAimp_TB" "ihnl/cds2/map" )
( "TCA_DSL_imp_v1" "ihnl/cds1/map" )
( "PseudoResistor_45GOhm" "ihnl/cds3/map" )
 )
