<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: doc-nand-boot.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>doc-nand-boot.h</h1><a href="doc-nand-boot_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start************************************</span>
<a name="l00002"></a>00002 <span class="comment"> * OCTEON SDK</span>
<a name="l00003"></a>00003 <span class="comment"> *</span>
<a name="l00004"></a>00004 <span class="comment"> * Copyright (c) 2005-2008 Cavium Inc.. All rights reserved.</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * This file, which is part of the OCTEON SDK from Cavium Inc.,</span>
<a name="l00007"></a>00007 <span class="comment"> * contains proprietary and confidential information of Cavium Inc. and</span>
<a name="l00008"></a>00008 <span class="comment"> * its suppliers.</span>
<a name="l00009"></a>00009 <span class="comment"> * Contact Cavium Inc. at info@cavium.com for more information.</span>
<a name="l00010"></a>00010 <span class="comment"> **********************license end**************************************/</span>
<a name="l00011"></a>00011 <span class="comment"></span>
<a name="l00012"></a>00012 <span class="comment">/**</span>
<a name="l00013"></a>00013 <span class="comment"> * @file</span>
<a name="l00014"></a>00014 <span class="comment"> *</span>
<a name="l00015"></a>00015 <span class="comment"> * Documentation source for NAND boot.</span>
<a name="l00016"></a>00016 <span class="comment"> * @ref nand_boot</span>
<a name="l00017"></a>00017 <span class="comment"> */</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">/**</span>
<a name="l00020"></a>00020 <span class="comment"> * @page nand_boot Booting OCTEON from NAND Flash</span>
<a name="l00021"></a>00021 <span class="comment"> *</span>
<a name="l00022"></a>00022 <span class="comment"> * @section nand_boot_intro 1. Introduction</span>
<a name="l00023"></a>00023 <span class="comment"> *</span>
<a name="l00024"></a>00024 <span class="comment"> * Beginning with CN52XX pass 2, OCTEON chips support booting from NAND flash</span>
<a name="l00025"></a>00025 <span class="comment"> * instead of the normal NOR flash. NAND flash presents different technical issues</span>
<a name="l00026"></a>00026 <span class="comment"> * than NOR flash that substantially change the boot process. This document</span>
<a name="l00027"></a>00027 <span class="comment"> * describes the design and implementation of NAND boot supported by the OCTEON</span>
<a name="l00028"></a>00028 <span class="comment"> * SDK.</span>
<a name="l00029"></a>00029 <span class="comment"> *</span>
<a name="l00030"></a>00030 <span class="comment"> *     - @ref nand_boot_intro</span>
<a name="l00031"></a>00031 <span class="comment"> *     - @ref nand_boot_technical</span>
<a name="l00032"></a>00032 <span class="comment"> *     - @ref nand_boot_stages</span>
<a name="l00033"></a>00033 <span class="comment"> *     - @ref nand_boot_stage1</span>
<a name="l00034"></a>00034 <span class="comment"> *     - @ref nand_boot_stage2_env</span>
<a name="l00035"></a>00035 <span class="comment"> *     - @ref nand_boot_stage2_resp</span>
<a name="l00036"></a>00036 <span class="comment"> *     - @ref nand_boot_stage3_env</span>
<a name="l00037"></a>00037 <span class="comment"> *     - @ref nand_boot_stage3_resp</span>
<a name="l00038"></a>00038 <span class="comment"> *     - @ref nand_boot_final</span>
<a name="l00039"></a>00039 <span class="comment"> *     - @ref nand_boot_hands_on</span>
<a name="l00040"></a>00040 <span class="comment"> *</span>
<a name="l00041"></a>00041 <span class="comment"> * @section nand_boot_technical 2. Technical Differences between NAND and NOR</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * A few technical differences between NAND and NOR flash cause booting to be much</span>
<a name="l00044"></a>00044 <span class="comment"> * different between the two. Here are some of the key points:</span>
<a name="l00045"></a>00045 <span class="comment"> *</span>
<a name="l00046"></a>00046 <span class="comment"> * - NAND does not support random access, while NOR does.  As a processor</span>
<a name="l00047"></a>00047 <span class="comment"> * boots it must jump to different code locations and read data from various</span>
<a name="l00048"></a>00048 <span class="comment"> * locations in flash.  For NOR flash, the processor can do this by</span>
<a name="l00049"></a>00049 <span class="comment"> * requesting individual bytes from any location in flash.  NOR bytes are</span>
<a name="l00050"></a>00050 <span class="comment"> * individually addressable.  NAND, on the other hand, does not support</span>
<a name="l00051"></a>00051 <span class="comment"> * direct addressing.  Instead the NAND flash responds to commands to read</span>
<a name="l00052"></a>00052 <span class="comment"> * blocks of data in a stream oriented fashion.</span>
<a name="l00053"></a>00053 <span class="comment"> *</span>
<a name="l00054"></a>00054 <span class="comment"> * - NOR flash guarantees that all blocks can be programmed without error for</span>
<a name="l00055"></a>00055 <span class="comment"> * a specified number of write cycles.  This allows data to be stored in NOR</span>
<a name="l00056"></a>00056 <span class="comment"> * flash without any error correction code.  NAND does not guarantee perfect</span>
<a name="l00057"></a>00057 <span class="comment"> * blocks, but instead guarantees a maximum number of bit errors per device.</span>
<a name="l00058"></a>00058 <span class="comment"> * Users of NAND must be able to detect and fix single bits errors.  Multiple</span>
<a name="l00059"></a>00059 <span class="comment"> * bit errors are unlikely, but still need to be detected.</span>
<a name="l00060"></a>00060 <span class="comment"> *</span>
<a name="l00061"></a>00061 <span class="comment"> * - NAND flash supports out of band data for error detection and correction</span>
<a name="l00062"></a>00062 <span class="comment"> * that doesn&apos;t fall into the normal linear memory addressing scheme.</span>
<a name="l00063"></a>00063 <span class="comment"> * Unlike NOR, NAND device addresses don&apos;t linearly increment and may contain</span>
<a name="l00064"></a>00064 <span class="comment"> * addressing holes between erase blocks.</span>
<a name="l00065"></a>00065 <span class="comment"> *</span>
<a name="l00066"></a>00066 <span class="comment"> * @section nand_boot_stages 3. OCTEON&apos;s NAND Boot Stages</span>
<a name="l00067"></a>00067 <span class="comment"> *</span>
<a name="l00068"></a>00068 <span class="comment"> * In order to properly support NAND, OCTEON uses two or three stages to</span>
<a name="l00069"></a>00069 <span class="comment"> * bootstrap a core into the normal ram resident bootloader. These stages are</span>
<a name="l00070"></a>00070 <span class="comment"> * divided up as follows:</span>
<a name="l00071"></a>00071 <span class="comment"> *</span>
<a name="l00072"></a>00072 <span class="comment"> * @subsection nand_boot_stages_s1 3.1. Stage 1 - Initial NAND</span>
<a name="l00073"></a>00073 <span class="comment"> *</span>
<a name="l00074"></a>00074 <span class="comment"> * The first stage bootloader is fetched by the OCTEON processor as soon as the</span>
<a name="l00075"></a>00075 <span class="comment"> * first processor comes out of reset.  These instructions are fetch from the</span>
<a name="l00076"></a>00076 <span class="comment"> * first page of NAND in an OCTEON proprietary ECC format.  256 bytes, or 64</span>
<a name="l00077"></a>00077 <span class="comment"> * instructions are fetch from NAND along with 8 bytes of ECC information. After</span>
<a name="l00078"></a>00078 <span class="comment"> * the ECC fixes any correctable errors, this data is cached inside the OCTEON</span>
<a name="l00079"></a>00079 <span class="comment"> * NAND controller.  These 64 instructions must program the NAND controller and</span>
<a name="l00080"></a>00080 <span class="comment"> * fetch the rest of stage 1.  If ECC fails to fix an error in this early boot</span>
<a name="l00081"></a>00081 <span class="comment"> * mode, OCTEON will halt execution. For this reason is it highly desirable to</span>
<a name="l00082"></a>00082 <span class="comment"> * keep the amount of code executing in this stage to an absolute minimum.</span>
<a name="l00083"></a>00083 <span class="comment"> *</span>
<a name="l00084"></a>00084 <span class="comment"> * @subsection nand_boot_stages_s2 3.2. Stage 2 - Memory Setup</span>
<a name="l00085"></a>00085 <span class="comment"> *</span>
<a name="l00086"></a>00086 <span class="comment"> * Since NAND flash blocks support a much lower number of write cycles</span>
<a name="l00087"></a>00087 <span class="comment"> * than NOR flash, parts of boot that generally require tweaks and frequent</span>
<a name="l00088"></a>00088 <span class="comment"> * updates have been moved into a second stage. This stage can be located</span>
<a name="l00089"></a>00089 <span class="comment"> * anywhere in the first 4MB of NAND. Stage 1 searches for this stage looking</span>
<a name="l00090"></a>00090 <span class="comment"> * for a specific header. Once loaded, this stage must setup dram.  Optionally</span>
<a name="l00091"></a>00091 <span class="comment"> * the second stage can load the third stage or else it can be the final stage.</span>
<a name="l00092"></a>00092 <span class="comment"> * To make application support easier, stage 2 normally</span>
<a name="l00093"></a>00093 <span class="comment"> * loads stage 3 from a JFFS2 or UBIFS filesystem.  Stage 2 supports saving its</span>
<a name="l00094"></a>00094 <span class="comment"> * environment to NAND, however unlike NOR flash the loading of the NAND</span>
<a name="l00095"></a>00095 <span class="comment"> * environment is somewhat late in the process.</span>
<a name="l00096"></a>00096 <span class="comment"> * </span>
<a name="l00097"></a>00097 <span class="comment"> * In addition to JFFS2, UBIFS is also supported as are EXT2 and FAT for loading</span>
<a name="l00098"></a>00098 <span class="comment"> * a bootloader off of compact flash, USB or SATA.</span>
<a name="l00099"></a>00099 <span class="comment"> * </span>
<a name="l00100"></a>00100 <span class="comment"> * Starting with the 2.2 SDK only OCTEON II devices are supported.  The OCTEON</span>
<a name="l00101"></a>00101 <span class="comment"> * CN5200 is not supported for NAND booting because of limitations of the L2</span>
<a name="l00102"></a>00102 <span class="comment"> * cache.</span>
<a name="l00103"></a>00103 <span class="comment"> *</span>
<a name="l00104"></a>00104 <span class="comment"> * @subsection nand_boot_stages_s3 3.3. Stage 3 - Final Bootloader</span>
<a name="l00105"></a>00105 <span class="comment"> *</span>
<a name="l00106"></a>00106 <span class="comment"> * The final stage of booting is responsible for the application visible</span>
<a name="l00107"></a>00107 <span class="comment"> * interface. By default this stage is a U-boot bootloader with fairly full</span>
<a name="l00108"></a>00108 <span class="comment"> * featured access to compact flash, USB, NAND, and PCIe. This stage can be</span>
<a name="l00109"></a>00109 <span class="comment"> * freely replaced with any bootloader a customer wishes. Since dram</span>
<a name="l00110"></a>00110 <span class="comment"> * initialization was performed in stage 2, this bootloader isn&apos;t as dependent</span>
<a name="l00111"></a>00111 <span class="comment"> * on board configuration as a normal NOR flash based bootloader.</span>
<a name="l00112"></a>00112 <span class="comment"> *</span>
<a name="l00113"></a>00113 <span class="comment"> * @section nand_boot_stage1 4. Details of Stage 1</span>
<a name="l00114"></a>00114 <span class="comment"> *</span>
<a name="l00115"></a>00115 <span class="comment"> * Stage 1 booting entails three logical code sections. In the first section,</span>
<a name="l00116"></a>00116 <span class="comment"> * OCTEON is executing directly out of NAND flash. This section must be entirely</span>
<a name="l00117"></a>00117 <span class="comment"> * in assembly and be as small as possible.</span>
<a name="l00118"></a>00118 <span class="comment"> *</span>
<a name="l00119"></a>00119 <span class="comment"> * -# OCTEON comes out of reset, fetching instructions from NAND block 0, page</span>
<a name="l00120"></a>00120 <span class="comment"> *  0.</span>
<a name="l00121"></a>00121 <span class="comment"> * -# Enable 64bit addressing.</span>
<a name="l00122"></a>00122 <span class="comment"> * -# Clear COP0 STATUS[BEV].</span>
<a name="l00123"></a>00123 <span class="comment"> * -# Set NAND size parameters for early boot.</span>
<a name="l00124"></a>00124 <span class="comment"> * -# Disable Icache prefetching.</span>
<a name="l00125"></a>00125 <span class="comment"> * -# Setup UART baud rate based on OCTEON&apos;s clock.</span>
<a name="l00126"></a>00126 <span class="comment"> * -# Print the &quot;OCTEON NAND Boot&quot; banner.</span>
<a name="l00127"></a>00127 <span class="comment"> * -# Setup L2 cache index aliasing.</span>
<a name="l00128"></a>00128 <span class="comment"> * -# Lock the memory where stage 1 is linked at into L2.</span>
<a name="l00129"></a>00129 <span class="comment"> * -# Copy stage 1 code from NAND into L2 using the stage 1 link address. Note</span>
<a name="l00130"></a>00130 <span class="comment"> *  that the default stage 1 link address is 0xffffffff80400000. It may be</span>
<a name="l00131"></a>00131 <span class="comment"> *  changed by editing the stage 1 makefile.</span>
<a name="l00132"></a>00132 <span class="comment"> * -# Jump into L2.</span>
<a name="l00133"></a>00133 <span class="comment"> *</span>
<a name="l00134"></a>00134 <span class="comment"> * The second section is a short amount of assembly executing from L2. This code</span>
<a name="l00135"></a>00135 <span class="comment"> * is simply responsible for setting up a stack and transitioning into C code.</span>
<a name="l00136"></a>00136 <span class="comment"> * Section 2 is the first code that is executing in an environment such that</span>
<a name="l00137"></a>00137 <span class="comment"> * NAND unrecoverable errors can be handled gracefully.</span>
<a name="l00138"></a>00138 <span class="comment"> *</span>
<a name="l00139"></a>00139 <span class="comment"> * -# Setup CVMSEG memory for stack space.</span>
<a name="l00140"></a>00140 <span class="comment"> * -# Jump into C code at main().</span>
<a name="l00141"></a>00141 <span class="comment"> *</span>
<a name="l00142"></a>00142 <span class="comment"> * The third section, written in C code is responsible for finding and loading</span>
<a name="l00143"></a>00143 <span class="comment"> * stage 2. Logically this section searches NAND and finds the appropriate stage</span>
<a name="l00144"></a>00144 <span class="comment"> * 2, loads it, and jumps to stage 2.</span>
<a name="l00145"></a>00145 <span class="comment"> *</span>
<a name="l00146"></a>00146 <span class="comment"> * -# Install exception vectors to display messages if something unexpected</span>
<a name="l00147"></a>00147 <span class="comment"> *  happens. This involves placing the two bootbus moveable regions on the reset</span>
<a name="l00148"></a>00148 <span class="comment"> *  vector and the ejtag exception vector. The exception vectors 0x0, 0x80,</span>
<a name="l00149"></a>00149 <span class="comment"> *  0x100, 0x180, and 0x200 are configured to jump to the stage 1 exception dump</span>
<a name="l00150"></a>00150 <span class="comment"> *  code. This code displays all registers to the console.</span>
<a name="l00151"></a>00151 <span class="comment"> * -# Setup the NAND controller to disable boot mode and switch to the normal</span>
<a name="l00152"></a>00152 <span class="comment"> *  command queue mode.</span>
<a name="l00153"></a>00153 <span class="comment"> * -# Read GPIO 0 to determine if the failsafe or normal stage 2 image should be</span>
<a name="l00154"></a>00154 <span class="comment"> *  loaded.</span>
<a name="l00155"></a>00155 <span class="comment"> * -# Search for an image and load it into L2.</span>
<a name="l00156"></a>00156 <span class="comment"> * -# If an image was found, jump into it. This completes stage 1 and stage 2</span>
<a name="l00157"></a>00157 <span class="comment"> *  takes over.</span>
<a name="l00158"></a>00158 <span class="comment"> * -# If an image was not found and we weren&apos;t trying to load the failsafe, try</span>
<a name="l00159"></a>00159 <span class="comment"> *  again searching for the failsafe image.</span>
<a name="l00160"></a>00160 <span class="comment"> * -# If we still haven&apos;t found an image, print a message and halt. A chip reset</span>
<a name="l00161"></a>00161 <span class="comment"> *  will be needed to recover.</span>
<a name="l00162"></a>00162 <span class="comment"> *</span>
<a name="l00163"></a>00163 <span class="comment"> * The exact details of searching flash for an image are as follows:</span>
<a name="l00164"></a>00164 <span class="comment"> *</span>
<a name="l00165"></a>00165 <span class="comment"> * -# Print a message describing the image we are looking for.</span>
<a name="l00166"></a>00166 <span class="comment"> * -# Set our current NAND ECC block to zero.</span>
<a name="l00167"></a>00167 <span class="comment"> * -# Set our current state to LOOKING_FOR_HEADER.</span>
<a name="l00168"></a>00168 <span class="comment"> * -# Read 264 bytes from NAND. Increment our current NAND block.</span>
<a name="l00169"></a>00169 <span class="comment"> * -# Use the 8 bytes of ECC data to correct any errors.</span>
<a name="l00170"></a>00170 <span class="comment"> * -# If there are uncorrectable errors:</span>
<a name="l00171"></a>00171 <span class="comment"> *      -# If we are in state READING_DATA, print a message that a bad block was</span>
<a name="l00172"></a>00172 <span class="comment"> *       found and return to state LOOKING_FOR_HEADER.</span>
<a name="l00173"></a>00173 <span class="comment"> *      -# Go to step 4, reading more data.</span>
<a name="l00174"></a>00174 <span class="comment"> * -# If we are in stage LOOKING_FOR_HEADER and there is a valid header:</span>
<a name="l00175"></a>00175 <span class="comment"> *      -# Print a message showing where the header is and the size of the</span>
<a name="l00176"></a>00176 <span class="comment"> *       image.</span>
<a name="l00177"></a>00177 <span class="comment"> *      -# Lock the range of addresses needed for the image into L2.</span>
<a name="l00178"></a>00178 <span class="comment"> *      -# Set our L2 address to the one specified in the header.</span>
<a name="l00179"></a>00179 <span class="comment"> *      -# Copy the first 256 bytes of the image to the correct load</span>
<a name="l00180"></a>00180 <span class="comment"> *       address found in the header.</span>
<a name="l00181"></a>00181 <span class="comment"> *      -# Change to state READING_DATA.</span>
<a name="l00182"></a>00182 <span class="comment"> *      -# Increment our L2 address by 256.</span>
<a name="l00183"></a>00183 <span class="comment"> *      -# Go to step 4, reading more data.</span>
<a name="l00184"></a>00184 <span class="comment"> * -# If we are in stage READING_DATA:</span>
<a name="l00185"></a>00185 <span class="comment"> *      -# Print a message if errors were corrected by ECC.</span>
<a name="l00186"></a>00186 <span class="comment"> *      -# Increment our L2 address by 256.</span>
<a name="l00187"></a>00187 <span class="comment"> *      -# If we&apos;ve gotten enough data for the image, check the image&apos;s CRC.</span>
<a name="l00188"></a>00188 <span class="comment"> *      -# If the CRC matches, then we have a valid image and we&apos;re done</span>
<a name="l00189"></a>00189 <span class="comment"> *       searching.</span>
<a name="l00190"></a>00190 <span class="comment"> *      -# If the CRC is invalid, then print a message, return to state</span>
<a name="l00191"></a>00191 <span class="comment"> *       LOOKING_FOR_HEADER, and reset our L2 address.</span>
<a name="l00192"></a>00192 <span class="comment"> * -# If the current ECC block is past the low 4MB of NAND, return failure.</span>
<a name="l00193"></a>00193 <span class="comment"> *</span>
<a name="l00194"></a>00194 <span class="comment"> * @section nand_boot_stage2_env 5. Stage 2 Execution Environment</span>
<a name="l00195"></a>00195 <span class="comment"> *</span>
<a name="l00196"></a>00196 <span class="comment"> * When stage 2 assumes control, it can assume the following execution</span>
<a name="l00197"></a>00197 <span class="comment"> * environment:</span>
<a name="l00198"></a>00198 <span class="comment"> *</span>
<a name="l00199"></a>00199 <span class="comment"> * -# Processor is in kernel mode with 64bit addressing enabled.</span>
<a name="l00200"></a>00200 <span class="comment"> * -# COP0 STATUS[BEV] is clear. Stage 2 should install exception vectors as</span>
<a name="l00201"></a>00201 <span class="comment"> *  soon as possible. Note that in order to modify COP0 EBASE, you must enable</span>
<a name="l00202"></a>00202 <span class="comment"> *  STATUS[BEV], change the value, and clear STATUS[BEV].</span>
<a name="l00203"></a>00203 <span class="comment"> * -# The UART is up and running in fifo mode with the baud rate set.</span>
<a name="l00204"></a>00204 <span class="comment"> * -# The stage 2 code is locked into L2 and index aliasing is enabled.</span>
<a name="l00205"></a>00205 <span class="comment"> * -# Icache prefetching is disabled.</span>
<a name="l00206"></a>00206 <span class="comment"> * -# CVMSEG is enabled and set to 54 lines.</span>
<a name="l00207"></a>00207 <span class="comment"> *</span>
<a name="l00208"></a>00208 <span class="comment"> * @section nand_boot_stage2_resp 6. Stage 2 Boot Responsibilities</span>
<a name="l00209"></a>00209 <span class="comment"> *</span>
<a name="l00210"></a>00210 <span class="comment"> * Stage 2 must perform the following operations before transferring control to</span>
<a name="l00211"></a>00211 <span class="comment"> * stage 3:</span>
<a name="l00212"></a>00212 <span class="comment"> *</span>
<a name="l00213"></a>00213 <span class="comment"> * -# Initialize dram.</span>
<a name="l00214"></a>00214 <span class="comment"> * -# Unlock and flush all of L2.</span>
<a name="l00215"></a>00215 <span class="comment"> * -# Change the size of CVMSEG to zero lines.</span>
<a name="l00216"></a>00216 <span class="comment"> * -# Disable access to CVMSEG.</span>
<a name="l00217"></a>00217 <span class="comment"> * -# Enable Icache prefetching.</span>
<a name="l00218"></a>00218 <span class="comment"> * -# Setup bootbus moveable regions on both the reset and EJTAG exception</span>
<a name="l00219"></a>00219 <span class="comment"> *  vectors.</span>
<a name="l00220"></a>00220 <span class="comment"> *</span>
<a name="l00221"></a>00221 <span class="comment"> * @section nand_boot_stage3_env 7. Stage 3 Execution Environment</span>
<a name="l00222"></a>00222 <span class="comment"> *</span>
<a name="l00223"></a>00223 <span class="comment"> * Stage 3 will begin executing at whatever it&apos;s link address is with dram</span>
<a name="l00224"></a>00224 <span class="comment"> * initialized. All OCTEON specific features are disabled to maintain maximum</span>
<a name="l00225"></a>00225 <span class="comment"> * Mips compatibility. All of memory is available for use by stage 3.</span>
<a name="l00226"></a>00226 <span class="comment"> * </span>
<a name="l00227"></a>00227 <span class="comment"> * This can also happen in the stage 2 bootloader since the stage 2 bootloader</span>
<a name="l00228"></a>00228 <span class="comment"> * contains most if not all of the features of the stage 3 bootloader.</span>
<a name="l00229"></a>00229 <span class="comment"> *</span>
<a name="l00230"></a>00230 <span class="comment"> * @section nand_boot_stage3_resp 8. Stage 3 Boot Responsibilities</span>
<a name="l00231"></a>00231 <span class="comment"> *</span>
<a name="l00232"></a>00232 <span class="comment"> * Stage 3 has no strict requirements for its processing. It may perform any</span>
<a name="l00233"></a>00233 <span class="comment"> * action such as initializing hardware, loading kernels, and booting secondary</span>
<a name="l00234"></a>00234 <span class="comment"> * cores. Although Cavium provides a fully featured U-boot based stage 3, this</span>
<a name="l00235"></a>00235 <span class="comment"> * stage may freely be replaced. For example, VxWorks ROMMON can be loaded</span>
<a name="l00236"></a>00236 <span class="comment"> * instead of U-boot.</span>
<a name="l00237"></a>00237 <span class="comment"> *</span>
<a name="l00238"></a>00238 <span class="comment"> * @section nand_boot_final 9. Final Notes</span>
<a name="l00239"></a>00239 <span class="comment"> *</span>
<a name="l00240"></a>00240 <span class="comment"> * The three stage design of the OCTEON NAND boot process was designed</span>
<a name="l00241"></a>00241 <span class="comment"> * to maximize flexibility with the final boot loader and minimize the</span>
<a name="l00242"></a>00242 <span class="comment"> * hardware dependencies from stage 1. Dram setup in stage 2 allows for a</span>
<a name="l00243"></a>00243 <span class="comment"> * common dram setup to be used on a board even when multiple OSes require</span>
<a name="l00244"></a>00244 <span class="comment"> * different bootloaders. It is strongly recommended that stages 1 and 2 be used</span>
<a name="l00245"></a>00245 <span class="comment"> * with as few changes as possible. All application specific customization</span>
<a name="l00246"></a>00246 <span class="comment"> * should be placed in stage 3.</span>
<a name="l00247"></a>00247 <span class="comment"> *</span>
<a name="l00248"></a>00248 <span class="comment"> *</span>
<a name="l00249"></a>00249 <span class="comment"> * @section nand_boot_hands_on 10. NAND boot hands on</span>
<a name="l00250"></a>00250 <span class="comment"> *</span>
<a name="l00251"></a>00251 <span class="comment"> * This section will walk through bootstrapping a board with a blank NAND flash</span>
<a name="l00252"></a>00252 <span class="comment"> * chip using a Macraigor EJTAG probe and the OCTEON remote utilities.  This is a multi-step</span>
<a name="l00253"></a>00253 <span class="comment"> * process that will result in stage1 and stage2 being burned into NAND flash using</span>
<a name="l00254"></a>00254 <span class="comment"> * the OCTEON proprietary ECC encoding, and stage3 written to a JFFS2 filesystem using</span>
<a name="l00255"></a>00255 <span class="comment"> * standard NAND ECC.  U-boot can write stage1/stage2 and read stage3, and Linux is used</span>
<a name="l00256"></a>00256 <span class="comment"> * to create and write stage3 into the JFFS2 filesystem.  The specific examples below</span>
<a name="l00257"></a>00257 <span class="comment"> * show the process for an EBT5200 board, and are run the the base directory of the OCTEON SDK</span>
<a name="l00258"></a>00258 <span class="comment"> * install.</span>
<a name="l00259"></a>00259 <span class="comment"> *</span>
<a name="l00260"></a>00260 <span class="comment"> *</span>
<a name="l00261"></a>00261 <span class="comment"> * 1) Build NAND stage1.  This is in the OCTEON-SDK/bootloader/nand-boot directory.  Type &apos;make&apos;</span>
<a name="l00262"></a>00262 <span class="comment"> * in this directory to build stage1.  We will use the nand-boot.bin that is</span>
<a name="l00263"></a>00263 <span class="comment"> * built here.  Stage1 should not require any modifications unless a new flash</span>
<a name="l00264"></a>00264 <span class="comment"> * device needs to be supported.</span>
<a name="l00265"></a>00265 <span class="comment"> *</span>
<a name="l00266"></a>00266 <span class="comment"> * 2) Connect the EJTAG probe to the board, and power them on.  Set the OCTEON_REMOTE_PROTOCOL</span>
<a name="l00267"></a>00267 <span class="comment"> * environment variable to &quot;MACRAIGOR:probe_name_or_address,1000&quot;.  This will configure</span>
<a name="l00268"></a>00268 <span class="comment"> * the oct-remote* utilities to use the specified probe.  Connect to UART 0 of the target board with a terminal program.  Stage1 will</span>
<a name="l00269"></a>00269 <span class="comment"> * display boot progress over the UART.  Stage2 and the generic RAM based bootloader will boot to a u-boot prompt on the UART.</span>
<a name="l00270"></a>00270 <span class="comment"> *</span>
<a name="l00271"></a>00271 <span class="comment"> * 3) Boot the board using the generic board type.  The DIMM SPD addresses must be specified on</span>
<a name="l00272"></a>00272 <span class="comment"> * the command line, and the board delay may be required. (The default board delay value should support many boards,</span>
<a name="l00273"></a>00273 <span class="comment"> * but some will require a different value.)</span>
<a name="l00274"></a>00274 <span class="comment">@verbatim</span>
<a name="l00275"></a>00275 <span class="comment">oct-remote-boot --ddr0spd=0x50 --ddr0spd=0x51  --board=generic</span>
<a name="l00276"></a>00276 <span class="comment">@endverbatim</span>
<a name="l00277"></a>00277 <span class="comment"> * Note that this may take a long period of time.  On an ebb6300 board with 1 DIMM installed it takes 1 hour.</span>
<a name="l00278"></a>00278 <span class="comment"> * </span>
<a name="l00279"></a>00279 <span class="comment"> * 4) Load the nand_boot.bin over EJTAG, and burn it to address 0 in NAND.  Any errors will be reported on the serial port.</span>
<a name="l00280"></a>00280 <span class="comment">@verbatim</span>
<a name="l00281"></a>00281 <span class="comment">oct-remote-load 0 bootloader/nand-boot/nand-boot.bin</span>
<a name="l00282"></a>00282 <span class="comment">oct-remote-bootcmd &quot;octnand write 0&quot;</span>
<a name="l00283"></a>00283 <span class="comment">@endverbatim</span>
<a name="l00284"></a>00284 <span class="comment"> * 5) Load the stage2 bootloader and burn it into flash.  Here we use the generic stage2 that</span>
<a name="l00285"></a>00285 <span class="comment"> * has been compiled for the EBT5200 board.  Any errors will be reported on the serial port.</span>
<a name="l00286"></a>00286 <span class="comment">@verbatim</span>
<a name="l00287"></a>00287 <span class="comment">oct-remote-load 0 target/bin/u-boot-octeon_generic_nand_stage2.bin</span>
<a name="l00288"></a>00288 <span class="comment">oct-remote-bootcmd &quot;bootloaderupdate&quot;</span>
<a name="l00289"></a>00289 <span class="comment">@endverbatim</span>
<a name="l00290"></a>00290 <span class="comment"> * The &apos;bootloaderupdate&apos; command finds a blank space in the low 4 Mbytes of flash and burns the stage2 image.  This image</span>
<a name="l00291"></a>00291 <span class="comment"> * has a header that stage1 searches for and uses to validate the image before running it.  At this point the board should boot</span>
<a name="l00292"></a>00292 <span class="comment"> * to the stage2 prompt after being reset:</span>
<a name="l00293"></a>00293 <span class="comment">@verbatim</span>
<a name="l00294"></a>00294 <span class="comment">Octeon nand#(stage2)</span>
<a name="l00295"></a>00295 <span class="comment">@endverbatim</span>
<a name="l00296"></a>00296 <span class="comment"> * 6) Now we are ready to create the  JFFS2 filesystem.  To do this, Linux must be booted on the board, and the stage3 bootloader must</span>
<a name="l00297"></a>00297 <span class="comment"> * be available to Linux once booted.  If the networking works under Linux on the board, the tftp utilities in the embedded root filesystem</span>
<a name="l00298"></a>00298 <span class="comment"> * can be used to transfer the file over.  Alternatively, the stage3 bootloader binary can be built into the embedded root filesystem - this will be described here, as it</span>
<a name="l00299"></a>00299 <span class="comment"> * does not depend on networking on the target board.  The generic ram based bootloader, u-boot-octeon_generic_ram.bin, will be the stage 3 bootloader in this example.</span>
<a name="l00300"></a>00300 <span class="comment"> * - Make a directory named &apos;user-include&apos; in the linux/embedded_rootfs directory, and copy the stage3 bootloader there.  For this example,</span>
<a name="l00301"></a>00301 <span class="comment"> * we will use the generic RAM bootloader as the stage3 bootloader.</span>
<a name="l00302"></a>00302 <span class="comment"> * - build the Linux kernel with the embedded root filesystem.</span>
<a name="l00303"></a>00303 <span class="comment"> * - Load and boot the resulting Linux kernel.  Note that the loading will take a while over EJTAG (10+ minutes).  If networking is functional in the RAM based u-boot</span>
<a name="l00304"></a>00304 <span class="comment"> * on the target board, tftp is a much quicker alternative.</span>
<a name="l00305"></a>00305 <span class="comment">@verbatim</span>
<a name="l00306"></a>00306 <span class="comment">oct-remote-boot --ddr0spd=0x50 --ddr0spd=0x51  --board=generic</span>
<a name="l00307"></a>00307 <span class="comment">oct-remote-load 0 linux/kernel/linux//vmlinux.64</span>
<a name="l00308"></a>00308 <span class="comment">oct-remote-bootcmd &quot;bootoctlinux 0 mtdparts=octeon_nand0:4m(reserved)ro,8m(jffs2)&quot;</span>
<a name="l00309"></a>00309 <span class="comment">@endverbatim</span>
<a name="l00310"></a>00310 <span class="comment"> * - The stage3 bootloader from the user-include directory will show up in the root directory of the embedded rootfs.</span>
<a name="l00311"></a>00311 <span class="comment"> * - Mount the jffs2 partition, and copy the bootloader to it, then unmount the partition.  In the above example, the JFFS2 partition is /dev/mtdblock1.  The mapping of MTD partitions to device</span>
<a name="l00312"></a>00312 <span class="comment"> * nodes is listed in the &apos;/proc/mtd&apos; file.</span>
<a name="l00313"></a>00313 <span class="comment">@verbatim</span>
<a name="l00314"></a>00314 <span class="comment">mount -t jffs2 /dev/mtdblock1 /mnt</span>
<a name="l00315"></a>00315 <span class="comment">cp u-boot-octeon_generic_ram.bin /mnt</span>
<a name="l00316"></a>00316 <span class="comment">umount /mnt</span>
<a name="l00317"></a>00317 <span class="comment">@endverbatim</span>
<a name="l00318"></a>00318 <span class="comment"> *</span>
<a name="l00319"></a>00319 <span class="comment"> * 7) Now we need to verify that stage2 can read stage3, and update the &apos;bootcmd&apos; environment variable in stage2 to start stage3 automatically.  We will now reset the board,</span>
<a name="l00320"></a>00320 <span class="comment"> * and let it come to the stage 2 prompt.  At the stage 2 prompt, issue the following commands to list the files in the jffs2 filesystem.</span>
<a name="l00321"></a>00321 <span class="comment">@verbatim</span>
<a name="l00322"></a>00322 <span class="comment">jffs2chpart jffs2</span>
<a name="l00323"></a>00323 <span class="comment">jffs2ls</span>
<a name="l00324"></a>00324 <span class="comment">@endverbatim</span>
<a name="l00325"></a>00325 <span class="comment"> *</span>
<a name="l00326"></a>00326 <span class="comment"> * 8) Now try manually loading/starting stage 3.  The generic RAM based u-boot expects to be loaded at 0x100000, so that is where we load it.  Once it is loaded, we jump</span>
<a name="l00327"></a>00327 <span class="comment"> * to the start address with the &apos;go&apos; command.</span>
<a name="l00328"></a>00328 <span class="comment">@verbatim</span>
<a name="l00329"></a>00329 <span class="comment">jffs2load 0x100000 u-boot-octeon_generic_ram.bin</span>
<a name="l00330"></a>00330 <span class="comment">go 0x100000</span>
<a name="l00331"></a>00331 <span class="comment">@endverbatim</span>
<a name="l00332"></a>00332 <span class="comment"> * The RAM based bootloader should boot at this point, and we should get the following prompt.</span>
<a name="l00333"></a>00333 <span class="comment">@verbatim</span>
<a name="l00334"></a>00334 <span class="comment">Octeon generic(ram)#</span>
<a name="l00335"></a>00335 <span class="comment">@endverbatim</span>
<a name="l00336"></a>00336 <span class="comment"></span>
<a name="l00337"></a>00337 <span class="comment"> * 9) Now we need to set the &apos;bootcmd&apos; environment variable in stage2 so that stage3 is booted automatically.  Reset the board and let it come to the stage2 prompt.</span>
<a name="l00338"></a>00338 <span class="comment">@verbatim</span>
<a name="l00339"></a>00339 <span class="comment">Octeon nand#(stage2) setenv bootcmd &apos;jffs2chpart jffs2;jffs2load 0x100000 u-boot-octeon_generic_ram.bin;go 0x100000&apos;</span>
<a name="l00340"></a>00340 <span class="comment">Octeon nand#(stage2) saveenv</span>
<a name="l00341"></a>00341 <span class="comment">@endverbatim</span>
<a name="l00342"></a>00342 <span class="comment"></span>
<a name="l00343"></a>00343 <span class="comment"> * 10) When reset, the board should now boot to stage 3.</span>
<a name="l00344"></a>00344 <span class="comment"> *</span>
<a name="l00345"></a>00345 <span class="comment">@verbatim</span>
<a name="l00346"></a>00346 <span class="comment">Octeon generic(ram)#</span>
<a name="l00347"></a>00347 <span class="comment">@endverbatim</span>
<a name="l00348"></a>00348 <span class="comment"> *</span>
<a name="l00349"></a>00349 <span class="comment"> *</span>
<a name="l00350"></a>00350 <span class="comment"> *</span>
<a name="l00351"></a>00351 <span class="comment"> *</span>
<a name="l00352"></a>00352 <span class="comment"> *</span>
<a name="l00353"></a>00353 <span class="comment"> *</span>
<a name="l00354"></a>00354 <span class="comment"> *</span>
<a name="l00355"></a>00355 <span class="comment"> * @section nand_boot_impl_notes 10.1 NAND boot implementation notes</span>
<a name="l00356"></a>00356 <span class="comment"> *</span>
<a name="l00357"></a>00357 <span class="comment"> * - MTD partitioning of the NAND flash is required for creating the JFFS2 filesystem under linux, and is highly desirable</span>
<a name="l00358"></a>00358 <span class="comment"> * for read-only access from u-boot stage2 as well.  JFFS2 will attempt to use any erased block it is allowed to use, so the low</span>
<a name="l00359"></a>00359 <span class="comment"> * 4 MBytes must be excluded when writing, otherwise blocks from this area may be used by JFFS2.  Also, the u-boot JFFS2 implementation</span>
<a name="l00360"></a>00360 <span class="comment"> * is fairly slow, and scanning large partitions can take a long time.  If possible, the JFFS2 partition that contains stage3 should be kept small.</span>
<a name="l00361"></a>00361 <span class="comment"> * The &apos;mtdids&apos; and &apos;mtdparts&apos; environment variables are used by u-boot to control the MTD partitioning that u-boot uses.  Please see the environment section</span>
<a name="l00362"></a>00362 <span class="comment"> * on the bootloader documentation page for more information on these and other environment variables.</span>
<a name="l00363"></a>00363 <span class="comment"> * - Parameter passing between stage2 and stage3 is done by stage2 placing a u-boot environment structure in DRAM at a fixed location.  The next stage</span>
<a name="l00364"></a>00364 <span class="comment"> * can validate this (it includes a CRC) and get any values of interest from it.  The structure is simply a CRC followed by a series of NUL terminated strings.</span>
<a name="l00365"></a>00365 <span class="comment"> * Two consecutive NULs terminate the list of environment variables.  The only value that is passed by default is the DRAM size, as stage3 needs to get this</span>
<a name="l00366"></a>00366 <span class="comment"> * from stage2 (Or alternatively, it can query the DIMMS and re-calculate this value, but getting it from stage2 is simpler.)  Additional information can be easily</span>
<a name="l00367"></a>00367 <span class="comment"> * added to the environment before starting stage3.</span>
<a name="l00368"></a>00368 <span class="comment"> *</span>
<a name="l00369"></a>00369 <span class="comment"> *</span>
<a name="l00370"></a>00370 <span class="comment"> *</span>
<a name="l00371"></a>00371 <span class="comment"> * @section nand_porting_stage2 11. Porting stage2 to a new board</span>
<a name="l00372"></a>00372 <span class="comment"> * The second stage of the NAND boot process is responsible for two things: configuring the DRAM</span>
<a name="l00373"></a>00373 <span class="comment"> * controller(s), and starting the final (stage3) bootloader.  As such it needs the details of the</span>
<a name="l00374"></a>00374 <span class="comment"> * DRAM configuration for the board, and it needs to be able to read stage 3 from the NAND flash part.</span>
<a name="l00375"></a>00375 <span class="comment"> * The &quot;octeon_generic_nand_stage2_config&quot; is a stage2 bootloader configuration that can be easily modified to support a new board.</span>
<a name="l00376"></a>00376 <span class="comment"> * (If the NAND flash for the board in question is not supported by u-boot, support will need to be added.  This NAND support should be developed using</span>
<a name="l00377"></a>00377 <span class="comment"> * the &apos;octeon_generic_ram_config&apos; DRAM based u-boot configuration as this provides the simplest development environment for u-boot changes.)</span>
<a name="l00378"></a>00378 <span class="comment"> *</span>
<a name="l00379"></a>00379 <span class="comment"> * The following changes must be made:</span>
<a name="l00380"></a>00380 <span class="comment"> *  -# update the DRAM_SOCKET_CONFIGURATION \#define to reflect the DIMM SPD addresses on the board.  This is required for the</span>
<a name="l00381"></a>00381 <span class="comment"> *    DRAM initialization code.</span>
<a name="l00382"></a>00382 <span class="comment"> *  -# Change the BOARD_DELAY parameter to an appropriate value for the board.  This is a board dependent value that depends on the board layout. (Additionally, the</span>
<a name="l00383"></a>00383 <span class="comment"> *      LMC_DELAY_* parameters should be set once the correct values are determined.)</span>
<a name="l00384"></a>00384 <span class="comment"> *  -# Set the &apos;bootcmd&apos; environment variable in the octeon_generic_nand_stage2.h header file.  This command will load and start execution of the stage3 (final) bootloader.</span>
<a name="l00385"></a>00385 <span class="comment"> *</span>
<a name="l00386"></a>00386 <span class="comment"> * The following changes should be made:</span>
<a name="l00387"></a>00387 <span class="comment"> *  -# Add a new board type to cvmx-app-init.h, and update the NAND_STAGE2_BOARD_TYPE define to use the new board type.  This allows per-board customization</span>
<a name="l00388"></a>00388 <span class="comment"> *      within the stage2 bootloader if other changes are required.</span>
<a name="l00389"></a>00389 <span class="comment"> *  -# Adjust the default NAND partitioning as required.</span>
<a name="l00390"></a>00390 <span class="comment"> *</span>
<a name="l00391"></a>00391 <span class="comment"> *</span>
<a name="l00392"></a>00392 <span class="comment"> *</span>
<a name="l00393"></a>00393 <span class="comment"> *</span>
<a name="l00394"></a>00394 <span class="comment"> */</span>
<a name="l00395"></a>00395 
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
