============================================================
   Tang Dynasty, V4.6.18154
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = /home/jota/TD/bin/td
   Built by =   jota
   Built at =   2020, Mar 27
   Run by =     jota
   Run Date =   Mon Feb 15 12:37:33 2021

   Run on =     clrlaptop
============================================================
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicated  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicated  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../../source/Goldschmidt_Integer_Divider_2CPS.v
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(116)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(117)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(118)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(119)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(120)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(121)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(122)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(123)
HDL-1007 : analyze verilog file ../../source/Goldschmidt_Integer_Divider_2CPS.v
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(116)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(117)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(118)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(119)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(120)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(121)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(122)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(123)
HDL-1007 : analyze verilog file ../../source/Goldschmidt_Integer_Divider_2CPS.v
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(116)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(117)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(118)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(119)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(120)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(121)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(122)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(123)
RUN-1002 : start command "elaborate -top Goldschmidt_Integer_Divider_2CPS"
HDL-1007 : elaborate module Goldschmidt_Integer_Divider_2CPS in ../../source/Goldschmidt_Integer_Divider_2CPS.v(58)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=64,INPUT_WIDTH_B=64,OUTPUT_WIDTH=128,INPUTREGA="DISABLE",INPUTREGB="DISABLE",IMPLEMENT="DSP") in /home/jota/TD/arch/eagle_macro.v(280)
HDL-1200 : Current top model is Goldschmidt_Integer_Divider_2CPS
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Goldschmidt_Integer_Divider_2CPS"
SYN-1016 : Merged 22 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model Goldschmidt_Integer_Divider_2CPS
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 3055/73 useful/useless nets, 2827/1 useful/useless insts
SYN-1019 : Optimized 16 mux instances.
SYN-1020 : Optimized 849 distributor mux.
SYN-1016 : Merged 1909 instances.
SYN-1015 : Optimize round 1, 2978 better
SYN-1014 : Optimize round 2
SYN-1032 : 1936/286 useful/useless nets, 1708/898 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 898 better
SYN-1014 : Optimize round 3
SYN-1032 : 1936/0 useful/useless nets, 1708/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  10.617805s wall, 10.630000s user + 0.020000s system = 10.650000s CPU (100.3%)

RUN-1004 : used memory is 129 MB, reserved memory is 149 MB, peak memory is 149 MB
RUN-1002 : start command "report_area -file SiPEED_Tang_Primer_rtl.area"
RUN-1001 : standard
***Report Model: Goldschmidt_Integer_Divider_2CPS***

IO Statistics
#IO                   106
  #input               71
  #output              35
  #inout                0

Gate Statistics
#Basic gates          789
  #and                 77
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                223
  #bufif1               0
  #MX21               223
  #FADD                 0
  #DFF                265
  #LATCH                0
#MACRO_ADD             10
#MACRO_EQ               7
#MACRO_MULT             1
#MACRO_MUX            899

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------------------+
|Instance |Module                           |gates  |seq    |macros |
+-------------------------------------------------------------------+
|top      |Goldschmidt_Integer_Divider_2CPS |524    |265    |18     |
+-------------------------------------------------------------------+

RUN-1002 : start command "export_db SiPEED_Tang_Primer_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db SiPEED_Tang_Primer_rtl.db" in  1.439025s wall, 1.430000s user + 0.020000s system = 1.450000s CPU (100.8%)

RUN-1004 : used memory is 183 MB, reserved memory is 208 MB, peak memory is 208 MB
RUN-1002 : start command "optimize_gate -packarea SiPEED_Tang_Primer_gate.area"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
SYN-2001 : Map 106 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2947/116 useful/useless nets, 1832/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 117 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2947/0 useful/useless nets, 1832/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2924/14 useful/useless nets, 2058/0 useful/useless insts
SYN-1016 : Merged 62 instances.
SYN-2501 : Optimize round 1, 210 better
SYN-2501 : Optimize round 2
SYN-1032 : 2862/0 useful/useless nets, 1996/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 4349/14 useful/useless nets, 3483/0 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=4, #lut = 1118 (3.41), #lev = 7 (4.93)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.45 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2386 instances into 957 LUTs, name keeping = 32%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "Goldschmidt_Integer_Divider_2CPS" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2911/0 useful/useless nets, 2045/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 262 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 337 adder to BLE ...
SYN-4008 : Packed 337 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 956 LUT to BLE ...
SYN-4008 : Packed 956 LUT and 198 SEQ to BLE.
SYN-4003 : Packing 64 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (64 nodes)...
SYN-4004 : #1: Packed 64 SEQ (64 nodes)...
SYN-4005 : Packed 64 SEQ with LUT/SLICE
SYN-4006 : 695 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Goldschmidt_Integer_Divider_2CPS" (AL_USER_NORMAL) with 956/1343 primitive instances ...
RUN-1002 : start command "report_area -file SiPEED_Tang_Primer_gate.area"
RUN-1001 : standard
***Report Model: Goldschmidt_Integer_Divider_2CPS***

IO Statistics
#IO                   106
  #input               71
  #output              35
  #inout                0

Utilization Statistics
#lut                 1482   out of  19600    7.56%
#reg                  262   out of  19600    1.34%
#le                  1482
  #lut only          1220   out of   1482   82.32%
  #reg only             0   out of   1482    0.00%
  #lut&reg            262   out of   1482   17.68%
#dsp                   15   out of     29   51.72%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                  106   out of    188   56.38%
  #ireg                 3
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module                           |le    |lut   |seq   |
+----------------------------------------------------------------+
|top      |Goldschmidt_Integer_Divider_2CPS |1482  |1482  |262   |
+----------------------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea SiPEED_Tang_Primer_gate.area" in  2.844082s wall, 2.730000s user + 0.130000s system = 2.860000s CPU (100.6%)

RUN-1004 : used memory is 178 MB, reserved memory is 212 MB, peak memory is 212 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Goldschmidt_Integer_Divider_2CPS
RUN-1002 : start command "export_db SiPEED_Tang_Primer_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db SiPEED_Tang_Primer_gate.db" in  1.577761s wall, 2.140000s user + 0.020000s system = 2.160000s CPU (136.9%)

RUN-1004 : used memory is 157 MB, reserved memory is 212 MB, peak memory is 212 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "i_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 865 instances
RUN-1001 : 371 mslices, 370 lslices, 106 pads, 0 brams, 15 dsps
RUN-1001 : There are total 2402 nets
RUN-1001 : 1825 nets have 2 pins
RUN-1001 : 487 nets have [3 - 5] pins
RUN-1001 : 28 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 863 instances, 741 slices, 16 macros(263 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Goldschmidt_Integer_Divider_2CPS.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8423, tnet num: 2400, tinst num: 863, tnode num: 9316, tedge num: 15059.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 56 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 560 clock pins, and constraint 893 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.337057s wall, 0.350000s user + 0.000000s system = 0.350000s CPU (103.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 671945
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.954633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 525309, overlap = 29.25
PHY-3002 : Step(2): len = 471961, overlap = 22.5
PHY-3002 : Step(3): len = 445732, overlap = 24.75
PHY-3002 : Step(4): len = 408174, overlap = 31.5
PHY-3002 : Step(5): len = 364683, overlap = 24.75
PHY-3002 : Step(6): len = 350170, overlap = 29.25
PHY-3002 : Step(7): len = 337262, overlap = 27
PHY-3002 : Step(8): len = 320145, overlap = 27
PHY-3002 : Step(9): len = 309242, overlap = 24.75
PHY-3002 : Step(10): len = 300741, overlap = 24.75
PHY-3002 : Step(11): len = 265694, overlap = 22.75
PHY-3002 : Step(12): len = 224651, overlap = 24.5
PHY-3002 : Step(13): len = 211804, overlap = 25.25
PHY-3002 : Step(14): len = 207420, overlap = 24.75
PHY-3002 : Step(15): len = 200587, overlap = 23.5
PHY-3002 : Step(16): len = 191484, overlap = 28
PHY-3002 : Step(17): len = 186466, overlap = 25.75
PHY-3002 : Step(18): len = 180357, overlap = 28.25
PHY-3002 : Step(19): len = 171480, overlap = 29.75
PHY-3002 : Step(20): len = 166385, overlap = 30.75
PHY-3002 : Step(21): len = 161678, overlap = 34
PHY-3002 : Step(22): len = 155619, overlap = 37.75
PHY-3002 : Step(23): len = 149940, overlap = 45.5
PHY-3002 : Step(24): len = 146003, overlap = 47.75
PHY-3002 : Step(25): len = 136782, overlap = 53
PHY-3002 : Step(26): len = 128519, overlap = 55.75
PHY-3002 : Step(27): len = 124178, overlap = 54.25
PHY-3002 : Step(28): len = 120996, overlap = 58.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.80116e-05
PHY-3002 : Step(29): len = 124521, overlap = 52.5
PHY-3002 : Step(30): len = 124897, overlap = 54.5
PHY-3002 : Step(31): len = 121906, overlap = 55.5
PHY-3002 : Step(32): len = 119515, overlap = 55.5
PHY-3002 : Step(33): len = 116698, overlap = 55.75
PHY-3002 : Step(34): len = 115292, overlap = 58.25
PHY-3002 : Step(35): len = 113189, overlap = 59.75
PHY-3002 : Step(36): len = 108517, overlap = 65.25
PHY-3002 : Step(37): len = 105248, overlap = 66.25
PHY-3002 : Step(38): len = 103972, overlap = 68.5
PHY-3002 : Step(39): len = 103841, overlap = 69
PHY-3002 : Step(40): len = 103356, overlap = 70.75
PHY-3002 : Step(41): len = 98902.4, overlap = 72.5
PHY-3002 : Step(42): len = 96987.5, overlap = 70.75
PHY-3002 : Step(43): len = 96377.9, overlap = 73.75
PHY-3002 : Step(44): len = 96517.6, overlap = 72
PHY-3002 : Step(45): len = 94724.5, overlap = 71.75
PHY-3002 : Step(46): len = 92798.5, overlap = 72.5
PHY-3002 : Step(47): len = 93009, overlap = 68.75
PHY-3002 : Step(48): len = 92559.3, overlap = 70.75
PHY-3002 : Step(49): len = 92521.5, overlap = 70.75
PHY-3002 : Step(50): len = 91801, overlap = 70.25
PHY-3002 : Step(51): len = 89686.8, overlap = 67
PHY-3002 : Step(52): len = 88789.4, overlap = 69.75
PHY-3002 : Step(53): len = 89607.8, overlap = 70.25
PHY-3002 : Step(54): len = 89427.4, overlap = 69.75
PHY-3002 : Step(55): len = 89009.9, overlap = 69.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.60231e-05
PHY-3002 : Step(56): len = 91636.9, overlap = 66.5
PHY-3002 : Step(57): len = 93347.2, overlap = 62.5
PHY-3002 : Step(58): len = 94536.4, overlap = 56.25
PHY-3002 : Step(59): len = 95823, overlap = 54
PHY-3002 : Step(60): len = 95292.2, overlap = 54.75
PHY-3002 : Step(61): len = 96046.4, overlap = 50.75
PHY-3002 : Step(62): len = 96551.5, overlap = 50
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.20462e-05
PHY-3002 : Step(63): len = 100035, overlap = 47.25
PHY-3002 : Step(64): len = 100962, overlap = 42
PHY-3002 : Step(65): len = 102713, overlap = 44
PHY-3002 : Step(66): len = 103012, overlap = 46.25
PHY-3002 : Step(67): len = 102844, overlap = 44.25
PHY-3002 : Step(68): len = 103083, overlap = 44.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000130783
PHY-3002 : Step(69): len = 105756, overlap = 44.5
PHY-3002 : Step(70): len = 106536, overlap = 41.75
PHY-3002 : Step(71): len = 108351, overlap = 45.5
PHY-3002 : Step(72): len = 109678, overlap = 48
PHY-3002 : Step(73): len = 109826, overlap = 45.75
PHY-3002 : Step(74): len = 109319, overlap = 46
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000261566
PHY-3002 : Step(75): len = 111145, overlap = 48.25
PHY-3002 : Step(76): len = 112503, overlap = 46.25
PHY-3002 : Step(77): len = 114221, overlap = 46.25
PHY-3002 : Step(78): len = 114929, overlap = 46.25
PHY-3002 : Step(79): len = 115737, overlap = 46
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000523133
PHY-3002 : Step(80): len = 116621, overlap = 45.75
PHY-3002 : Step(81): len = 117367, overlap = 45.75
PHY-3002 : Step(82): len = 118185, overlap = 45.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.022449s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (133.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.08135e-06
PHY-3002 : Step(83): len = 122200, overlap = 51.5
PHY-3002 : Step(84): len = 116016, overlap = 58
PHY-3002 : Step(85): len = 113022, overlap = 63.25
PHY-3002 : Step(86): len = 111294, overlap = 63.5
PHY-3002 : Step(87): len = 109808, overlap = 64.75
PHY-3002 : Step(88): len = 108749, overlap = 68
PHY-3002 : Step(89): len = 107630, overlap = 73.25
PHY-3002 : Step(90): len = 105880, overlap = 77.75
PHY-3002 : Step(91): len = 104357, overlap = 77.25
PHY-3002 : Step(92): len = 103157, overlap = 79.5
PHY-3002 : Step(93): len = 103329, overlap = 81.5
PHY-3002 : Step(94): len = 103690, overlap = 81
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.16271e-06
PHY-3002 : Step(95): len = 103750, overlap = 77.75
PHY-3002 : Step(96): len = 103927, overlap = 77.5
PHY-3002 : Step(97): len = 103571, overlap = 76.25
PHY-3002 : Step(98): len = 104690, overlap = 73
PHY-3002 : Step(99): len = 105167, overlap = 71.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.63254e-05
PHY-3002 : Step(100): len = 106456, overlap = 66.5
PHY-3002 : Step(101): len = 109292, overlap = 64
PHY-3002 : Step(102): len = 109762, overlap = 62.25
PHY-3002 : Step(103): len = 111057, overlap = 61
PHY-3002 : Step(104): len = 112246, overlap = 60
PHY-3002 : Step(105): len = 112328, overlap = 58.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.26508e-05
PHY-3002 : Step(106): len = 114259, overlap = 57
PHY-3002 : Step(107): len = 116512, overlap = 53.75
PHY-3002 : Step(108): len = 118440, overlap = 49.75
PHY-3002 : Step(109): len = 118658, overlap = 48
PHY-3002 : Step(110): len = 119263, overlap = 46
PHY-3002 : Step(111): len = 119376, overlap = 45
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.53017e-05
PHY-3002 : Step(112): len = 123351, overlap = 40
PHY-3002 : Step(113): len = 126474, overlap = 39.25
PHY-3002 : Step(114): len = 128110, overlap = 36.5
PHY-3002 : Step(115): len = 128404, overlap = 34.25
PHY-3002 : Step(116): len = 127481, overlap = 32.25
PHY-3002 : Step(117): len = 127176, overlap = 31.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.77375e-05
PHY-3002 : Step(118): len = 124613, overlap = 45.5
PHY-3002 : Step(119): len = 123152, overlap = 44.75
PHY-3002 : Step(120): len = 121963, overlap = 44.75
PHY-3002 : Step(121): len = 121358, overlap = 44.25
PHY-3002 : Step(122): len = 120789, overlap = 44.5
PHY-3002 : Step(123): len = 121012, overlap = 45.25
PHY-3002 : Step(124): len = 121111, overlap = 45.75
PHY-3002 : Step(125): len = 121229, overlap = 46
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.5475e-05
PHY-3002 : Step(126): len = 125297, overlap = 40
PHY-3002 : Step(127): len = 127105, overlap = 36.5
PHY-3002 : Step(128): len = 127312, overlap = 36
PHY-3002 : Step(129): len = 127235, overlap = 37.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00019095
PHY-3002 : Step(130): len = 129398, overlap = 34.25
PHY-3002 : Step(131): len = 131260, overlap = 29.25
PHY-3002 : Step(132): len = 132537, overlap = 29
PHY-3002 : Step(133): len = 132994, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040365s wall, 0.040000s user + 0.010000s system = 0.050000s CPU (123.9%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%, beta_incr = 0.954633
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00030506
PHY-3002 : Step(134): len = 139825, overlap = 10.5
PHY-3002 : Step(135): len = 138228, overlap = 15
PHY-3002 : Step(136): len = 137197, overlap = 23.25
PHY-3002 : Step(137): len = 136767, overlap = 25.75
PHY-3002 : Step(138): len = 136580, overlap = 24.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000610121
PHY-3002 : Step(139): len = 137287, overlap = 23
PHY-3002 : Step(140): len = 137944, overlap = 22.75
PHY-3002 : Step(141): len = 138052, overlap = 22.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00119467
PHY-3002 : Step(142): len = 138553, overlap = 20.25
PHY-3002 : Step(143): len = 139138, overlap = 20.25
PHY-3002 : Step(144): len = 139204, overlap = 21.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029282s wall, 0.020000s user + 0.010000s system = 0.030000s CPU (102.5%)

PHY-3001 : Legalized: Len = 141281, Over = 0
PHY-3001 : Final: Len = 141281, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 269424, over cnt = 180(0%), over = 278, worst = 4
PHY-1002 : len = 270704, over cnt = 141(0%), over = 194, worst = 3
PHY-1002 : len = 273888, over cnt = 50(0%), over = 63, worst = 2
PHY-1002 : len = 273224, over cnt = 6(0%), over = 8, worst = 2
PHY-1002 : len = 272944, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.111123s wall, 0.130000s user + 0.010000s system = 0.140000s CPU (126.0%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 106 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 753 has valid locations, 29 needs to be replaced
PHY-3001 : design contains 889 instances, 767 slices, 16 macros(263 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model Goldschmidt_Integer_Divider_2CPS.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 8679, tnet num: 2426, tinst num: 889, tnode num: 9650, tedge num: 15415.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 56 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2426 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 612 clock pins, and constraint 971 relative nodes.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.381298s wall, 0.400000s user + 0.000000s system = 0.400000s CPU (104.9%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 143615
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 7%, beta_incr = 0.953041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(145): len = 143466, overlap = 0
PHY-3002 : Step(146): len = 143475, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007676s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (130.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.32919e-05
PHY-3002 : Step(147): len = 143446, overlap = 5.25
PHY-3002 : Step(148): len = 143446, overlap = 5.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.65838e-05
PHY-3002 : Step(149): len = 143451, overlap = 5.25
PHY-3002 : Step(150): len = 143451, overlap = 5.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.31677e-05
PHY-3002 : Step(151): len = 143530, overlap = 5.25
PHY-3002 : Step(152): len = 143530, overlap = 5.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.23468e-05
PHY-3002 : Step(153): len = 143523, overlap = 5.75
PHY-3002 : Step(154): len = 143523, overlap = 5.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.02903e-05
PHY-3002 : Step(155): len = 143594, overlap = 4.25
PHY-3002 : Step(156): len = 143594, overlap = 4.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000160161
PHY-3002 : Step(157): len = 143683, overlap = 4.25
PHY-3002 : Step(158): len = 143745, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011046s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (90.5%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 10%, beta_incr = 0.953041
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000381908
PHY-3002 : Step(159): len = 144115, overlap = 3
PHY-3002 : Step(160): len = 144098, overlap = 3.5
PHY-3002 : Step(161): len = 144137, overlap = 2.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010267s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (97.4%)

PHY-3001 : Legalized: Len = 144358, Over = 0
PHY-3001 : Final: Len = 144358, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  8.427144s wall, 21.440000s user + 0.890000s system = 22.330000s CPU (265.0%)

RUN-1004 : used memory is 169 MB, reserved memory is 212 MB, peak memory is 212 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 675 to 416
PHY-1001 : Pin misalignment score is improved from 416 to 408
PHY-1001 : Pin misalignment score is improved from 408 to 404
PHY-1001 : Pin misalignment score is improved from 404 to 404
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 891 instances
RUN-1001 : 386 mslices, 381 lslices, 106 pads, 0 brams, 15 dsps
RUN-1001 : There are total 2428 nets
RUN-1001 : 1822 nets have 2 pins
RUN-1001 : 484 nets have [3 - 5] pins
RUN-1001 : 31 nets have [6 - 10] pins
RUN-1001 : 52 nets have [11 - 20] pins
RUN-1001 : 36 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 272352, over cnt = 194(0%), over = 297, worst = 4
PHY-1002 : len = 273920, over cnt = 147(0%), over = 207, worst = 3
PHY-1002 : len = 276496, over cnt = 46(0%), over = 54, worst = 3
PHY-1002 : len = 275224, over cnt = 17(0%), over = 20, worst = 2
PHY-1002 : len = 275032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.117063s wall, 0.140000s user + 0.000000s system = 0.140000s CPU (119.6%)

PHY-1001 : End global routing;  0.378493s wall, 0.410000s user + 0.000000s system = 0.410000s CPU (108.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 22760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.013717s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (72.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 22760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000201s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 45% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 85% nets.
PHY-1002 : len = 442152, over cnt = 127(0%), over = 127, worst = 1
PHY-1001 : End Routed; 11.114788s wall, 12.680000s user + 0.060000s system = 12.740000s CPU (114.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 439576, over cnt = 51(0%), over = 51, worst = 1
PHY-1001 : End DR Iter 1; 0.282514s wall, 0.280000s user + 0.010000s system = 0.290000s CPU (102.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 439640, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 2; 0.081017s wall, 0.090000s user + 0.000000s system = 0.090000s CPU (111.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 439912, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.034209s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (116.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 440040, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 440040
PHY-1001 : End DR Iter 4; 0.028281s wall, 0.030000s user + 0.000000s system = 0.030000s CPU (106.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  22.757795s wall, 24.300000s user + 0.130000s system = 24.430000s CPU (107.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  23.595636s wall, 25.200000s user + 0.130000s system = 25.330000s CPU (107.4%)

RUN-1004 : used memory is 258 MB, reserved memory is 570 MB, peak memory is 570 MB
RUN-1002 : start command "report_area -io_info -file SiPEED_Tang_Primer_phy.area"
RUN-1001 : standard
***Report Model: Goldschmidt_Integer_Divider_2CPS***

IO Statistics
#IO                   106
  #input               71
  #output              35
  #inout                0

Utilization Statistics
#lut                 1534   out of  19600    7.83%
#reg                  288   out of  19600    1.47%
#le                  1534
  #lut only          1246   out of   1534   81.23%
  #reg only             0   out of   1534    0.00%
  #lut&reg            288   out of   1534   18.77%
#dsp                   15   out of     29   51.72%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   82   out of    188   43.62%
  #ireg                 3
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db SiPEED_Tang_Primer_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db SiPEED_Tang_Primer_pr.db" in  1.549762s wall, 1.530000s user + 0.030000s system = 1.560000s CPU (100.7%)

RUN-1004 : used memory is 258 MB, reserved memory is 570 MB, peak memory is 570 MB
HDL-1007 : analyze verilog file ../../source/Goldschmidt_Integer_Divider_2CPS.v
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(116)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(117)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(118)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(119)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(120)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(121)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(122)
HDL-5007 WARNING: identifier 'w_divisor' is used before its declaration in ../../source/Goldschmidt_Integer_Divider_2CPS.v(123)
RUN-1002 : start command "elaborate -top Goldschmidt_Integer_Divider_2CPS"
HDL-1007 : elaborate module Goldschmidt_Integer_Divider_2CPS in ../../source/Goldschmidt_Integer_Divider_2CPS.v(58)
HDL-1007 : elaborate module EG_LOGIC_MULT(INPUT_WIDTH_A=64,INPUT_WIDTH_B=64,OUTPUT_WIDTH=128,INPUTREGA="DISABLE",INPUTREGB="DISABLE",IMPLEMENT="DSP") in /home/jota/TD/arch/eagle_macro.v(280)
HDL-1200 : Current top model is Goldschmidt_Integer_Divider_2CPS
HDL-1100 : Inferred 0 RAMs.
GUI-5001 WARNING: Found no ADC files
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
SYN-1012 : SanityCheck: Model "Goldschmidt_Integer_Divider_2CPS"
SYN-1016 : Merged 22 instances.
SYN-1033 : Infer 1 multiplier IP
SYN-1011 : Flatten model Goldschmidt_Integer_Divider_2CPS
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 1 inv instances.
SYN-1032 : 3055/73 useful/useless nets, 2827/1 useful/useless insts
SYN-1019 : Optimized 16 mux instances.
SYN-1020 : Optimized 849 distributor mux.
SYN-1016 : Merged 1909 instances.
SYN-1015 : Optimize round 1, 2978 better
SYN-1014 : Optimize round 2
SYN-1032 : 1936/286 useful/useless nets, 1708/898 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 2, 898 better
SYN-1014 : Optimize round 3
SYN-1032 : 1936/0 useful/useless nets, 1708/0 useful/useless insts
SYN-1019 : Optimized 0 mux instances.
SYN-1015 : Optimize round 3, 0 better
RUN-1003 : finish command "optimize_rtl" in  10.996868s wall, 11.030000s user + 0.020000s system = 11.050000s CPU (100.5%)

RUN-1004 : used memory is 244 MB, reserved memory is 570 MB, peak memory is 570 MB
RUN-1002 : start command "report_area -file SiPEED_Tang_Primer_rtl.area"
RUN-1001 : standard
***Report Model: Goldschmidt_Integer_Divider_2CPS***

IO Statistics
#IO                   106
  #input               71
  #output              35
  #inout                0

Gate Statistics
#Basic gates          789
  #and                 77
  #nand                 0
  #or                   0
  #nor                  0
  #xor                  1
  #xnor                 0
  #buf                  0
  #not                223
  #bufif1               0
  #MX21               223
  #FADD                 0
  #DFF                265
  #LATCH                0
#MACRO_ADD             10
#MACRO_EQ               7
#MACRO_MULT             1
#MACRO_MUX            899

RUN-1001 : 
Report Hierarchy Area:
+-------------------------------------------------------------------+
|Instance |Module                           |gates  |seq    |macros |
+-------------------------------------------------------------------+
|top      |Goldschmidt_Integer_Divider_2CPS |524    |265    |18     |
+-------------------------------------------------------------------+

RUN-1002 : start command "read_sdc Contraints/clock.sdc"
RUN-1002 : start command "get_ports i_clk"
RUN-1002 : start command "create_clock -name i_clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: i_clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_clocks i_clk"
RUN-1002 : start command "set_clock_uncertainty 0.2 "
RUN-1104 : Import SDC file Contraints/clock.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db SiPEED_Tang_Primer_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db SiPEED_Tang_Primer_rtl.db" in  1.552811s wall, 1.530000s user + 0.040000s system = 1.570000s CPU (101.1%)

RUN-1004 : used memory is 276 MB, reserved memory is 570 MB, peak memory is 570 MB
RUN-1002 : start command "optimize_gate -packarea SiPEED_Tang_Primer_gate.area"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
SYN-2001 : Map 106 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 2947/116 useful/useless nets, 1832/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 117 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-1032 : 2947/0 useful/useless nets, 1832/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1032 : 2924/14 useful/useless nets, 2058/0 useful/useless insts
SYN-1016 : Merged 62 instances.
SYN-2501 : Optimize round 1, 210 better
SYN-2501 : Optimize round 2
SYN-1032 : 2862/0 useful/useless nets, 1996/0 useful/useless insts
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1032 : 4349/14 useful/useless nets, 3483/0 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model Goldschmidt_Integer_Divider_2CPS.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 14171, tnet num: 4354, tinst num: 3478, tnode num: 17797, tedge num: 23194.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 166 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 4354 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 729 (4.09), #lev = 10 (6.11)
SYN-2551 : Post LUT mapping optimization.
SYN-3001 : Logic optimization runtime opt =   0.45 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 2386 instances into 689 LUTs, name keeping = 51%.
SYN-3001 : Mapper removed 1 lut buffers
SYN-1001 : Packing model "Goldschmidt_Integer_Divider_2CPS" ...
SYN-4010 : Pack lib has 42 rtl pack models with 15 top pack blocks
SYN-1014 : Optimize round 1
SYN-1032 : 2643/0 useful/useless nets, 1777/0 useful/useless insts
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 262 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 337 adder to BLE ...
SYN-4008 : Packed 337 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 688 LUT to BLE ...
SYN-4008 : Packed 688 LUT and 198 SEQ to BLE.
SYN-4003 : Packing 64 remaining SEQ's ...
SYN-4004 : #0: Packed 0 SEQ (64 nodes)...
SYN-4004 : #1: Packed 64 SEQ (64 nodes)...
SYN-4005 : Packed 64 SEQ with LUT/SLICE
SYN-4006 : 427 single LUT's are left
SYN-4006 : 0 single SEQ's are left
SYN-4011 : Packing model "Goldschmidt_Integer_Divider_2CPS" (AL_USER_NORMAL) with 688/1075 primitive instances ...
RUN-1002 : start command "report_area -file SiPEED_Tang_Primer_gate.area"
RUN-1001 : standard
***Report Model: Goldschmidt_Integer_Divider_2CPS***

IO Statistics
#IO                   106
  #input               71
  #output              35
  #inout                0

Utilization Statistics
#lut                 1276   out of  19600    6.51%
#reg                  262   out of  19600    1.34%
#le                  1276
  #lut only          1014   out of   1276   79.47%
  #reg only             0   out of   1276    0.00%
  #lut&reg            262   out of   1276   20.53%
#dsp                   15   out of     29   51.72%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                  106   out of    188   56.38%
  #ireg                 3
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 
Report Hierarchy Area:
+----------------------------------------------------------------+
|Instance |Module                           |le    |lut   |seq   |
+----------------------------------------------------------------+
|top      |Goldschmidt_Integer_Divider_2CPS |1276  |1276  |262   |
+----------------------------------------------------------------+

RUN-1003 : finish command "optimize_gate -packarea SiPEED_Tang_Primer_gate.area" in  3.430468s wall, 3.390000s user + 0.150000s system = 3.540000s CPU (103.2%)

RUN-1004 : used memory is 269 MB, reserved memory is 570 MB, peak memory is 570 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model Goldschmidt_Integer_Divider_2CPS
RUN-1002 : start command "read_sdc Contraints/clock.sdc"
RUN-1002 : start command "get_ports i_clk"
RUN-1002 : start command "create_clock -name i_clk -period 40 -waveform 0 20 "
RUN-1102 : create_clock: clock name: i_clk, type: 0, period: 40000, rise: 0, fall: 20000.
RUN-1002 : start command "get_clocks i_clk"
RUN-1002 : start command "set_clock_uncertainty 0.2 "
RUN-1104 : Import SDC file Contraints/clock.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db SiPEED_Tang_Primer_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db SiPEED_Tang_Primer_gate.db" in  1.515467s wall, 1.510000s user + 0.020000s system = 1.530000s CPU (101.0%)

RUN-1004 : used memory is 246 MB, reserved memory is 570 MB, peak memory is 570 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
SYN-4024 : Net "i_clk_pad" drive clk pins.
SYN-4025 : Tag rtl::Net i_clk_pad as clock net
SYN-4026 : Tagged 1 rtl::Net as clock net
PHY-1001 : Populate physical database.
RUN-1001 : There are total 762 instances
RUN-1001 : 319 mslices, 319 lslices, 106 pads, 0 brams, 15 dsps
RUN-1001 : There are total 2134 nets
RUN-1001 : 1531 nets have 2 pins
RUN-1001 : 463 nets have [3 - 5] pins
RUN-1001 : 72 nets have [6 - 10] pins
RUN-1001 : 36 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 760 instances, 638 slices, 16 macros(263 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model Goldschmidt_Integer_Divider_2CPS.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7771, tnet num: 2132, tinst num: 760, tnode num: 8612, tedge num: 14449.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 54 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2132 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.332400s wall, 0.350000s user + 0.000000s system = 0.350000s CPU (105.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 636135
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(162): len = 444151, overlap = 27
PHY-3002 : Step(163): len = 394943, overlap = 24.75
PHY-3002 : Step(164): len = 366692, overlap = 27
PHY-3002 : Step(165): len = 341151, overlap = 27
PHY-3002 : Step(166): len = 311739, overlap = 27
PHY-3002 : Step(167): len = 294861, overlap = 24.75
PHY-3002 : Step(168): len = 274201, overlap = 27
PHY-3002 : Step(169): len = 262282, overlap = 27
PHY-3002 : Step(170): len = 247952, overlap = 27
PHY-3002 : Step(171): len = 236120, overlap = 27
PHY-3002 : Step(172): len = 224495, overlap = 27
PHY-3002 : Step(173): len = 215530, overlap = 27
PHY-3002 : Step(174): len = 203878, overlap = 27
PHY-3002 : Step(175): len = 195036, overlap = 27
PHY-3002 : Step(176): len = 188215, overlap = 22.5
PHY-3002 : Step(177): len = 178132, overlap = 22.5
PHY-3002 : Step(178): len = 169608, overlap = 24.75
PHY-3002 : Step(179): len = 163884, overlap = 24.75
PHY-3002 : Step(180): len = 155506, overlap = 25
PHY-3002 : Step(181): len = 147679, overlap = 26.5
PHY-3002 : Step(182): len = 141827, overlap = 29.25
PHY-3002 : Step(183): len = 136968, overlap = 32.25
PHY-3002 : Step(184): len = 126134, overlap = 43
PHY-3002 : Step(185): len = 121442, overlap = 45.25
PHY-3002 : Step(186): len = 118553, overlap = 48.5
PHY-3002 : Step(187): len = 101876, overlap = 57.75
PHY-3002 : Step(188): len = 98393.9, overlap = 58.75
PHY-3002 : Step(189): len = 96487.3, overlap = 59.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.37025e-05
PHY-3002 : Step(190): len = 104444, overlap = 57
PHY-3002 : Step(191): len = 107107, overlap = 54.75
PHY-3002 : Step(192): len = 103433, overlap = 57.5
PHY-3002 : Step(193): len = 101332, overlap = 57
PHY-3002 : Step(194): len = 101246, overlap = 57.5
PHY-3002 : Step(195): len = 98984.4, overlap = 58
PHY-3002 : Step(196): len = 96572, overlap = 58.5
PHY-3002 : Step(197): len = 93076.7, overlap = 56.75
PHY-3002 : Step(198): len = 90346.2, overlap = 58.25
PHY-3002 : Step(199): len = 88573.3, overlap = 59.5
PHY-3002 : Step(200): len = 86605.1, overlap = 62.5
PHY-3002 : Step(201): len = 85980.1, overlap = 62.75
PHY-3002 : Step(202): len = 86371.4, overlap = 64
PHY-3002 : Step(203): len = 84772.1, overlap = 62.25
PHY-3002 : Step(204): len = 81331.7, overlap = 64.25
PHY-3002 : Step(205): len = 80587.7, overlap = 64.25
PHY-3002 : Step(206): len = 80302.4, overlap = 66.75
PHY-3002 : Step(207): len = 79283.8, overlap = 64.75
PHY-3002 : Step(208): len = 78367.6, overlap = 64.75
PHY-3002 : Step(209): len = 77871.4, overlap = 64.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.7405e-05
PHY-3002 : Step(210): len = 81358.2, overlap = 64.5
PHY-3002 : Step(211): len = 84388.8, overlap = 62.5
PHY-3002 : Step(212): len = 85112.7, overlap = 60.25
PHY-3002 : Step(213): len = 85551.4, overlap = 56.75
PHY-3002 : Step(214): len = 85676.7, overlap = 55.5
PHY-3002 : Step(215): len = 85863.5, overlap = 54
PHY-3002 : Step(216): len = 87028.7, overlap = 52.75
PHY-3002 : Step(217): len = 87757.8, overlap = 51.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.481e-05
PHY-3002 : Step(218): len = 91660.3, overlap = 54
PHY-3002 : Step(219): len = 92611, overlap = 51
PHY-3002 : Step(220): len = 94461.2, overlap = 50.5
PHY-3002 : Step(221): len = 94686.9, overlap = 48.25
PHY-3002 : Step(222): len = 94420, overlap = 47.75
PHY-3002 : Step(223): len = 93935.1, overlap = 49.75
PHY-3002 : Step(224): len = 94273, overlap = 47.25
PHY-3002 : Step(225): len = 95510, overlap = 46.5
PHY-3002 : Step(226): len = 95997.1, overlap = 44
PHY-3002 : Step(227): len = 96613.2, overlap = 45
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00010962
PHY-3002 : Step(228): len = 99161.7, overlap = 42.5
PHY-3002 : Step(229): len = 100847, overlap = 44.25
PHY-3002 : Step(230): len = 102475, overlap = 44
PHY-3002 : Step(231): len = 103409, overlap = 42.5
PHY-3002 : Step(232): len = 104029, overlap = 42.5
PHY-3002 : Step(233): len = 104099, overlap = 42.25
PHY-3002 : Step(234): len = 104393, overlap = 42.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00021924
PHY-3002 : Step(235): len = 106541, overlap = 44.75
PHY-3002 : Step(236): len = 108251, overlap = 44.75
PHY-3002 : Step(237): len = 107757, overlap = 45.25
PHY-3002 : Step(238): len = 107607, overlap = 45.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021023s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (95.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.1203e-06
PHY-3002 : Step(239): len = 113878, overlap = 39.75
PHY-3002 : Step(240): len = 111545, overlap = 40.5
PHY-3002 : Step(241): len = 109266, overlap = 42.5
PHY-3002 : Step(242): len = 108041, overlap = 44
PHY-3002 : Step(243): len = 107559, overlap = 44
PHY-3002 : Step(244): len = 106429, overlap = 45
PHY-3002 : Step(245): len = 105788, overlap = 44.25
PHY-3002 : Step(246): len = 104472, overlap = 46.25
PHY-3002 : Step(247): len = 102450, overlap = 47.75
PHY-3002 : Step(248): len = 102352, overlap = 50.75
PHY-3002 : Step(249): len = 102179, overlap = 52
PHY-3002 : Step(250): len = 101587, overlap = 52
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.24061e-06
PHY-3002 : Step(251): len = 101287, overlap = 51.75
PHY-3002 : Step(252): len = 101480, overlap = 51
PHY-3002 : Step(253): len = 102076, overlap = 47.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.64812e-05
PHY-3002 : Step(254): len = 103228, overlap = 45.5
PHY-3002 : Step(255): len = 104980, overlap = 40.75
PHY-3002 : Step(256): len = 105418, overlap = 37.5
PHY-3002 : Step(257): len = 105862, overlap = 35
PHY-3002 : Step(258): len = 106390, overlap = 34
PHY-3002 : Step(259): len = 105912, overlap = 32.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.71454e-05
PHY-3002 : Step(260): len = 105802, overlap = 48
PHY-3002 : Step(261): len = 105881, overlap = 47.75
PHY-3002 : Step(262): len = 105842, overlap = 48.5
PHY-3002 : Step(263): len = 106048, overlap = 47.75
PHY-3002 : Step(264): len = 106325, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.42909e-05
PHY-3002 : Step(265): len = 108141, overlap = 46
PHY-3002 : Step(266): len = 109743, overlap = 44.5
PHY-3002 : Step(267): len = 113317, overlap = 41.25
PHY-3002 : Step(268): len = 112883, overlap = 40.25
PHY-3002 : Step(269): len = 112842, overlap = 40.25
PHY-3002 : Step(270): len = 112693, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.66254e-05
PHY-3002 : Step(271): len = 115806, overlap = 37.5
PHY-3002 : Step(272): len = 117612, overlap = 36.25
PHY-3002 : Step(273): len = 118500, overlap = 38
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.036223s wall, 0.040000s user + 0.010000s system = 0.050000s CPU (138.0%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960939
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000324328
PHY-3002 : Step(274): len = 133457, overlap = 10.25
PHY-3002 : Step(275): len = 132614, overlap = 15.5
PHY-3002 : Step(276): len = 132015, overlap = 15.5
PHY-3002 : Step(277): len = 131342, overlap = 18
PHY-3002 : Step(278): len = 130999, overlap = 16.75
PHY-3002 : Step(279): len = 130911, overlap = 17
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000648655
PHY-3002 : Step(280): len = 131721, overlap = 16.25
PHY-3002 : Step(281): len = 132114, overlap = 16.5
PHY-3002 : Step(282): len = 132146, overlap = 17.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00129731
PHY-3002 : Step(283): len = 132641, overlap = 16.75
PHY-3002 : Step(284): len = 132896, overlap = 16
PHY-3002 : Step(285): len = 132987, overlap = 18.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.029738s wall, 0.030000s user + 0.010000s system = 0.040000s CPU (134.5%)

PHY-3001 : Legalized: Len = 134745, Over = 0
PHY-3001 : Final: Len = 134745, Over = 0
PHY-3001 : Improving timing with driver duplication.
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 254744, over cnt = 271(0%), over = 411, worst = 5
PHY-1002 : len = 256040, over cnt = 237(0%), over = 337, worst = 5
PHY-1002 : len = 261352, over cnt = 63(0%), over = 86, worst = 3
PHY-1002 : len = 253440, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 253360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.632365s wall, 0.670000s user + 0.010000s system = 0.680000s CPU (107.5%)

RUN-1002 : start command "place -eco"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
PHY-3001 : Placer runs in 4 thread(s).
PHY-1001 : Populate physical database.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 106 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 651 has valid locations, 14 needs to be replaced
PHY-3001 : design contains 772 instances, 650 slices, 16 macros(263 instances)
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model Goldschmidt_Integer_Divider_2CPS.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7855, tnet num: 2144, tinst num: 772, tnode num: 8711, tedge num: 14560.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 54 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 2144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.369458s wall, 0.400000s user + 0.000000s system = 0.400000s CPU (108.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 135973
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%, beta_incr = 0.960204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(286): len = 135938, overlap = 0
PHY-3002 : Step(287): len = 135938, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007653s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (130.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.72435e-05
PHY-3002 : Step(288): len = 135896, overlap = 0.5
PHY-3002 : Step(289): len = 135896, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.68028e-05
PHY-3002 : Step(290): len = 135929, overlap = 2.5
PHY-3002 : Step(291): len = 135929, overlap = 2.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.36056e-05
PHY-3002 : Step(292): len = 135935, overlap = 2.25
PHY-3002 : Step(293): len = 135935, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010547s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (189.6%)

PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%, beta_incr = 0.960204
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000169081
PHY-3002 : Step(294): len = 136022, overlap = 1.25
PHY-3002 : Step(295): len = 136022, overlap = 1.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010893s wall, 0.010000s user + 0.000000s system = 0.010000s CPU (91.8%)

PHY-3001 : Legalized: Len = 136165, Over = 0
PHY-3001 : Final: Len = 136165, Over = 0
RUN-1001 : Eco place succeeded
RUN-1003 : finish command "place" in  7.587844s wall, 17.120000s user + 0.710000s system = 17.830000s CPU (235.0%)

RUN-1004 : used memory is 256 MB, reserved memory is 570 MB, peak memory is 570 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file /home/jota/TD/license/Anlogic.lic
PHY-1001 : Pin misalignment score is improved from 631 to 462
PHY-1001 : Pin misalignment score is improved from 462 to 440
PHY-1001 : Pin misalignment score is improved from 440 to 434
PHY-1001 : Pin misalignment score is improved from 434 to 434
PHY-1001 : Route runs in 4 thread(s)
RUN-1001 : There are total 774 instances
RUN-1001 : 331 mslices, 319 lslices, 106 pads, 0 brams, 15 dsps
RUN-1001 : There are total 2146 nets
RUN-1001 : 1527 nets have 2 pins
RUN-1001 : 462 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 43 nets have [11 - 20] pins
RUN-1001 : 33 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 4 thread ...
PHY-1002 : len = 256088, over cnt = 263(0%), over = 383, worst = 5
PHY-1002 : len = 256648, over cnt = 238(0%), over = 332, worst = 4
PHY-1002 : len = 257592, over cnt = 55(0%), over = 79, worst = 4
PHY-1002 : len = 256408, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 256360, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.624088s wall, 0.640000s user + 0.000000s system = 0.640000s CPU (102.5%)

PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 412 to 21
PHY-1001 : End pin swap;  0.081986s wall, 0.090000s user + 0.000000s system = 0.090000s CPU (109.8%)

PHY-1001 : End global routing;  2.164046s wall, 2.190000s user + 0.000000s system = 2.190000s CPU (101.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 20400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.013044s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (153.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 20400, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000279s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 61% nets.
PHY-1001 : Routed 83% nets.
PHY-1002 : len = 416032, over cnt = 133(0%), over = 133, worst = 1
PHY-1001 : End Routed; 10.023924s wall, 11.220000s user + 0.080000s system = 11.300000s CPU (112.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 413160, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End DR Iter 1; 0.277772s wall, 0.280000s user + 0.000000s system = 0.280000s CPU (100.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 413096, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 2; 0.098376s wall, 0.100000s user + 0.000000s system = 0.100000s CPU (101.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 413224, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.031698s wall, 0.040000s user + 0.000000s system = 0.040000s CPU (126.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 413288, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 413288
PHY-1001 : End DR Iter 4; 0.025371s wall, 0.020000s user + 0.000000s system = 0.020000s CPU (78.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  13.228049s wall, 14.460000s user + 0.100000s system = 14.560000s CPU (110.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  15.866181s wall, 17.150000s user + 0.110000s system = 17.260000s CPU (108.8%)

RUN-1004 : used memory is 283 MB, reserved memory is 588 MB, peak memory is 588 MB
RUN-1002 : start command "report_area -io_info -file SiPEED_Tang_Primer_phy.area"
RUN-1001 : standard
***Report Model: Goldschmidt_Integer_Divider_2CPS***

IO Statistics
#IO                   106
  #input               71
  #output              35
  #inout                0

Utilization Statistics
#lut                 1300   out of  19600    6.63%
#reg                  262   out of  19600    1.34%
#le                  1300
  #lut only          1038   out of   1300   79.85%
  #reg only             0   out of   1300    0.00%
  #lut&reg            262   out of   1300   20.15%
#dsp                   15   out of     29   51.72%
#bram                   0   out of     64    0.00%
  #bram9k               0
  #fifo9k               0
#bram32k                0   out of     16    0.00%
#pad                   82   out of    188   43.62%
  #ireg                 3
  #oreg                 0
  #treg                 0
#pll                    0   out of      4    0.00%

RUN-1001 : 

RUN-1002 : start command "export_db SiPEED_Tang_Primer_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db SiPEED_Tang_Primer_pr.db" in  1.527605s wall, 1.510000s user + 0.030000s system = 1.540000s CPU (100.8%)

RUN-1004 : used memory is 283 MB, reserved memory is 588 MB, peak memory is 588 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model Goldschmidt_Integer_Divider_2CPS.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 7855, tnet num: 2144, tinst num: 772, tnode num: 8711, tedge num: 14560.
TMR-2507 : Eliminate loop in the timing graph, delete 0 tedges.
TMR-2508 : Levelizing timing graph completed, there are 54 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file SiPEED_Tang_Primer_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net i_clk_pad will be routed on clock mesh
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 2144 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : clock_nets size = 1, clk_num = 1.
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in SiPEED_Tang_Primer_phy.timing, timing summary in SiPEED_Tang_Primer_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file SiPEED_Tang_Primer_phy.timing" in  1.136911s wall, 1.150000s user + 0.010000s system = 1.160000s CPU (102.0%)

RUN-1004 : used memory is 569 MB, reserved memory is 588 MB, peak memory is 588 MB
TMR-3509 : Import timing summary.
