Warning (10268): Verilog HDL information at Top.v(133): always construct contains both blocking and non-blocking assignments File: C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v Line: 133
Info (10281): Verilog HDL Declaration information at Top.v(28): object "SW" differs only in case from object "sw" in the same scope File: C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Top.v Line: 28
Warning (10268): Verilog HDL information at Presets.v(15): always construct contains both blocking and non-blocking assignments File: C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/Presets.v Line: 15
Info (10281): Verilog HDL Declaration information at spi_serdes.v(4): object "spi_clk" differs only in case from object "SPI_CLK" in the same scope File: C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_serdes.v Line: 4
Info (10281): Verilog HDL Declaration information at spi_serdes.v(24): object "READ" differs only in case from object "read" in the same scope File: C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_serdes.v Line: 24
Info (10281): Verilog HDL Declaration information at spi_control.v(12): object "spi_clk" differs only in case from object "SPI_CLK" in the same scope File: C:/Users/stani/Documents/York University/Courses/2021-2022/Fall/EECS 3201 Digital Logic Design/Conways-Game-of-Life-Simulation-on-de10Lite-FPGA/spi_control.v Line: 12
