

================================================================
== Vitis HLS Report for 'inverse_clarke'
================================================================
* Date:           Fri Jan 28 22:28:23 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        inverse_clarke
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.871 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  50.000 ns|  50.000 ns|   11|   11|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.11>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %idq" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 12 'read' 'tmp_4' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%id = trunc i64 %tmp_4" [inverse_clarke.cpp:15]   --->   Operation 13 'trunc' 'id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%iq = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %tmp_4, i32 32, i32 63" [inverse_clarke.cpp:16]   --->   Operation 14 'partselect' 'iq' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_5 = read i16 @_ssdm_op_Read.axis.volatile.i16P128A, i16 %theta" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 15 'read' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i16 %tmp_5" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:154]   --->   Operation 16 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i6 @_ssdm_op_PartSelect.i6.i16.i32.i32, i16 %tmp_5, i32 10, i32 15" [inverse_clarke.cpp:18]   --->   Operation 17 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp_ne  i6 %tmp_3, i6 0" [inverse_clarke.cpp:18]   --->   Operation 18 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.68ns)   --->   "%theta_clamped = select i1 %icmp_ln18, i10 1023, i10 %trunc_ln154" [inverse_clarke.cpp:18]   --->   Operation 19 'select' 'theta_clamped' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i10 %theta_clamped" [inverse_clarke.cpp:20]   --->   Operation 20 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%cos_lut_addr = getelementptr i32 %cos_lut, i64 0, i64 %zext_ln20" [inverse_clarke.cpp:20]   --->   Operation 21 'getelementptr' 'cos_lut_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%cos_theta = load i10 %cos_lut_addr" [inverse_clarke.cpp:20]   --->   Operation 22 'load' 'cos_theta' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1023> <ROM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sin_lut_addr = getelementptr i32 %sin_lut, i64 0, i64 %zext_ln20" [inverse_clarke.cpp:21]   --->   Operation 23 'getelementptr' 'sin_lut_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%sin_theta = load i10 %sin_lut_addr" [inverse_clarke.cpp:21]   --->   Operation 24 'load' 'sin_theta' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1023> <ROM>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 25 [1/2] (3.25ns)   --->   "%cos_theta = load i10 %cos_lut_addr" [inverse_clarke.cpp:20]   --->   Operation 25 'load' 'cos_theta' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1023> <ROM>
ST_3 : Operation 26 [1/2] (3.25ns)   --->   "%sin_theta = load i10 %sin_lut_addr" [inverse_clarke.cpp:21]   --->   Operation 26 'load' 'sin_theta' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1023> <ROM>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i32 %cos_theta" [inverse_clarke.cpp:20]   --->   Operation 27 'sext' 'sext_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln21 = sext i32 %sin_theta" [inverse_clarke.cpp:21]   --->   Operation 28 'sext' 'sext_ln21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i32 %id" [inverse_clarke.cpp:23]   --->   Operation 29 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [5/5] (3.87ns)   --->   "%id_cos = mul i63 %sext_ln20, i63 %sext_ln23" [inverse_clarke.cpp:23]   --->   Operation 30 'mul' 'id_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i32 %iq" [inverse_clarke.cpp:24]   --->   Operation 31 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [5/5] (3.87ns)   --->   "%iq_cos = mul i63 %sext_ln20, i63 %sext_ln24" [inverse_clarke.cpp:24]   --->   Operation 32 'mul' 'iq_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [5/5] (3.87ns)   --->   "%id_sin = mul i63 %sext_ln21, i63 %sext_ln23" [inverse_clarke.cpp:25]   --->   Operation 33 'mul' 'id_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [5/5] (3.87ns)   --->   "%iq_sin = mul i63 %sext_ln21, i63 %sext_ln24" [inverse_clarke.cpp:26]   --->   Operation 34 'mul' 'iq_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.87>
ST_5 : Operation 35 [4/5] (3.87ns)   --->   "%id_cos = mul i63 %sext_ln20, i63 %sext_ln23" [inverse_clarke.cpp:23]   --->   Operation 35 'mul' 'id_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [4/5] (3.87ns)   --->   "%iq_cos = mul i63 %sext_ln20, i63 %sext_ln24" [inverse_clarke.cpp:24]   --->   Operation 36 'mul' 'iq_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [4/5] (3.87ns)   --->   "%id_sin = mul i63 %sext_ln21, i63 %sext_ln23" [inverse_clarke.cpp:25]   --->   Operation 37 'mul' 'id_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 38 [4/5] (3.87ns)   --->   "%iq_sin = mul i63 %sext_ln21, i63 %sext_ln24" [inverse_clarke.cpp:26]   --->   Operation 38 'mul' 'iq_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.87>
ST_6 : Operation 39 [3/5] (3.87ns)   --->   "%id_cos = mul i63 %sext_ln20, i63 %sext_ln23" [inverse_clarke.cpp:23]   --->   Operation 39 'mul' 'id_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 40 [3/5] (3.87ns)   --->   "%iq_cos = mul i63 %sext_ln20, i63 %sext_ln24" [inverse_clarke.cpp:24]   --->   Operation 40 'mul' 'iq_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [3/5] (3.87ns)   --->   "%id_sin = mul i63 %sext_ln21, i63 %sext_ln23" [inverse_clarke.cpp:25]   --->   Operation 41 'mul' 'id_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [3/5] (3.87ns)   --->   "%iq_sin = mul i63 %sext_ln21, i63 %sext_ln24" [inverse_clarke.cpp:26]   --->   Operation 42 'mul' 'iq_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.87>
ST_7 : Operation 43 [2/5] (3.87ns)   --->   "%id_cos = mul i63 %sext_ln20, i63 %sext_ln23" [inverse_clarke.cpp:23]   --->   Operation 43 'mul' 'id_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 44 [2/5] (3.87ns)   --->   "%iq_cos = mul i63 %sext_ln20, i63 %sext_ln24" [inverse_clarke.cpp:24]   --->   Operation 44 'mul' 'iq_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 45 [2/5] (3.87ns)   --->   "%id_sin = mul i63 %sext_ln21, i63 %sext_ln23" [inverse_clarke.cpp:25]   --->   Operation 45 'mul' 'id_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 46 [2/5] (3.87ns)   --->   "%iq_sin = mul i63 %sext_ln21, i63 %sext_ln24" [inverse_clarke.cpp:26]   --->   Operation 46 'mul' 'iq_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.87>
ST_8 : Operation 47 [1/5] (3.87ns)   --->   "%id_cos = mul i63 %sext_ln20, i63 %sext_ln23" [inverse_clarke.cpp:23]   --->   Operation 47 'mul' 'id_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/5] (3.87ns)   --->   "%iq_cos = mul i63 %sext_ln20, i63 %sext_ln24" [inverse_clarke.cpp:24]   --->   Operation 48 'mul' 'iq_cos' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 49 [1/5] (3.87ns)   --->   "%id_sin = mul i63 %sext_ln21, i63 %sext_ln23" [inverse_clarke.cpp:25]   --->   Operation 49 'mul' 'id_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 50 [1/5] (3.87ns)   --->   "%iq_sin = mul i63 %sext_ln21, i63 %sext_ln24" [inverse_clarke.cpp:26]   --->   Operation 50 'mul' 'iq_sin' <Predicate = true> <Delay = 3.87> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.87> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.49>
ST_9 : Operation 51 [1/1] (3.49ns)   --->   "%sub_ln28 = sub i63 %id_cos, i63 %iq_sin" [inverse_clarke.cpp:28]   --->   Operation 51 'sub' 'sub_ln28' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%xa = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %sub_ln28, i32 31, i32 62" [inverse_clarke.cpp:28]   --->   Operation 52 'partselect' 'xa' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (3.49ns)   --->   "%add_ln29 = add i63 %id_sin, i63 %iq_cos" [inverse_clarke.cpp:29]   --->   Operation 53 'add' 'add_ln29' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i63.i32.i32, i63 %add_ln29, i32 31, i32 62" [inverse_clarke.cpp:31]   --->   Operation 54 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 0.99>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i32 %xa" [inverse_clarke.cpp:31]   --->   Operation 55 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %tmp, i32 0" [inverse_clarke.cpp:31]   --->   Operation 56 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.99ns)   --->   "%data_out = or i64 %shl_ln, i64 %sext_ln31" [inverse_clarke.cpp:31]   --->   Operation 57 'or' 'data_out' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %vectors, i64 %data_out" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 59 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %idq, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %idq"   --->   Operation 61 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %theta, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 63 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %theta"   --->   Operation 63 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %vectors, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %vectors"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %vectors, i64 %data_out" [C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [inverse_clarke.cpp:33]   --->   Operation 67 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ idq]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ theta]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vectors]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ cos_lut]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_lut]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_4             (read          ) [ 000000000000]
id                (trunc         ) [ 001110000000]
iq                (partselect    ) [ 001110000000]
tmp_5             (read          ) [ 000000000000]
trunc_ln154       (trunc         ) [ 000000000000]
tmp_3             (partselect    ) [ 000000000000]
icmp_ln18         (icmp          ) [ 000000000000]
theta_clamped     (select        ) [ 001000000000]
zext_ln20         (zext          ) [ 000000000000]
cos_lut_addr      (getelementptr ) [ 000100000000]
sin_lut_addr      (getelementptr ) [ 000100000000]
cos_theta         (load          ) [ 000010000000]
sin_theta         (load          ) [ 000010000000]
sext_ln20         (sext          ) [ 000001111000]
sext_ln21         (sext          ) [ 000001111000]
sext_ln23         (sext          ) [ 000001111000]
sext_ln24         (sext          ) [ 000001111000]
id_cos            (mul           ) [ 000000000100]
iq_cos            (mul           ) [ 000000000100]
id_sin            (mul           ) [ 000000000100]
iq_sin            (mul           ) [ 000000000100]
sub_ln28          (sub           ) [ 000000000000]
xa                (partselect    ) [ 000000000010]
add_ln29          (add           ) [ 000000000000]
tmp               (partselect    ) [ 000000000010]
sext_ln31         (sext          ) [ 000000000000]
shl_ln            (bitconcatenate) [ 000000000000]
data_out          (or            ) [ 000000000001]
spectopmodule_ln0 (spectopmodule ) [ 000000000000]
specinterface_ln0 (specinterface ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specinterface_ln0 (specinterface ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
specinterface_ln0 (specinterface ) [ 000000000000]
specbitsmap_ln0   (specbitsmap   ) [ 000000000000]
write_ln173       (write         ) [ 000000000000]
ret_ln33          (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="idq">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idq"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="theta">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="theta"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vectors">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vectors"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cos_lut">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sin_lut">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_lut"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P128A"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_4_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_5_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="16" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="0" index="2" bw="64" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/10 "/>
</bind>
</comp>

<comp id="79" class="1004" name="cos_lut_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="10" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_lut_addr/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_theta/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sin_lut_addr_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_lut_addr/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_access_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="10" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="102" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_theta/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="id_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="64" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="id/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="iq_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="0" index="3" bw="7" slack="0"/>
<pin id="114" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="iq/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln154_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_3_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="5" slack="0"/>
<pin id="127" dir="0" index="3" bw="5" slack="0"/>
<pin id="128" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln18_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="theta_clamped_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="10" slack="0"/>
<pin id="143" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="theta_clamped/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="zext_ln20_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="10" slack="1"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln20_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="1"/>
<pin id="154" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="sext_ln21_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln21/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sext_ln23_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="3"/>
<pin id="160" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/4 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="id_cos/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="sext_ln24_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="3"/>
<pin id="169" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="iq_cos/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="id_sin/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="iq_sin/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="sub_ln28_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="63" slack="1"/>
<pin id="190" dir="0" index="1" bw="63" slack="1"/>
<pin id="191" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln28/9 "/>
</bind>
</comp>

<comp id="192" class="1004" name="xa_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="63" slack="0"/>
<pin id="195" dir="0" index="2" bw="6" slack="0"/>
<pin id="196" dir="0" index="3" bw="7" slack="0"/>
<pin id="197" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xa/9 "/>
</bind>
</comp>

<comp id="202" class="1004" name="add_ln29_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="63" slack="1"/>
<pin id="204" dir="0" index="1" bw="63" slack="1"/>
<pin id="205" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/9 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="63" slack="0"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="0" index="3" bw="7" slack="0"/>
<pin id="211" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sext_ln31_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/10 "/>
</bind>
</comp>

<comp id="219" class="1004" name="shl_ln_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="data_out_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="data_out/10 "/>
</bind>
</comp>

<comp id="233" class="1005" name="id_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="3"/>
<pin id="235" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="id "/>
</bind>
</comp>

<comp id="238" class="1005" name="iq_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="3"/>
<pin id="240" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="iq "/>
</bind>
</comp>

<comp id="243" class="1005" name="theta_clamped_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="1"/>
<pin id="245" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="theta_clamped "/>
</bind>
</comp>

<comp id="248" class="1005" name="cos_lut_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="1"/>
<pin id="250" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="cos_lut_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="sin_lut_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sin_lut_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="cos_theta_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cos_theta "/>
</bind>
</comp>

<comp id="263" class="1005" name="sin_theta_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sin_theta "/>
</bind>
</comp>

<comp id="268" class="1005" name="sext_ln20_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="63" slack="1"/>
<pin id="270" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln20 "/>
</bind>
</comp>

<comp id="274" class="1005" name="sext_ln21_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="63" slack="1"/>
<pin id="276" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln21 "/>
</bind>
</comp>

<comp id="280" class="1005" name="sext_ln23_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="63" slack="1"/>
<pin id="282" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln23 "/>
</bind>
</comp>

<comp id="286" class="1005" name="sext_ln24_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="63" slack="1"/>
<pin id="288" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln24 "/>
</bind>
</comp>

<comp id="292" class="1005" name="id_cos_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="63" slack="1"/>
<pin id="294" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="id_cos "/>
</bind>
</comp>

<comp id="297" class="1005" name="iq_cos_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="63" slack="1"/>
<pin id="299" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="iq_cos "/>
</bind>
</comp>

<comp id="302" class="1005" name="id_sin_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="63" slack="1"/>
<pin id="304" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="id_sin "/>
</bind>
</comp>

<comp id="307" class="1005" name="iq_sin_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="63" slack="1"/>
<pin id="309" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="iq_sin "/>
</bind>
</comp>

<comp id="312" class="1005" name="xa_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xa "/>
</bind>
</comp>

<comp id="317" class="1005" name="tmp_reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="322" class="1005" name="data_out_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data_out "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="30" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="60" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="116"><net_src comp="60" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="109" pin=2"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="109" pin=3"/></net>

<net id="122"><net_src comp="66" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="66" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="132"><net_src comp="24" pin="0"/><net_sink comp="123" pin=3"/></net>

<net id="137"><net_src comp="123" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="133" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="119" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="165"><net_src comp="152" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="158" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="174"><net_src comp="152" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="167" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="155" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="158" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="155" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="167" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="188" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="34" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="36" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="212"><net_src comp="32" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="34" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="224"><net_src comp="38" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="40" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="216" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="226" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="236"><net_src comp="105" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="241"><net_src comp="109" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="246"><net_src comp="139" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="251"><net_src comp="79" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="256"><net_src comp="92" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="261"><net_src comp="86" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="266"><net_src comp="99" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="271"><net_src comp="152" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="277"><net_src comp="155" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="283"><net_src comp="158" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="289"><net_src comp="167" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="295"><net_src comp="161" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="300"><net_src comp="170" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="305"><net_src comp="176" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="310"><net_src comp="182" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="315"><net_src comp="192" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="320"><net_src comp="206" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="325"><net_src comp="226" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="72" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vectors | {11 }
 - Input state : 
	Port: inverse_clarke : idq | {1 }
	Port: inverse_clarke : theta | {1 }
	Port: inverse_clarke : cos_lut | {2 3 }
	Port: inverse_clarke : sin_lut | {2 3 }
  - Chain level:
	State 1
		icmp_ln18 : 1
		theta_clamped : 2
	State 2
		cos_lut_addr : 1
		cos_theta : 2
		sin_lut_addr : 1
		sin_theta : 2
	State 3
	State 4
		id_cos : 1
		iq_cos : 1
		id_sin : 1
		iq_sin : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		xa : 1
		tmp : 1
	State 10
		data_out : 1
		write_ln173 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_161      |    3    |    51   |    0    |
|    mul   |      grp_fu_170      |    3    |    51   |    0    |
|          |      grp_fu_176      |    3    |    51   |    0    |
|          |      grp_fu_182      |    3    |    51   |    0    |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln28_fu_188   |    0    |    0    |    70   |
|----------|----------------------|---------|---------|---------|
|    add   |    add_ln29_fu_202   |    0    |    0    |    70   |
|----------|----------------------|---------|---------|---------|
|    or    |    data_out_fu_226   |    0    |    0    |    64   |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln18_fu_133   |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|  select  | theta_clamped_fu_139 |    0    |    0    |    10   |
|----------|----------------------|---------|---------|---------|
|   read   |   tmp_4_read_fu_60   |    0    |    0    |    0    |
|          |   tmp_5_read_fu_66   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   write  |    grp_write_fu_72   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |       id_fu_105      |    0    |    0    |    0    |
|          |  trunc_ln154_fu_119  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |       iq_fu_109      |    0    |    0    |    0    |
|partselect|     tmp_3_fu_123     |    0    |    0    |    0    |
|          |       xa_fu_192      |    0    |    0    |    0    |
|          |      tmp_fu_206      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   zext   |   zext_ln20_fu_147   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln20_fu_152   |    0    |    0    |    0    |
|          |   sext_ln21_fu_155   |    0    |    0    |    0    |
|   sext   |   sext_ln23_fu_158   |    0    |    0    |    0    |
|          |   sext_ln24_fu_167   |    0    |    0    |    0    |
|          |   sext_ln31_fu_216   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     shl_ln_fu_219    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    12   |   204   |   224   |
|----------|----------------------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |
+-------+--------+--------+--------+
|cos_lut|    2   |    0   |    0   |
|sin_lut|    2   |    0   |    0   |
+-------+--------+--------+--------+
| Total |    4   |    0   |    0   |
+-------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| cos_lut_addr_reg_248|   10   |
|  cos_theta_reg_258  |   32   |
|   data_out_reg_322  |   64   |
|    id_cos_reg_292   |   63   |
|      id_reg_233     |   32   |
|    id_sin_reg_302   |   63   |
|    iq_cos_reg_297   |   63   |
|      iq_reg_238     |   32   |
|    iq_sin_reg_307   |   63   |
|  sext_ln20_reg_268  |   63   |
|  sext_ln21_reg_274  |   63   |
|  sext_ln23_reg_280  |   63   |
|  sext_ln24_reg_286  |   63   |
| sin_lut_addr_reg_253|   10   |
|  sin_theta_reg_263  |   32   |
|theta_clamped_reg_243|   10   |
|     tmp_reg_317     |   32   |
|      xa_reg_312     |   32   |
+---------------------+--------+
|        Total        |   790  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_72 |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_86 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_99 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_161    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_161    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_170    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_170    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_176    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_176    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_182    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_182    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   680  ||  17.468 ||    99   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |   204  |   224  |
|   Memory  |    4   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   17   |    -   |   99   |
|  Register |    -   |    -   |    -   |   790  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   12   |   17   |   994  |   323  |
+-----------+--------+--------+--------+--------+--------+
