// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version"

// DATE "05/12/2020 08:58:48"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module imm_PC (
	CLK,
	reset,
	Instr,
	Jump,
	Bzero,
	imm,
	PC);
input 	CLK;
input 	reset;
input 	[31:0] Instr;
input 	Jump;
input 	Bzero;
output 	[31:0] imm;
output 	[31:0] PC;

// Design Ports Information
// Instr[26]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[27]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[28]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[29]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[30]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[31]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// imm[0]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[2]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[3]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[4]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[5]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[6]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[7]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[8]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[9]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[10]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[11]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[12]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[13]	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[14]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[15]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[16]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[17]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[18]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[19]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[20]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[21]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[22]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[23]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[24]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[25]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[26]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[27]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[28]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[29]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[30]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imm[31]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[1]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[2]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[3]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[4]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[5]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[6]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[7]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[8]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[9]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[10]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[11]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[12]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[13]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[14]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[15]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[16]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[17]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[18]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[19]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[20]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[21]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[22]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[23]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[24]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[25]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[26]	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[27]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[28]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[29]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[30]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[31]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Instr[0]	=>  Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLK	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[2]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[3]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[4]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[5]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[6]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[7]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[8]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[9]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[10]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[11]	=>  Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[12]	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[13]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[14]	=>  Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[15]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Bzero	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Jump	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[16]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[17]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[18]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[19]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[20]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[21]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[22]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[23]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[24]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Instr[25]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("imm_PC_v.sdo");
// synopsys translate_on

wire \Add1~0_combout ;
wire \Add0~3_combout ;
wire \Add0~21_combout ;
wire \Add0~36_combout ;
wire \Add0~45_combout ;
wire \Add1~42_combout ;
wire \Add0~69_combout ;
wire \CLK~combout ;
wire \CLK~clkctrl_outclk ;
wire \imm[0]~reg0feeder_combout ;
wire \imm[0]~reg0_regout ;
wire \imm[1]~reg0feeder_combout ;
wire \imm[1]~reg0_regout ;
wire \imm[2]~reg0feeder_combout ;
wire \imm[2]~reg0_regout ;
wire \imm[3]~reg0feeder_combout ;
wire \imm[3]~reg0_regout ;
wire \imm[4]~reg0feeder_combout ;
wire \imm[4]~reg0_regout ;
wire \imm[5]~reg0feeder_combout ;
wire \imm[5]~reg0_regout ;
wire \imm[6]~reg0feeder_combout ;
wire \imm[6]~reg0_regout ;
wire \imm[7]~reg0_regout ;
wire \imm[8]~reg0feeder_combout ;
wire \imm[8]~reg0_regout ;
wire \imm[9]~reg0feeder_combout ;
wire \imm[9]~reg0_regout ;
wire \imm[10]~reg0feeder_combout ;
wire \imm[10]~reg0_regout ;
wire \imm[11]~reg0_regout ;
wire \imm[12]~reg0feeder_combout ;
wire \imm[12]~reg0_regout ;
wire \imm[13]~reg0feeder_combout ;
wire \imm[13]~reg0_regout ;
wire \imm[14]~reg0_regout ;
wire \imm[15]~reg0feeder_combout ;
wire \imm[15]~reg0_regout ;
wire \imm[16]~reg0feeder_combout ;
wire \imm[16]~reg0_regout ;
wire \imm[17]~reg0feeder_combout ;
wire \imm[17]~reg0_regout ;
wire \imm[18]~reg0feeder_combout ;
wire \imm[18]~reg0_regout ;
wire \imm[19]~reg0feeder_combout ;
wire \imm[19]~reg0_regout ;
wire \imm[20]~reg0feeder_combout ;
wire \imm[20]~reg0_regout ;
wire \imm[21]~reg0feeder_combout ;
wire \imm[21]~reg0_regout ;
wire \imm[22]~reg0feeder_combout ;
wire \imm[22]~reg0_regout ;
wire \imm[23]~reg0feeder_combout ;
wire \imm[23]~reg0_regout ;
wire \imm[24]~reg0feeder_combout ;
wire \imm[24]~reg0_regout ;
wire \imm[25]~reg0feeder_combout ;
wire \imm[25]~reg0_regout ;
wire \imm[26]~reg0feeder_combout ;
wire \imm[26]~reg0_regout ;
wire \imm[27]~reg0feeder_combout ;
wire \imm[27]~reg0_regout ;
wire \imm[28]~reg0feeder_combout ;
wire \imm[28]~reg0_regout ;
wire \imm[29]~reg0feeder_combout ;
wire \imm[29]~reg0_regout ;
wire \imm[30]~reg0feeder_combout ;
wire \imm[30]~reg0_regout ;
wire \imm[31]~reg0feeder_combout ;
wire \imm[31]~reg0_regout ;
wire \Add0~0_combout ;
wire \Bzero~combout ;
wire \Add0~2_combout ;
wire \Jump~combout ;
wire \PC[2]~reg0_regout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add0~5_combout ;
wire \PC[3]~reg0_regout ;
wire \Add0~1 ;
wire \Add0~4 ;
wire \Add0~6_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add0~8_combout ;
wire \PC[4]~reg0_regout ;
wire \reset~combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \Add0~7 ;
wire \Add0~9_combout ;
wire \Add0~11_combout ;
wire \PC[5]~reg0_regout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add0~10 ;
wire \Add0~12_combout ;
wire \Add0~14_combout ;
wire \PC[6]~reg0_regout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add0~13 ;
wire \Add0~15_combout ;
wire \Add0~17_combout ;
wire \PC[7]~reg0_regout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add0~16 ;
wire \Add0~18_combout ;
wire \Add0~20_combout ;
wire \PC[8]~reg0_regout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add0~23_combout ;
wire \PC[9]~reg0_regout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Add0~19 ;
wire \Add0~22 ;
wire \Add0~24_combout ;
wire \Add0~26_combout ;
wire \PC[10]~reg0_regout ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add0~25 ;
wire \Add0~27_combout ;
wire \Add0~29_combout ;
wire \PC[11]~reg0_regout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add0~28 ;
wire \Add0~30_combout ;
wire \Add0~32_combout ;
wire \PC[12]~reg0_regout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add0~31 ;
wire \Add0~33_combout ;
wire \Add0~35_combout ;
wire \PC[13]~reg0_regout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Add0~38_combout ;
wire \PC[14]~reg0_regout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add0~34 ;
wire \Add0~37 ;
wire \Add0~39_combout ;
wire \Add0~41_combout ;
wire \PC[15]~reg0_regout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add0~40 ;
wire \Add0~42_combout ;
wire \Add0~44_combout ;
wire \PC[16]~reg0_regout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add0~47_combout ;
wire \PC[17]~reg0_regout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Add0~43 ;
wire \Add0~46 ;
wire \Add0~48_combout ;
wire \Add0~50_combout ;
wire \PC[18]~reg0_regout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Add0~49 ;
wire \Add0~51_combout ;
wire \Add0~53_combout ;
wire \PC[19]~reg0_regout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \Add0~52 ;
wire \Add0~54_combout ;
wire \Add0~56_combout ;
wire \PC[20]~reg0_regout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \Add0~55 ;
wire \Add0~57_combout ;
wire \Add0~59_combout ;
wire \PC[21]~reg0_regout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add0~58 ;
wire \Add0~60_combout ;
wire \Add0~62_combout ;
wire \PC[22]~reg0_regout ;
wire \Add0~61 ;
wire \Add0~63_combout ;
wire \Add0~65_combout ;
wire \PC[23]~reg0_regout ;
wire \Add1~41 ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add0~64 ;
wire \Add0~66_combout ;
wire \Add0~68_combout ;
wire \PC[24]~reg0_regout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \Add0~71_combout ;
wire \PC[25]~reg0_regout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \Add0~67 ;
wire \Add0~70 ;
wire \Add0~72_combout ;
wire \Add0~74_combout ;
wire \PC[26]~reg0_regout ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \Add0~73 ;
wire \Add0~75_combout ;
wire \Add0~77_combout ;
wire \PC[27]~reg0_regout ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \Add0~76 ;
wire \Add0~78_combout ;
wire \Add0~80_combout ;
wire \PC~0_combout ;
wire \PC[28]~reg0_regout ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \Add0~79 ;
wire \Add0~81_combout ;
wire \Add0~83_combout ;
wire \PC[29]~reg0_regout ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \Add0~82 ;
wire \Add0~84_combout ;
wire \Add0~86_combout ;
wire \PC[30]~reg0_regout ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \Add0~85 ;
wire \Add0~87_combout ;
wire \Add0~89_combout ;
wire \PC[31]~reg0_regout ;
wire [31:0] \Instr~combout ;


// Location: LCCOMB_X8_Y12_N2
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (((\reset~combout  & \PC[2]~reg0_regout )))
// \Add1~1  = CARRY((\reset~combout  & \PC[2]~reg0_regout ))

	.dataa(\reset~combout ),
	.datab(\PC[2]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h7788;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N4
cycloneii_lcell_comb \Add0~3 (
// Equation(s):
// \Add0~3_combout  = (\Add1~2_combout  & ((\Instr~combout [1] & (\Add0~1  & VCC)) # (!\Instr~combout [1] & (!\Add0~1 )))) # (!\Add1~2_combout  & ((\Instr~combout [1] & (!\Add0~1 )) # (!\Instr~combout [1] & ((\Add0~1 ) # (GND)))))
// \Add0~4  = CARRY((\Add1~2_combout  & (!\Instr~combout [1] & !\Add0~1 )) # (!\Add1~2_combout  & ((!\Add0~1 ) # (!\Instr~combout [1]))))

	.dataa(\Add1~2_combout ),
	.datab(\Instr~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~3_combout ),
	.cout(\Add0~4 ));
// synopsys translate_off
defparam \Add0~3 .lut_mask = 16'h9617;
defparam \Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N16
cycloneii_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_combout  = (\Add1~14_combout  & ((\Instr~combout [7] & (\Add0~19  & VCC)) # (!\Instr~combout [7] & (!\Add0~19 )))) # (!\Add1~14_combout  & ((\Instr~combout [7] & (!\Add0~19 )) # (!\Instr~combout [7] & ((\Add0~19 ) # (GND)))))
// \Add0~22  = CARRY((\Add1~14_combout  & (!\Instr~combout [7] & !\Add0~19 )) # (!\Add1~14_combout  & ((!\Add0~19 ) # (!\Instr~combout [7]))))

	.dataa(\Add1~14_combout ),
	.datab(\Instr~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~21_combout ),
	.cout(\Add0~22 ));
// synopsys translate_off
defparam \Add0~21 .lut_mask = 16'h9617;
defparam \Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N26
cycloneii_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = ((\Add1~24_combout  $ (\Instr~combout [12] $ (!\Add0~34 )))) # (GND)
// \Add0~37  = CARRY((\Add1~24_combout  & ((\Instr~combout [12]) # (!\Add0~34 ))) # (!\Add1~24_combout  & (\Instr~combout [12] & !\Add0~34 )))

	.dataa(\Add1~24_combout ),
	.datab(\Instr~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~34 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'h698E;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N0
cycloneii_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_combout  = (\Instr~combout [15] & ((\Add1~30_combout  & (\Add0~43  & VCC)) # (!\Add1~30_combout  & (!\Add0~43 )))) # (!\Instr~combout [15] & ((\Add1~30_combout  & (!\Add0~43 )) # (!\Add1~30_combout  & ((\Add0~43 ) # (GND)))))
// \Add0~46  = CARRY((\Instr~combout [15] & (!\Add1~30_combout  & !\Add0~43 )) # (!\Instr~combout [15] & ((!\Add0~43 ) # (!\Add1~30_combout ))))

	.dataa(\Instr~combout [15]),
	.datab(\Add1~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~45_combout ),
	.cout(\Add0~46 ));
// synopsys translate_off
defparam \Add0~45 .lut_mask = 16'h9617;
defparam \Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N12
cycloneii_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (\Add1~41  & (((!\PC[23]~reg0_regout )) # (!\reset~combout ))) # (!\Add1~41  & (((\reset~combout  & \PC[23]~reg0_regout )) # (GND)))
// \Add1~43  = CARRY(((!\Add1~41 ) # (!\PC[23]~reg0_regout )) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\PC[23]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h787F;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N16
cycloneii_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_combout  = (\Add1~46_combout  & ((\Instr~combout [15] & (\Add0~67  & VCC)) # (!\Instr~combout [15] & (!\Add0~67 )))) # (!\Add1~46_combout  & ((\Instr~combout [15] & (!\Add0~67 )) # (!\Instr~combout [15] & ((\Add0~67 ) # (GND)))))
// \Add0~70  = CARRY((\Add1~46_combout  & (!\Instr~combout [15] & !\Add0~67 )) # (!\Add1~46_combout  & ((!\Add0~67 ) # (!\Instr~combout [15]))))

	.dataa(\Add1~46_combout ),
	.datab(\Instr~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~67 ),
	.combout(\Add0~69_combout ),
	.cout(\Add0~70 ));
// synopsys translate_off
defparam \Add0~69 .lut_mask = 16'h9617;
defparam \Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLK));
// synopsys translate_off
defparam \CLK~I .input_async_reset = "none";
defparam \CLK~I .input_power_up = "low";
defparam \CLK~I .input_register_mode = "none";
defparam \CLK~I .input_sync_reset = "none";
defparam \CLK~I .oe_async_reset = "none";
defparam \CLK~I .oe_power_up = "low";
defparam \CLK~I .oe_register_mode = "none";
defparam \CLK~I .oe_sync_reset = "none";
defparam \CLK~I .operation_mode = "input";
defparam \CLK~I .output_async_reset = "none";
defparam \CLK~I .output_power_up = "low";
defparam \CLK~I .output_register_mode = "none";
defparam \CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLK~clkctrl .clock_type = "global clock";
defparam \CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[0]));
// synopsys translate_off
defparam \Instr[0]~I .input_async_reset = "none";
defparam \Instr[0]~I .input_power_up = "low";
defparam \Instr[0]~I .input_register_mode = "none";
defparam \Instr[0]~I .input_sync_reset = "none";
defparam \Instr[0]~I .oe_async_reset = "none";
defparam \Instr[0]~I .oe_power_up = "low";
defparam \Instr[0]~I .oe_register_mode = "none";
defparam \Instr[0]~I .oe_sync_reset = "none";
defparam \Instr[0]~I .operation_mode = "input";
defparam \Instr[0]~I .output_async_reset = "none";
defparam \Instr[0]~I .output_power_up = "low";
defparam \Instr[0]~I .output_register_mode = "none";
defparam \Instr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N20
cycloneii_lcell_comb \imm[0]~reg0feeder (
// Equation(s):
// \imm[0]~reg0feeder_combout  = \Instr~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [0]),
	.cin(gnd),
	.combout(\imm[0]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[0]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[0]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N21
cycloneii_lcell_ff \imm[0]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[0]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[0]~reg0_regout ));

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[1]));
// synopsys translate_off
defparam \Instr[1]~I .input_async_reset = "none";
defparam \Instr[1]~I .input_power_up = "low";
defparam \Instr[1]~I .input_register_mode = "none";
defparam \Instr[1]~I .input_sync_reset = "none";
defparam \Instr[1]~I .oe_async_reset = "none";
defparam \Instr[1]~I .oe_power_up = "low";
defparam \Instr[1]~I .oe_register_mode = "none";
defparam \Instr[1]~I .oe_sync_reset = "none";
defparam \Instr[1]~I .operation_mode = "input";
defparam \Instr[1]~I .output_async_reset = "none";
defparam \Instr[1]~I .output_power_up = "low";
defparam \Instr[1]~I .output_register_mode = "none";
defparam \Instr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N26
cycloneii_lcell_comb \imm[1]~reg0feeder (
// Equation(s):
// \imm[1]~reg0feeder_combout  = \Instr~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Instr~combout [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\imm[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[1]~reg0feeder .lut_mask = 16'hF0F0;
defparam \imm[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N27
cycloneii_lcell_ff \imm[1]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[1]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[1]~reg0_regout ));

// Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[2]));
// synopsys translate_off
defparam \Instr[2]~I .input_async_reset = "none";
defparam \Instr[2]~I .input_power_up = "low";
defparam \Instr[2]~I .input_register_mode = "none";
defparam \Instr[2]~I .input_sync_reset = "none";
defparam \Instr[2]~I .oe_async_reset = "none";
defparam \Instr[2]~I .oe_power_up = "low";
defparam \Instr[2]~I .oe_register_mode = "none";
defparam \Instr[2]~I .oe_sync_reset = "none";
defparam \Instr[2]~I .operation_mode = "input";
defparam \Instr[2]~I .output_async_reset = "none";
defparam \Instr[2]~I .output_power_up = "low";
defparam \Instr[2]~I .output_register_mode = "none";
defparam \Instr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N24
cycloneii_lcell_comb \imm[2]~reg0feeder (
// Equation(s):
// \imm[2]~reg0feeder_combout  = \Instr~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [2]),
	.cin(gnd),
	.combout(\imm[2]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[2]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[2]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N25
cycloneii_lcell_ff \imm[2]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[2]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[2]~reg0_regout ));

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[3]));
// synopsys translate_off
defparam \Instr[3]~I .input_async_reset = "none";
defparam \Instr[3]~I .input_power_up = "low";
defparam \Instr[3]~I .input_register_mode = "none";
defparam \Instr[3]~I .input_sync_reset = "none";
defparam \Instr[3]~I .oe_async_reset = "none";
defparam \Instr[3]~I .oe_power_up = "low";
defparam \Instr[3]~I .oe_register_mode = "none";
defparam \Instr[3]~I .oe_sync_reset = "none";
defparam \Instr[3]~I .operation_mode = "input";
defparam \Instr[3]~I .output_async_reset = "none";
defparam \Instr[3]~I .output_power_up = "low";
defparam \Instr[3]~I .output_register_mode = "none";
defparam \Instr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N22
cycloneii_lcell_comb \imm[3]~reg0feeder (
// Equation(s):
// \imm[3]~reg0feeder_combout  = \Instr~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Instr~combout [3]),
	.datad(vcc),
	.cin(gnd),
	.combout(\imm[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[3]~reg0feeder .lut_mask = 16'hF0F0;
defparam \imm[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N23
cycloneii_lcell_ff \imm[3]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[3]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[3]~reg0_regout ));

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[4]));
// synopsys translate_off
defparam \Instr[4]~I .input_async_reset = "none";
defparam \Instr[4]~I .input_power_up = "low";
defparam \Instr[4]~I .input_register_mode = "none";
defparam \Instr[4]~I .input_sync_reset = "none";
defparam \Instr[4]~I .oe_async_reset = "none";
defparam \Instr[4]~I .oe_power_up = "low";
defparam \Instr[4]~I .oe_register_mode = "none";
defparam \Instr[4]~I .oe_sync_reset = "none";
defparam \Instr[4]~I .operation_mode = "input";
defparam \Instr[4]~I .output_async_reset = "none";
defparam \Instr[4]~I .output_power_up = "low";
defparam \Instr[4]~I .output_register_mode = "none";
defparam \Instr[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N0
cycloneii_lcell_comb \imm[4]~reg0feeder (
// Equation(s):
// \imm[4]~reg0feeder_combout  = \Instr~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Instr~combout [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\imm[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[4]~reg0feeder .lut_mask = 16'hF0F0;
defparam \imm[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N1
cycloneii_lcell_ff \imm[4]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[4]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[4]~reg0_regout ));

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[5]));
// synopsys translate_off
defparam \Instr[5]~I .input_async_reset = "none";
defparam \Instr[5]~I .input_power_up = "low";
defparam \Instr[5]~I .input_register_mode = "none";
defparam \Instr[5]~I .input_sync_reset = "none";
defparam \Instr[5]~I .oe_async_reset = "none";
defparam \Instr[5]~I .oe_power_up = "low";
defparam \Instr[5]~I .oe_register_mode = "none";
defparam \Instr[5]~I .oe_sync_reset = "none";
defparam \Instr[5]~I .operation_mode = "input";
defparam \Instr[5]~I .output_async_reset = "none";
defparam \Instr[5]~I .output_power_up = "low";
defparam \Instr[5]~I .output_register_mode = "none";
defparam \Instr[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N18
cycloneii_lcell_comb \imm[5]~reg0feeder (
// Equation(s):
// \imm[5]~reg0feeder_combout  = \Instr~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Instr~combout [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\imm[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[5]~reg0feeder .lut_mask = 16'hF0F0;
defparam \imm[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N19
cycloneii_lcell_ff \imm[5]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[5]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[5]~reg0_regout ));

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[6]));
// synopsys translate_off
defparam \Instr[6]~I .input_async_reset = "none";
defparam \Instr[6]~I .input_power_up = "low";
defparam \Instr[6]~I .input_register_mode = "none";
defparam \Instr[6]~I .input_sync_reset = "none";
defparam \Instr[6]~I .oe_async_reset = "none";
defparam \Instr[6]~I .oe_power_up = "low";
defparam \Instr[6]~I .oe_register_mode = "none";
defparam \Instr[6]~I .oe_sync_reset = "none";
defparam \Instr[6]~I .operation_mode = "input";
defparam \Instr[6]~I .output_async_reset = "none";
defparam \Instr[6]~I .output_power_up = "low";
defparam \Instr[6]~I .output_register_mode = "none";
defparam \Instr[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N28
cycloneii_lcell_comb \imm[6]~reg0feeder (
// Equation(s):
// \imm[6]~reg0feeder_combout  = \Instr~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Instr~combout [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\imm[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[6]~reg0feeder .lut_mask = 16'hF0F0;
defparam \imm[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N29
cycloneii_lcell_ff \imm[6]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[6]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[6]~reg0_regout ));

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[7]));
// synopsys translate_off
defparam \Instr[7]~I .input_async_reset = "none";
defparam \Instr[7]~I .input_power_up = "low";
defparam \Instr[7]~I .input_register_mode = "none";
defparam \Instr[7]~I .input_sync_reset = "none";
defparam \Instr[7]~I .oe_async_reset = "none";
defparam \Instr[7]~I .oe_power_up = "low";
defparam \Instr[7]~I .oe_register_mode = "none";
defparam \Instr[7]~I .oe_sync_reset = "none";
defparam \Instr[7]~I .operation_mode = "input";
defparam \Instr[7]~I .output_async_reset = "none";
defparam \Instr[7]~I .output_power_up = "low";
defparam \Instr[7]~I .output_register_mode = "none";
defparam \Instr[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X13_Y12_N1
cycloneii_lcell_ff \imm[7]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Instr~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[7]~reg0_regout ));

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[8]));
// synopsys translate_off
defparam \Instr[8]~I .input_async_reset = "none";
defparam \Instr[8]~I .input_power_up = "low";
defparam \Instr[8]~I .input_register_mode = "none";
defparam \Instr[8]~I .input_sync_reset = "none";
defparam \Instr[8]~I .oe_async_reset = "none";
defparam \Instr[8]~I .oe_power_up = "low";
defparam \Instr[8]~I .oe_register_mode = "none";
defparam \Instr[8]~I .oe_sync_reset = "none";
defparam \Instr[8]~I .operation_mode = "input";
defparam \Instr[8]~I .output_async_reset = "none";
defparam \Instr[8]~I .output_power_up = "low";
defparam \Instr[8]~I .output_register_mode = "none";
defparam \Instr[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X13_Y12_N18
cycloneii_lcell_comb \imm[8]~reg0feeder (
// Equation(s):
// \imm[8]~reg0feeder_combout  = \Instr~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [8]),
	.cin(gnd),
	.combout(\imm[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X13_Y12_N19
cycloneii_lcell_ff \imm[8]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[8]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[8]~reg0_regout ));

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[9]));
// synopsys translate_off
defparam \Instr[9]~I .input_async_reset = "none";
defparam \Instr[9]~I .input_power_up = "low";
defparam \Instr[9]~I .input_register_mode = "none";
defparam \Instr[9]~I .input_sync_reset = "none";
defparam \Instr[9]~I .oe_async_reset = "none";
defparam \Instr[9]~I .oe_power_up = "low";
defparam \Instr[9]~I .oe_register_mode = "none";
defparam \Instr[9]~I .oe_sync_reset = "none";
defparam \Instr[9]~I .operation_mode = "input";
defparam \Instr[9]~I .output_async_reset = "none";
defparam \Instr[9]~I .output_power_up = "low";
defparam \Instr[9]~I .output_register_mode = "none";
defparam \Instr[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N0
cycloneii_lcell_comb \imm[9]~reg0feeder (
// Equation(s):
// \imm[9]~reg0feeder_combout  = \Instr~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [9]),
	.cin(gnd),
	.combout(\imm[9]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[9]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[9]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y12_N1
cycloneii_lcell_ff \imm[9]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[9]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[9]~reg0_regout ));

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[10]));
// synopsys translate_off
defparam \Instr[10]~I .input_async_reset = "none";
defparam \Instr[10]~I .input_power_up = "low";
defparam \Instr[10]~I .input_register_mode = "none";
defparam \Instr[10]~I .input_sync_reset = "none";
defparam \Instr[10]~I .oe_async_reset = "none";
defparam \Instr[10]~I .oe_power_up = "low";
defparam \Instr[10]~I .oe_register_mode = "none";
defparam \Instr[10]~I .oe_sync_reset = "none";
defparam \Instr[10]~I .operation_mode = "input";
defparam \Instr[10]~I .output_async_reset = "none";
defparam \Instr[10]~I .output_power_up = "low";
defparam \Instr[10]~I .output_register_mode = "none";
defparam \Instr[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N22
cycloneii_lcell_comb \imm[10]~reg0feeder (
// Equation(s):
// \imm[10]~reg0feeder_combout  = \Instr~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(\Instr~combout [10]),
	.datad(vcc),
	.cin(gnd),
	.combout(\imm[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[10]~reg0feeder .lut_mask = 16'hF0F0;
defparam \imm[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N23
cycloneii_lcell_ff \imm[10]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[10]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[10]~reg0_regout ));

// Location: PIN_H15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[11]));
// synopsys translate_off
defparam \Instr[11]~I .input_async_reset = "none";
defparam \Instr[11]~I .input_power_up = "low";
defparam \Instr[11]~I .input_register_mode = "none";
defparam \Instr[11]~I .input_sync_reset = "none";
defparam \Instr[11]~I .oe_async_reset = "none";
defparam \Instr[11]~I .oe_power_up = "low";
defparam \Instr[11]~I .oe_register_mode = "none";
defparam \Instr[11]~I .oe_sync_reset = "none";
defparam \Instr[11]~I .operation_mode = "input";
defparam \Instr[11]~I .output_async_reset = "none";
defparam \Instr[11]~I .output_power_up = "low";
defparam \Instr[11]~I .output_register_mode = "none";
defparam \Instr[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X7_Y12_N27
cycloneii_lcell_ff \imm[11]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Instr~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[11]~reg0_regout ));

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[12]));
// synopsys translate_off
defparam \Instr[12]~I .input_async_reset = "none";
defparam \Instr[12]~I .input_power_up = "low";
defparam \Instr[12]~I .input_register_mode = "none";
defparam \Instr[12]~I .input_sync_reset = "none";
defparam \Instr[12]~I .oe_async_reset = "none";
defparam \Instr[12]~I .oe_power_up = "low";
defparam \Instr[12]~I .oe_register_mode = "none";
defparam \Instr[12]~I .oe_sync_reset = "none";
defparam \Instr[12]~I .operation_mode = "input";
defparam \Instr[12]~I .output_async_reset = "none";
defparam \Instr[12]~I .output_power_up = "low";
defparam \Instr[12]~I .output_register_mode = "none";
defparam \Instr[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N28
cycloneii_lcell_comb \imm[12]~reg0feeder (
// Equation(s):
// \imm[12]~reg0feeder_combout  = \Instr~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [12]),
	.cin(gnd),
	.combout(\imm[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N29
cycloneii_lcell_ff \imm[12]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[12]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[12]~reg0_regout ));

// Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[13]));
// synopsys translate_off
defparam \Instr[13]~I .input_async_reset = "none";
defparam \Instr[13]~I .input_power_up = "low";
defparam \Instr[13]~I .input_register_mode = "none";
defparam \Instr[13]~I .input_sync_reset = "none";
defparam \Instr[13]~I .oe_async_reset = "none";
defparam \Instr[13]~I .oe_power_up = "low";
defparam \Instr[13]~I .oe_register_mode = "none";
defparam \Instr[13]~I .oe_sync_reset = "none";
defparam \Instr[13]~I .operation_mode = "input";
defparam \Instr[13]~I .output_async_reset = "none";
defparam \Instr[13]~I .output_power_up = "low";
defparam \Instr[13]~I .output_register_mode = "none";
defparam \Instr[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N6
cycloneii_lcell_comb \imm[13]~reg0feeder (
// Equation(s):
// \imm[13]~reg0feeder_combout  = \Instr~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [13]),
	.cin(gnd),
	.combout(\imm[13]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[13]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[13]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y12_N7
cycloneii_lcell_ff \imm[13]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[13]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[13]~reg0_regout ));

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[14]));
// synopsys translate_off
defparam \Instr[14]~I .input_async_reset = "none";
defparam \Instr[14]~I .input_power_up = "low";
defparam \Instr[14]~I .input_register_mode = "none";
defparam \Instr[14]~I .input_sync_reset = "none";
defparam \Instr[14]~I .oe_async_reset = "none";
defparam \Instr[14]~I .oe_power_up = "low";
defparam \Instr[14]~I .oe_register_mode = "none";
defparam \Instr[14]~I .oe_sync_reset = "none";
defparam \Instr[14]~I .operation_mode = "input";
defparam \Instr[14]~I .output_async_reset = "none";
defparam \Instr[14]~I .output_power_up = "low";
defparam \Instr[14]~I .output_register_mode = "none";
defparam \Instr[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X2_Y12_N17
cycloneii_lcell_ff \imm[14]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\Instr~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[14]~reg0_regout ));

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[15]));
// synopsys translate_off
defparam \Instr[15]~I .input_async_reset = "none";
defparam \Instr[15]~I .input_power_up = "low";
defparam \Instr[15]~I .input_register_mode = "none";
defparam \Instr[15]~I .input_sync_reset = "none";
defparam \Instr[15]~I .oe_async_reset = "none";
defparam \Instr[15]~I .oe_power_up = "low";
defparam \Instr[15]~I .oe_register_mode = "none";
defparam \Instr[15]~I .oe_sync_reset = "none";
defparam \Instr[15]~I .operation_mode = "input";
defparam \Instr[15]~I .output_async_reset = "none";
defparam \Instr[15]~I .output_power_up = "low";
defparam \Instr[15]~I .output_register_mode = "none";
defparam \Instr[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y2_N28
cycloneii_lcell_comb \imm[15]~reg0feeder (
// Equation(s):
// \imm[15]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N29
cycloneii_lcell_ff \imm[15]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[15]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[15]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N30
cycloneii_lcell_comb \imm[16]~reg0feeder (
// Equation(s):
// \imm[16]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[16]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[16]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[16]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N31
cycloneii_lcell_ff \imm[16]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[16]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[16]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N16
cycloneii_lcell_comb \imm[17]~reg0feeder (
// Equation(s):
// \imm[17]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[17]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[17]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[17]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N17
cycloneii_lcell_ff \imm[17]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[17]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[17]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N26
cycloneii_lcell_comb \imm[18]~reg0feeder (
// Equation(s):
// \imm[18]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[18]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[18]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[18]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N27
cycloneii_lcell_ff \imm[18]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[18]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[18]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N0
cycloneii_lcell_comb \imm[19]~reg0feeder (
// Equation(s):
// \imm[19]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[19]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[19]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[19]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N1
cycloneii_lcell_ff \imm[19]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[19]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[19]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N22
cycloneii_lcell_comb \imm[20]~reg0feeder (
// Equation(s):
// \imm[20]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[20]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N23
cycloneii_lcell_ff \imm[20]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[20]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[20]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N24
cycloneii_lcell_comb \imm[21]~reg0feeder (
// Equation(s):
// \imm[21]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[21]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[21]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[21]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N25
cycloneii_lcell_ff \imm[21]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[21]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[21]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N14
cycloneii_lcell_comb \imm[22]~reg0feeder (
// Equation(s):
// \imm[22]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[22]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[22]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[22]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N15
cycloneii_lcell_ff \imm[22]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[22]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[22]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N20
cycloneii_lcell_comb \imm[23]~reg0feeder (
// Equation(s):
// \imm[23]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[23]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[23]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[23]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N21
cycloneii_lcell_ff \imm[23]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[23]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[23]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N2
cycloneii_lcell_comb \imm[24]~reg0feeder (
// Equation(s):
// \imm[24]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[24]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[24]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[24]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N3
cycloneii_lcell_ff \imm[24]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[24]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[24]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N4
cycloneii_lcell_comb \imm[25]~reg0feeder (
// Equation(s):
// \imm[25]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[25]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N5
cycloneii_lcell_ff \imm[25]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[25]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[25]~reg0_regout ));

// Location: LCCOMB_X4_Y2_N20
cycloneii_lcell_comb \imm[26]~reg0feeder (
// Equation(s):
// \imm[26]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[26]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y2_N21
cycloneii_lcell_ff \imm[26]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[26]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[26]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N18
cycloneii_lcell_comb \imm[27]~reg0feeder (
// Equation(s):
// \imm[27]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[27]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[27]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[27]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N19
cycloneii_lcell_ff \imm[27]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[27]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[27]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N8
cycloneii_lcell_comb \imm[28]~reg0feeder (
// Equation(s):
// \imm[28]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[28]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[28]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[28]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N9
cycloneii_lcell_ff \imm[28]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[28]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[28]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N6
cycloneii_lcell_comb \imm[29]~reg0feeder (
// Equation(s):
// \imm[29]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[29]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[29]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[29]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N7
cycloneii_lcell_ff \imm[29]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[29]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[29]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N12
cycloneii_lcell_comb \imm[30]~reg0feeder (
// Equation(s):
// \imm[30]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[30]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[30]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[30]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N13
cycloneii_lcell_ff \imm[30]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[30]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[30]~reg0_regout ));

// Location: LCCOMB_X1_Y2_N10
cycloneii_lcell_comb \imm[31]~reg0feeder (
// Equation(s):
// \imm[31]~reg0feeder_combout  = \Instr~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\Instr~combout [15]),
	.cin(gnd),
	.combout(\imm[31]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \imm[31]~reg0feeder .lut_mask = 16'hFF00;
defparam \imm[31]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y2_N11
cycloneii_lcell_ff \imm[31]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\imm[31]~reg0feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\imm[31]~reg0_regout ));

// Location: LCCOMB_X7_Y12_N2
cycloneii_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = (\Add1~0_combout  & (\Instr~combout [0] $ (VCC))) # (!\Add1~0_combout  & (\Instr~combout [0] & VCC))
// \Add0~1  = CARRY((\Add1~0_combout  & \Instr~combout [0]))

	.dataa(\Add1~0_combout ),
	.datab(\Instr~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h6688;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Bzero~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Bzero~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Bzero));
// synopsys translate_off
defparam \Bzero~I .input_async_reset = "none";
defparam \Bzero~I .input_power_up = "low";
defparam \Bzero~I .input_register_mode = "none";
defparam \Bzero~I .input_sync_reset = "none";
defparam \Bzero~I .oe_async_reset = "none";
defparam \Bzero~I .oe_power_up = "low";
defparam \Bzero~I .oe_register_mode = "none";
defparam \Bzero~I .oe_sync_reset = "none";
defparam \Bzero~I .operation_mode = "input";
defparam \Bzero~I .output_async_reset = "none";
defparam \Bzero~I .output_power_up = "low";
defparam \Bzero~I .output_register_mode = "none";
defparam \Bzero~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N12
cycloneii_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\Bzero~combout  & ((\Add0~0_combout ))) # (!\Bzero~combout  & (\Add1~0_combout ))

	.dataa(\Add1~0_combout ),
	.datab(\Add0~0_combout ),
	.datac(vcc),
	.datad(\Bzero~combout ),
	.cin(gnd),
	.combout(\Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'hCCAA;
defparam \Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Jump~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Jump~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Jump));
// synopsys translate_off
defparam \Jump~I .input_async_reset = "none";
defparam \Jump~I .input_power_up = "low";
defparam \Jump~I .input_register_mode = "none";
defparam \Jump~I .input_sync_reset = "none";
defparam \Jump~I .oe_async_reset = "none";
defparam \Jump~I .oe_power_up = "low";
defparam \Jump~I .oe_register_mode = "none";
defparam \Jump~I .oe_sync_reset = "none";
defparam \Jump~I .operation_mode = "input";
defparam \Jump~I .output_async_reset = "none";
defparam \Jump~I .output_power_up = "low";
defparam \Jump~I .output_register_mode = "none";
defparam \Jump~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X9_Y12_N13
cycloneii_lcell_ff \PC[2]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~2_combout ),
	.sdata(\Instr~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[2]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N4
cycloneii_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (\Add1~1  & (((!\PC[3]~reg0_regout )) # (!\reset~combout ))) # (!\Add1~1  & (((\reset~combout  & \PC[3]~reg0_regout )) # (GND)))
// \Add1~3  = CARRY(((!\Add1~1 ) # (!\PC[3]~reg0_regout )) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\PC[3]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h787F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N10
cycloneii_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_combout  = (\Bzero~combout  & (\Add0~3_combout )) # (!\Bzero~combout  & ((\Add1~2_combout )))

	.dataa(\Add0~3_combout ),
	.datab(\Add1~2_combout ),
	.datac(vcc),
	.datad(\Bzero~combout ),
	.cin(gnd),
	.combout(\Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~5 .lut_mask = 16'hAACC;
defparam \Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N11
cycloneii_lcell_ff \PC[3]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~5_combout ),
	.sdata(\Instr~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[3]~reg0_regout ));

// Location: LCCOMB_X7_Y12_N6
cycloneii_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = ((\Add1~4_combout  $ (\Instr~combout [2] $ (!\Add0~4 )))) # (GND)
// \Add0~7  = CARRY((\Add1~4_combout  & ((\Instr~combout [2]) # (!\Add0~4 ))) # (!\Add1~4_combout  & (\Instr~combout [2] & !\Add0~4 )))

	.dataa(\Add1~4_combout ),
	.datab(\Instr~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~4 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h698E;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N6
cycloneii_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\Add1~3  & (\reset~combout  & (\PC[4]~reg0_regout  & VCC))) # (!\Add1~3  & ((((\reset~combout  & \PC[4]~reg0_regout )))))
// \Add1~5  = CARRY((\reset~combout  & (\PC[4]~reg0_regout  & !\Add1~3 )))

	.dataa(\reset~combout ),
	.datab(\PC[4]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'h8708;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N0
cycloneii_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\Bzero~combout  & (\Add0~6_combout )) # (!\Bzero~combout  & ((\Add1~4_combout )))

	.dataa(\Bzero~combout ),
	.datab(\Add0~6_combout ),
	.datac(vcc),
	.datad(\Add1~4_combout ),
	.cin(gnd),
	.combout(\Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hDD88;
defparam \Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y12_N1
cycloneii_lcell_ff \PC[4]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~8_combout ),
	.sdata(\Instr~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[4]~reg0_regout ));

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X8_Y12_N8
cycloneii_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (\Add1~5  & (((!\reset~combout )) # (!\PC[5]~reg0_regout ))) # (!\Add1~5  & (((\PC[5]~reg0_regout  & \reset~combout )) # (GND)))
// \Add1~7  = CARRY(((!\Add1~5 ) # (!\reset~combout )) # (!\PC[5]~reg0_regout ))

	.dataa(\PC[5]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h787F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N8
cycloneii_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_combout  = (\Instr~combout [3] & ((\Add1~6_combout  & (\Add0~7  & VCC)) # (!\Add1~6_combout  & (!\Add0~7 )))) # (!\Instr~combout [3] & ((\Add1~6_combout  & (!\Add0~7 )) # (!\Add1~6_combout  & ((\Add0~7 ) # (GND)))))
// \Add0~10  = CARRY((\Instr~combout [3] & (!\Add1~6_combout  & !\Add0~7 )) # (!\Instr~combout [3] & ((!\Add0~7 ) # (!\Add1~6_combout ))))

	.dataa(\Instr~combout [3]),
	.datab(\Add1~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~9_combout ),
	.cout(\Add0~10 ));
// synopsys translate_off
defparam \Add0~9 .lut_mask = 16'h9617;
defparam \Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N4
cycloneii_lcell_comb \Add0~11 (
// Equation(s):
// \Add0~11_combout  = (\Bzero~combout  & ((\Add0~9_combout ))) # (!\Bzero~combout  & (\Add1~6_combout ))

	.dataa(\Add1~6_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~9_combout ),
	.cin(gnd),
	.combout(\Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~11 .lut_mask = 16'hEE22;
defparam \Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N5
cycloneii_lcell_ff \PC[5]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~11_combout ),
	.sdata(\Instr~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[5]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N10
cycloneii_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\Add1~7  & (\reset~combout  & (\PC[6]~reg0_regout  & VCC))) # (!\Add1~7  & ((((\reset~combout  & \PC[6]~reg0_regout )))))
// \Add1~9  = CARRY((\reset~combout  & (\PC[6]~reg0_regout  & !\Add1~7 )))

	.dataa(\reset~combout ),
	.datab(\PC[6]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'h8708;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N10
cycloneii_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = ((\Instr~combout [4] $ (\Add1~8_combout  $ (!\Add0~10 )))) # (GND)
// \Add0~13  = CARRY((\Instr~combout [4] & ((\Add1~8_combout ) # (!\Add0~10 ))) # (!\Instr~combout [4] & (\Add1~8_combout  & !\Add0~10 )))

	.dataa(\Instr~combout [4]),
	.datab(\Add1~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~10 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'h698E;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N14
cycloneii_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\Bzero~combout  & ((\Add0~12_combout ))) # (!\Bzero~combout  & (\Add1~8_combout ))

	.dataa(\Add1~8_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'hEE22;
defparam \Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N15
cycloneii_lcell_ff \PC[6]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~14_combout ),
	.sdata(\Instr~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[6]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N12
cycloneii_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (\Add1~9  & (((!\PC[7]~reg0_regout )) # (!\reset~combout ))) # (!\Add1~9  & (((\reset~combout  & \PC[7]~reg0_regout )) # (GND)))
// \Add1~11  = CARRY(((!\Add1~9 ) # (!\PC[7]~reg0_regout )) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\PC[7]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h787F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N12
cycloneii_lcell_comb \Add0~15 (
// Equation(s):
// \Add0~15_combout  = (\Instr~combout [5] & ((\Add1~10_combout  & (\Add0~13  & VCC)) # (!\Add1~10_combout  & (!\Add0~13 )))) # (!\Instr~combout [5] & ((\Add1~10_combout  & (!\Add0~13 )) # (!\Add1~10_combout  & ((\Add0~13 ) # (GND)))))
// \Add0~16  = CARRY((\Instr~combout [5] & (!\Add1~10_combout  & !\Add0~13 )) # (!\Instr~combout [5] & ((!\Add0~13 ) # (!\Add1~10_combout ))))

	.dataa(\Instr~combout [5]),
	.datab(\Add1~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~15_combout ),
	.cout(\Add0~16 ));
// synopsys translate_off
defparam \Add0~15 .lut_mask = 16'h9617;
defparam \Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N20
cycloneii_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_combout  = (\Bzero~combout  & ((\Add0~15_combout ))) # (!\Bzero~combout  & (\Add1~10_combout ))

	.dataa(\Add1~10_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~15_combout ),
	.cin(gnd),
	.combout(\Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~17 .lut_mask = 16'hEE22;
defparam \Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N21
cycloneii_lcell_ff \PC[7]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~17_combout ),
	.sdata(\Instr~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[7]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N14
cycloneii_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\Add1~11  & (\reset~combout  & (\PC[8]~reg0_regout  & VCC))) # (!\Add1~11  & ((((\reset~combout  & \PC[8]~reg0_regout )))))
// \Add1~13  = CARRY((\reset~combout  & (\PC[8]~reg0_regout  & !\Add1~11 )))

	.dataa(\reset~combout ),
	.datab(\PC[8]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'h8708;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N14
cycloneii_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = ((\Instr~combout [6] $ (\Add1~12_combout  $ (!\Add0~16 )))) # (GND)
// \Add0~19  = CARRY((\Instr~combout [6] & ((\Add1~12_combout ) # (!\Add0~16 ))) # (!\Instr~combout [6] & (\Add1~12_combout  & !\Add0~16 )))

	.dataa(\Instr~combout [6]),
	.datab(\Add1~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~16 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h698E;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N30
cycloneii_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\Bzero~combout  & ((\Add0~18_combout ))) # (!\Bzero~combout  & (\Add1~12_combout ))

	.dataa(\Add1~12_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hEE22;
defparam \Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N31
cycloneii_lcell_ff \PC[8]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~20_combout ),
	.sdata(\Instr~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[8]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N16
cycloneii_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (\Add1~13  & (((!\reset~combout )) # (!\PC[9]~reg0_regout ))) # (!\Add1~13  & (((\PC[9]~reg0_regout  & \reset~combout )) # (GND)))
// \Add1~15  = CARRY(((!\Add1~13 ) # (!\reset~combout )) # (!\PC[9]~reg0_regout ))

	.dataa(\PC[9]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h787F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N16
cycloneii_lcell_comb \Add0~23 (
// Equation(s):
// \Add0~23_combout  = (\Bzero~combout  & (\Add0~21_combout )) # (!\Bzero~combout  & ((\Add1~14_combout )))

	.dataa(\Add0~21_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add1~14_combout ),
	.cin(gnd),
	.combout(\Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~23 .lut_mask = 16'hBB88;
defparam \Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N17
cycloneii_lcell_ff \PC[9]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~23_combout ),
	.sdata(\Instr~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[9]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N18
cycloneii_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (\Add1~15  & (\PC[10]~reg0_regout  & (\reset~combout  & VCC))) # (!\Add1~15  & ((((\PC[10]~reg0_regout  & \reset~combout )))))
// \Add1~17  = CARRY((\PC[10]~reg0_regout  & (\reset~combout  & !\Add1~15 )))

	.dataa(\PC[10]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'h8708;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N18
cycloneii_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = ((\Instr~combout [8] $ (\Add1~16_combout  $ (!\Add0~22 )))) # (GND)
// \Add0~25  = CARRY((\Instr~combout [8] & ((\Add1~16_combout ) # (!\Add0~22 ))) # (!\Instr~combout [8] & (\Add1~16_combout  & !\Add0~22 )))

	.dataa(\Instr~combout [8]),
	.datab(\Add1~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~22 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'h698E;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N2
cycloneii_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\Bzero~combout  & ((\Add0~24_combout ))) # (!\Bzero~combout  & (\Add1~16_combout ))

	.dataa(\Bzero~combout ),
	.datab(\Add1~16_combout ),
	.datac(vcc),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'hEE44;
defparam \Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N3
cycloneii_lcell_ff \PC[10]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~26_combout ),
	.sdata(\Instr~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[10]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N20
cycloneii_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (\Add1~17  & (((!\PC[11]~reg0_regout )) # (!\reset~combout ))) # (!\Add1~17  & (((\reset~combout  & \PC[11]~reg0_regout )) # (GND)))
// \Add1~19  = CARRY(((!\Add1~17 ) # (!\PC[11]~reg0_regout )) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\PC[11]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h787F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N20
cycloneii_lcell_comb \Add0~27 (
// Equation(s):
// \Add0~27_combout  = (\Instr~combout [9] & ((\Add1~18_combout  & (\Add0~25  & VCC)) # (!\Add1~18_combout  & (!\Add0~25 )))) # (!\Instr~combout [9] & ((\Add1~18_combout  & (!\Add0~25 )) # (!\Add1~18_combout  & ((\Add0~25 ) # (GND)))))
// \Add0~28  = CARRY((\Instr~combout [9] & (!\Add1~18_combout  & !\Add0~25 )) # (!\Instr~combout [9] & ((!\Add0~25 ) # (!\Add1~18_combout ))))

	.dataa(\Instr~combout [9]),
	.datab(\Add1~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~27_combout ),
	.cout(\Add0~28 ));
// synopsys translate_off
defparam \Add0~27 .lut_mask = 16'h9617;
defparam \Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y12_N8
cycloneii_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_combout  = (\Bzero~combout  & ((\Add0~27_combout ))) # (!\Bzero~combout  & (\Add1~18_combout ))

	.dataa(\Add1~18_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~27_combout ),
	.cin(gnd),
	.combout(\Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~29 .lut_mask = 16'hEE22;
defparam \Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y12_N9
cycloneii_lcell_ff \PC[11]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~29_combout ),
	.sdata(\Instr~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[11]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N22
cycloneii_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\Add1~19  & (\PC[12]~reg0_regout  & (\reset~combout  & VCC))) # (!\Add1~19  & ((((\PC[12]~reg0_regout  & \reset~combout )))))
// \Add1~21  = CARRY((\PC[12]~reg0_regout  & (\reset~combout  & !\Add1~19 )))

	.dataa(\PC[12]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h8708;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N22
cycloneii_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = ((\Instr~combout [10] $ (\Add1~20_combout  $ (!\Add0~28 )))) # (GND)
// \Add0~31  = CARRY((\Instr~combout [10] & ((\Add1~20_combout ) # (!\Add0~28 ))) # (!\Instr~combout [10] & (\Add1~20_combout  & !\Add0~28 )))

	.dataa(\Instr~combout [10]),
	.datab(\Add1~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~28 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h698E;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N12
cycloneii_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\Bzero~combout  & ((\Add0~30_combout ))) # (!\Bzero~combout  & (\Add1~20_combout ))

	.dataa(\Bzero~combout ),
	.datab(\Add1~20_combout ),
	.datac(vcc),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hEE44;
defparam \Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N13
cycloneii_lcell_ff \PC[12]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~32_combout ),
	.sdata(\Instr~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[12]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N24
cycloneii_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\Add1~21  & (((!\reset~combout )) # (!\PC[13]~reg0_regout ))) # (!\Add1~21  & (((\PC[13]~reg0_regout  & \reset~combout )) # (GND)))
// \Add1~23  = CARRY(((!\Add1~21 ) # (!\reset~combout )) # (!\PC[13]~reg0_regout ))

	.dataa(\PC[13]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h787F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N24
cycloneii_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_combout  = (\Instr~combout [11] & ((\Add1~22_combout  & (\Add0~31  & VCC)) # (!\Add1~22_combout  & (!\Add0~31 )))) # (!\Instr~combout [11] & ((\Add1~22_combout  & (!\Add0~31 )) # (!\Add1~22_combout  & ((\Add0~31 ) # (GND)))))
// \Add0~34  = CARRY((\Instr~combout [11] & (!\Add1~22_combout  & !\Add0~31 )) # (!\Instr~combout [11] & ((!\Add0~31 ) # (!\Add1~22_combout ))))

	.dataa(\Instr~combout [11]),
	.datab(\Add1~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~33_combout ),
	.cout(\Add0~34 ));
// synopsys translate_off
defparam \Add0~33 .lut_mask = 16'h9617;
defparam \Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N26
cycloneii_lcell_comb \Add0~35 (
// Equation(s):
// \Add0~35_combout  = (\Bzero~combout  & ((\Add0~33_combout ))) # (!\Bzero~combout  & (\Add1~22_combout ))

	.dataa(\Add1~22_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~33_combout ),
	.cin(gnd),
	.combout(\Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~35 .lut_mask = 16'hEE22;
defparam \Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N27
cycloneii_lcell_ff \PC[13]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~35_combout ),
	.sdata(\Instr~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[13]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N26
cycloneii_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (\Add1~23  & (\PC[14]~reg0_regout  & (\reset~combout  & VCC))) # (!\Add1~23  & ((((\PC[14]~reg0_regout  & \reset~combout )))))
// \Add1~25  = CARRY((\PC[14]~reg0_regout  & (\reset~combout  & !\Add1~23 )))

	.dataa(\PC[14]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'h8708;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N20
cycloneii_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\Bzero~combout  & (\Add0~36_combout )) # (!\Bzero~combout  & ((\Add1~24_combout )))

	.dataa(\Add0~36_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add1~24_combout ),
	.cin(gnd),
	.combout(\Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'hBB88;
defparam \Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N21
cycloneii_lcell_ff \PC[14]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~38_combout ),
	.sdata(\Instr~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[14]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N28
cycloneii_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (\Add1~25  & (((!\reset~combout )) # (!\PC[15]~reg0_regout ))) # (!\Add1~25  & (((\PC[15]~reg0_regout  & \reset~combout )) # (GND)))
// \Add1~27  = CARRY(((!\Add1~25 ) # (!\reset~combout )) # (!\PC[15]~reg0_regout ))

	.dataa(\PC[15]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h787F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N28
cycloneii_lcell_comb \Add0~39 (
// Equation(s):
// \Add0~39_combout  = (\Instr~combout [13] & ((\Add1~26_combout  & (\Add0~37  & VCC)) # (!\Add1~26_combout  & (!\Add0~37 )))) # (!\Instr~combout [13] & ((\Add1~26_combout  & (!\Add0~37 )) # (!\Add1~26_combout  & ((\Add0~37 ) # (GND)))))
// \Add0~40  = CARRY((\Instr~combout [13] & (!\Add1~26_combout  & !\Add0~37 )) # (!\Instr~combout [13] & ((!\Add0~37 ) # (!\Add1~26_combout ))))

	.dataa(\Instr~combout [13]),
	.datab(\Add1~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~39_combout ),
	.cout(\Add0~40 ));
// synopsys translate_off
defparam \Add0~39 .lut_mask = 16'h9617;
defparam \Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N10
cycloneii_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_combout  = (\Bzero~combout  & ((\Add0~39_combout ))) # (!\Bzero~combout  & (\Add1~26_combout ))

	.dataa(\Add1~26_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~39_combout ),
	.cin(gnd),
	.combout(\Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~41 .lut_mask = 16'hEE22;
defparam \Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N11
cycloneii_lcell_ff \PC[15]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~41_combout ),
	.sdata(\Instr~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[15]~reg0_regout ));

// Location: LCCOMB_X8_Y12_N30
cycloneii_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (\Add1~27  & (\PC[16]~reg0_regout  & (\reset~combout  & VCC))) # (!\Add1~27  & ((((\PC[16]~reg0_regout  & \reset~combout )))))
// \Add1~29  = CARRY((\PC[16]~reg0_regout  & (\reset~combout  & !\Add1~27 )))

	.dataa(\PC[16]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'h8708;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y12_N30
cycloneii_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = ((\Instr~combout [14] $ (\Add1~28_combout  $ (!\Add0~40 )))) # (GND)
// \Add0~43  = CARRY((\Instr~combout [14] & ((\Add1~28_combout ) # (!\Add0~40 ))) # (!\Instr~combout [14] & (\Add1~28_combout  & !\Add0~40 )))

	.dataa(\Instr~combout [14]),
	.datab(\Add1~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~40 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h698E;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y12_N16
cycloneii_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\Bzero~combout  & ((\Add0~42_combout ))) # (!\Bzero~combout  & (\Add1~28_combout ))

	.dataa(\Add1~28_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~42_combout ),
	.cin(gnd),
	.combout(\Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hEE22;
defparam \Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y12_N17
cycloneii_lcell_ff \PC[16]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~44_combout ),
	.sdata(\Instr~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[16]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N0
cycloneii_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (\Add1~29  & (((!\reset~combout )) # (!\PC[17]~reg0_regout ))) # (!\Add1~29  & (((\PC[17]~reg0_regout  & \reset~combout )) # (GND)))
// \Add1~31  = CARRY(((!\Add1~29 ) # (!\reset~combout )) # (!\PC[17]~reg0_regout ))

	.dataa(\PC[17]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h787F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X8_Y11_N30
cycloneii_lcell_comb \Add0~47 (
// Equation(s):
// \Add0~47_combout  = (\Bzero~combout  & (\Add0~45_combout )) # (!\Bzero~combout  & ((\Add1~30_combout )))

	.dataa(\Add0~45_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add1~30_combout ),
	.cin(gnd),
	.combout(\Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~47 .lut_mask = 16'hBB88;
defparam \Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y11_N31
cycloneii_lcell_ff \PC[17]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~47_combout ),
	.sdata(\Instr~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[17]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N2
cycloneii_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (\Add1~31  & (\PC[18]~reg0_regout  & (\reset~combout  & VCC))) # (!\Add1~31  & ((((\PC[18]~reg0_regout  & \reset~combout )))))
// \Add1~33  = CARRY((\PC[18]~reg0_regout  & (\reset~combout  & !\Add1~31 )))

	.dataa(\PC[18]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'h8708;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N2
cycloneii_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = ((\Add1~32_combout  $ (\Instr~combout [15] $ (!\Add0~46 )))) # (GND)
// \Add0~49  = CARRY((\Add1~32_combout  & ((\Instr~combout [15]) # (!\Add0~46 ))) # (!\Add1~32_combout  & (\Instr~combout [15] & !\Add0~46 )))

	.dataa(\Add1~32_combout ),
	.datab(\Instr~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~46 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'h698E;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N16
cycloneii_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\Bzero~combout  & ((\Add0~48_combout ))) # (!\Bzero~combout  & (\Add1~32_combout ))

	.dataa(\Bzero~combout ),
	.datab(\Add1~32_combout ),
	.datac(vcc),
	.datad(\Add0~48_combout ),
	.cin(gnd),
	.combout(\Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'hEE44;
defparam \Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[16]));
// synopsys translate_off
defparam \Instr[16]~I .input_async_reset = "none";
defparam \Instr[16]~I .input_power_up = "low";
defparam \Instr[16]~I .input_register_mode = "none";
defparam \Instr[16]~I .input_sync_reset = "none";
defparam \Instr[16]~I .oe_async_reset = "none";
defparam \Instr[16]~I .oe_power_up = "low";
defparam \Instr[16]~I .oe_register_mode = "none";
defparam \Instr[16]~I .oe_sync_reset = "none";
defparam \Instr[16]~I .operation_mode = "input";
defparam \Instr[16]~I .output_async_reset = "none";
defparam \Instr[16]~I .output_power_up = "low";
defparam \Instr[16]~I .output_register_mode = "none";
defparam \Instr[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N17
cycloneii_lcell_ff \PC[18]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~50_combout ),
	.sdata(\Instr~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[18]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N4
cycloneii_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (\Add1~33  & (((!\PC[19]~reg0_regout )) # (!\reset~combout ))) # (!\Add1~33  & (((\reset~combout  & \PC[19]~reg0_regout )) # (GND)))
// \Add1~35  = CARRY(((!\Add1~33 ) # (!\PC[19]~reg0_regout )) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\PC[19]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h787F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N4
cycloneii_lcell_comb \Add0~51 (
// Equation(s):
// \Add0~51_combout  = (\Add1~34_combout  & ((\Instr~combout [15] & (\Add0~49  & VCC)) # (!\Instr~combout [15] & (!\Add0~49 )))) # (!\Add1~34_combout  & ((\Instr~combout [15] & (!\Add0~49 )) # (!\Instr~combout [15] & ((\Add0~49 ) # (GND)))))
// \Add0~52  = CARRY((\Add1~34_combout  & (!\Instr~combout [15] & !\Add0~49 )) # (!\Add1~34_combout  & ((!\Add0~49 ) # (!\Instr~combout [15]))))

	.dataa(\Add1~34_combout ),
	.datab(\Instr~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~51_combout ),
	.cout(\Add0~52 ));
// synopsys translate_off
defparam \Add0~51 .lut_mask = 16'h9617;
defparam \Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N22
cycloneii_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_combout  = (\Bzero~combout  & ((\Add0~51_combout ))) # (!\Bzero~combout  & (\Add1~34_combout ))

	.dataa(\Bzero~combout ),
	.datab(\Add1~34_combout ),
	.datac(vcc),
	.datad(\Add0~51_combout ),
	.cin(gnd),
	.combout(\Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~53 .lut_mask = 16'hEE44;
defparam \Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[17]));
// synopsys translate_off
defparam \Instr[17]~I .input_async_reset = "none";
defparam \Instr[17]~I .input_power_up = "low";
defparam \Instr[17]~I .input_register_mode = "none";
defparam \Instr[17]~I .input_sync_reset = "none";
defparam \Instr[17]~I .oe_async_reset = "none";
defparam \Instr[17]~I .oe_power_up = "low";
defparam \Instr[17]~I .oe_register_mode = "none";
defparam \Instr[17]~I .oe_sync_reset = "none";
defparam \Instr[17]~I .operation_mode = "input";
defparam \Instr[17]~I .output_async_reset = "none";
defparam \Instr[17]~I .output_power_up = "low";
defparam \Instr[17]~I .output_register_mode = "none";
defparam \Instr[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N23
cycloneii_lcell_ff \PC[19]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~53_combout ),
	.sdata(\Instr~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[19]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N6
cycloneii_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (\Add1~35  & (\PC[20]~reg0_regout  & (\reset~combout  & VCC))) # (!\Add1~35  & ((((\PC[20]~reg0_regout  & \reset~combout )))))
// \Add1~37  = CARRY((\PC[20]~reg0_regout  & (\reset~combout  & !\Add1~35 )))

	.dataa(\PC[20]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'h8708;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N6
cycloneii_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = ((\Add1~36_combout  $ (\Instr~combout [15] $ (!\Add0~52 )))) # (GND)
// \Add0~55  = CARRY((\Add1~36_combout  & ((\Instr~combout [15]) # (!\Add0~52 ))) # (!\Add1~36_combout  & (\Instr~combout [15] & !\Add0~52 )))

	.dataa(\Add1~36_combout ),
	.datab(\Instr~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~52 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h698E;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N12
cycloneii_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (\Bzero~combout  & ((\Add0~54_combout ))) # (!\Bzero~combout  & (\Add1~36_combout ))

	.dataa(\Bzero~combout ),
	.datab(\Add1~36_combout ),
	.datac(vcc),
	.datad(\Add0~54_combout ),
	.cin(gnd),
	.combout(\Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hEE44;
defparam \Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[18]));
// synopsys translate_off
defparam \Instr[18]~I .input_async_reset = "none";
defparam \Instr[18]~I .input_power_up = "low";
defparam \Instr[18]~I .input_register_mode = "none";
defparam \Instr[18]~I .input_sync_reset = "none";
defparam \Instr[18]~I .oe_async_reset = "none";
defparam \Instr[18]~I .oe_power_up = "low";
defparam \Instr[18]~I .oe_register_mode = "none";
defparam \Instr[18]~I .oe_sync_reset = "none";
defparam \Instr[18]~I .operation_mode = "input";
defparam \Instr[18]~I .output_async_reset = "none";
defparam \Instr[18]~I .output_power_up = "low";
defparam \Instr[18]~I .output_register_mode = "none";
defparam \Instr[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N13
cycloneii_lcell_ff \PC[20]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~56_combout ),
	.sdata(\Instr~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[20]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N8
cycloneii_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (\Add1~37  & (((!\PC[21]~reg0_regout )) # (!\reset~combout ))) # (!\Add1~37  & (((\reset~combout  & \PC[21]~reg0_regout )) # (GND)))
// \Add1~39  = CARRY(((!\Add1~37 ) # (!\PC[21]~reg0_regout )) # (!\reset~combout ))

	.dataa(\reset~combout ),
	.datab(\PC[21]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h787F;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N8
cycloneii_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_combout  = (\Instr~combout [15] & ((\Add1~38_combout  & (\Add0~55  & VCC)) # (!\Add1~38_combout  & (!\Add0~55 )))) # (!\Instr~combout [15] & ((\Add1~38_combout  & (!\Add0~55 )) # (!\Add1~38_combout  & ((\Add0~55 ) # (GND)))))
// \Add0~58  = CARRY((\Instr~combout [15] & (!\Add1~38_combout  & !\Add0~55 )) # (!\Instr~combout [15] & ((!\Add0~55 ) # (!\Add1~38_combout ))))

	.dataa(\Instr~combout [15]),
	.datab(\Add1~38_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~57_combout ),
	.cout(\Add0~58 ));
// synopsys translate_off
defparam \Add0~57 .lut_mask = 16'h9617;
defparam \Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N6
cycloneii_lcell_comb \Add0~59 (
// Equation(s):
// \Add0~59_combout  = (\Bzero~combout  & (\Add0~57_combout )) # (!\Bzero~combout  & ((\Add1~38_combout )))

	.dataa(\Bzero~combout ),
	.datab(\Add0~57_combout ),
	.datac(vcc),
	.datad(\Add1~38_combout ),
	.cin(gnd),
	.combout(\Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~59 .lut_mask = 16'hDD88;
defparam \Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[19]));
// synopsys translate_off
defparam \Instr[19]~I .input_async_reset = "none";
defparam \Instr[19]~I .input_power_up = "low";
defparam \Instr[19]~I .input_register_mode = "none";
defparam \Instr[19]~I .input_sync_reset = "none";
defparam \Instr[19]~I .oe_async_reset = "none";
defparam \Instr[19]~I .oe_power_up = "low";
defparam \Instr[19]~I .oe_register_mode = "none";
defparam \Instr[19]~I .oe_sync_reset = "none";
defparam \Instr[19]~I .operation_mode = "input";
defparam \Instr[19]~I .output_async_reset = "none";
defparam \Instr[19]~I .output_power_up = "low";
defparam \Instr[19]~I .output_register_mode = "none";
defparam \Instr[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N7
cycloneii_lcell_ff \PC[21]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~59_combout ),
	.sdata(\Instr~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[21]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N10
cycloneii_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (\Add1~39  & (\reset~combout  & (\PC[22]~reg0_regout  & VCC))) # (!\Add1~39  & ((((\reset~combout  & \PC[22]~reg0_regout )))))
// \Add1~41  = CARRY((\reset~combout  & (\PC[22]~reg0_regout  & !\Add1~39 )))

	.dataa(\reset~combout ),
	.datab(\PC[22]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'h8708;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N10
cycloneii_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = ((\Instr~combout [15] $ (\Add1~40_combout  $ (!\Add0~58 )))) # (GND)
// \Add0~61  = CARRY((\Instr~combout [15] & ((\Add1~40_combout ) # (!\Add0~58 ))) # (!\Instr~combout [15] & (\Add1~40_combout  & !\Add0~58 )))

	.dataa(\Instr~combout [15]),
	.datab(\Add1~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~58 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'h698E;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N28
cycloneii_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = (\Bzero~combout  & ((\Add0~60_combout ))) # (!\Bzero~combout  & (\Add1~40_combout ))

	.dataa(\Bzero~combout ),
	.datab(\Add1~40_combout ),
	.datac(vcc),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'hEE44;
defparam \Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[20]));
// synopsys translate_off
defparam \Instr[20]~I .input_async_reset = "none";
defparam \Instr[20]~I .input_power_up = "low";
defparam \Instr[20]~I .input_register_mode = "none";
defparam \Instr[20]~I .input_sync_reset = "none";
defparam \Instr[20]~I .oe_async_reset = "none";
defparam \Instr[20]~I .oe_power_up = "low";
defparam \Instr[20]~I .oe_register_mode = "none";
defparam \Instr[20]~I .oe_sync_reset = "none";
defparam \Instr[20]~I .operation_mode = "input";
defparam \Instr[20]~I .output_async_reset = "none";
defparam \Instr[20]~I .output_power_up = "low";
defparam \Instr[20]~I .output_register_mode = "none";
defparam \Instr[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N29
cycloneii_lcell_ff \PC[22]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~62_combout ),
	.sdata(\Instr~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[22]~reg0_regout ));

// Location: LCCOMB_X7_Y11_N12
cycloneii_lcell_comb \Add0~63 (
// Equation(s):
// \Add0~63_combout  = (\Add1~42_combout  & ((\Instr~combout [15] & (\Add0~61  & VCC)) # (!\Instr~combout [15] & (!\Add0~61 )))) # (!\Add1~42_combout  & ((\Instr~combout [15] & (!\Add0~61 )) # (!\Instr~combout [15] & ((\Add0~61 ) # (GND)))))
// \Add0~64  = CARRY((\Add1~42_combout  & (!\Instr~combout [15] & !\Add0~61 )) # (!\Add1~42_combout  & ((!\Add0~61 ) # (!\Instr~combout [15]))))

	.dataa(\Add1~42_combout ),
	.datab(\Instr~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~61 ),
	.combout(\Add0~63_combout ),
	.cout(\Add0~64 ));
// synopsys translate_off
defparam \Add0~63 .lut_mask = 16'h9617;
defparam \Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y11_N16
cycloneii_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_combout  = (\Bzero~combout  & ((\Add0~63_combout ))) # (!\Bzero~combout  & (\Add1~42_combout ))

	.dataa(\Add1~42_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~63_combout ),
	.cin(gnd),
	.combout(\Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~65 .lut_mask = 16'hEE22;
defparam \Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[21]));
// synopsys translate_off
defparam \Instr[21]~I .input_async_reset = "none";
defparam \Instr[21]~I .input_power_up = "low";
defparam \Instr[21]~I .input_register_mode = "none";
defparam \Instr[21]~I .input_sync_reset = "none";
defparam \Instr[21]~I .oe_async_reset = "none";
defparam \Instr[21]~I .oe_power_up = "low";
defparam \Instr[21]~I .oe_register_mode = "none";
defparam \Instr[21]~I .oe_sync_reset = "none";
defparam \Instr[21]~I .operation_mode = "input";
defparam \Instr[21]~I .output_async_reset = "none";
defparam \Instr[21]~I .output_power_up = "low";
defparam \Instr[21]~I .output_register_mode = "none";
defparam \Instr[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y11_N17
cycloneii_lcell_ff \PC[23]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~65_combout ),
	.sdata(\Instr~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[23]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N14
cycloneii_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (\Add1~43  & (\reset~combout  & (\PC[24]~reg0_regout  & VCC))) # (!\Add1~43  & ((((\reset~combout  & \PC[24]~reg0_regout )))))
// \Add1~45  = CARRY((\reset~combout  & (\PC[24]~reg0_regout  & !\Add1~43 )))

	.dataa(\reset~combout ),
	.datab(\PC[24]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'h8708;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N14
cycloneii_lcell_comb \Add0~66 (
// Equation(s):
// \Add0~66_combout  = ((\Instr~combout [15] $ (\Add1~44_combout  $ (!\Add0~64 )))) # (GND)
// \Add0~67  = CARRY((\Instr~combout [15] & ((\Add1~44_combout ) # (!\Add0~64 ))) # (!\Instr~combout [15] & (\Add1~44_combout  & !\Add0~64 )))

	.dataa(\Instr~combout [15]),
	.datab(\Add1~44_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~64 ),
	.combout(\Add0~66_combout ),
	.cout(\Add0~67 ));
// synopsys translate_off
defparam \Add0~66 .lut_mask = 16'h698E;
defparam \Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N18
cycloneii_lcell_comb \Add0~68 (
// Equation(s):
// \Add0~68_combout  = (\Bzero~combout  & (\Add0~66_combout )) # (!\Bzero~combout  & ((\Add1~44_combout )))

	.dataa(\Bzero~combout ),
	.datab(\Add0~66_combout ),
	.datac(vcc),
	.datad(\Add1~44_combout ),
	.cin(gnd),
	.combout(\Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~68 .lut_mask = 16'hDD88;
defparam \Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[22]));
// synopsys translate_off
defparam \Instr[22]~I .input_async_reset = "none";
defparam \Instr[22]~I .input_power_up = "low";
defparam \Instr[22]~I .input_register_mode = "none";
defparam \Instr[22]~I .input_sync_reset = "none";
defparam \Instr[22]~I .oe_async_reset = "none";
defparam \Instr[22]~I .oe_power_up = "low";
defparam \Instr[22]~I .oe_register_mode = "none";
defparam \Instr[22]~I .oe_sync_reset = "none";
defparam \Instr[22]~I .operation_mode = "input";
defparam \Instr[22]~I .output_async_reset = "none";
defparam \Instr[22]~I .output_power_up = "low";
defparam \Instr[22]~I .output_register_mode = "none";
defparam \Instr[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N19
cycloneii_lcell_ff \PC[24]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~68_combout ),
	.sdata(\Instr~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[24]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N16
cycloneii_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (\Add1~45  & (((!\reset~combout )) # (!\PC[25]~reg0_regout ))) # (!\Add1~45  & (((\PC[25]~reg0_regout  & \reset~combout )) # (GND)))
// \Add1~47  = CARRY(((!\Add1~45 ) # (!\reset~combout )) # (!\PC[25]~reg0_regout ))

	.dataa(\PC[25]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h787F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N8
cycloneii_lcell_comb \Add0~71 (
// Equation(s):
// \Add0~71_combout  = (\Bzero~combout  & (\Add0~69_combout )) # (!\Bzero~combout  & ((\Add1~46_combout )))

	.dataa(\Add0~69_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add1~46_combout ),
	.cin(gnd),
	.combout(\Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~71 .lut_mask = 16'hBB88;
defparam \Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[23]));
// synopsys translate_off
defparam \Instr[23]~I .input_async_reset = "none";
defparam \Instr[23]~I .input_power_up = "low";
defparam \Instr[23]~I .input_register_mode = "none";
defparam \Instr[23]~I .input_sync_reset = "none";
defparam \Instr[23]~I .oe_async_reset = "none";
defparam \Instr[23]~I .oe_power_up = "low";
defparam \Instr[23]~I .oe_register_mode = "none";
defparam \Instr[23]~I .oe_sync_reset = "none";
defparam \Instr[23]~I .operation_mode = "input";
defparam \Instr[23]~I .output_async_reset = "none";
defparam \Instr[23]~I .output_power_up = "low";
defparam \Instr[23]~I .output_register_mode = "none";
defparam \Instr[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N9
cycloneii_lcell_ff \PC[25]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~71_combout ),
	.sdata(\Instr~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[25]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N18
cycloneii_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (\Add1~47  & (\reset~combout  & (\PC[26]~reg0_regout  & VCC))) # (!\Add1~47  & ((((\reset~combout  & \PC[26]~reg0_regout )))))
// \Add1~49  = CARRY((\reset~combout  & (\PC[26]~reg0_regout  & !\Add1~47 )))

	.dataa(\reset~combout ),
	.datab(\PC[26]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'h8708;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N18
cycloneii_lcell_comb \Add0~72 (
// Equation(s):
// \Add0~72_combout  = ((\Instr~combout [15] $ (\Add1~48_combout  $ (!\Add0~70 )))) # (GND)
// \Add0~73  = CARRY((\Instr~combout [15] & ((\Add1~48_combout ) # (!\Add0~70 ))) # (!\Instr~combout [15] & (\Add1~48_combout  & !\Add0~70 )))

	.dataa(\Instr~combout [15]),
	.datab(\Add1~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~70 ),
	.combout(\Add0~72_combout ),
	.cout(\Add0~73 ));
// synopsys translate_off
defparam \Add0~72 .lut_mask = 16'h698E;
defparam \Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N10
cycloneii_lcell_comb \Add0~74 (
// Equation(s):
// \Add0~74_combout  = (\Bzero~combout  & ((\Add0~72_combout ))) # (!\Bzero~combout  & (\Add1~48_combout ))

	.dataa(\Add1~48_combout ),
	.datab(\Bzero~combout ),
	.datac(vcc),
	.datad(\Add0~72_combout ),
	.cin(gnd),
	.combout(\Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~74 .lut_mask = 16'hEE22;
defparam \Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[24]));
// synopsys translate_off
defparam \Instr[24]~I .input_async_reset = "none";
defparam \Instr[24]~I .input_power_up = "low";
defparam \Instr[24]~I .input_register_mode = "none";
defparam \Instr[24]~I .input_sync_reset = "none";
defparam \Instr[24]~I .oe_async_reset = "none";
defparam \Instr[24]~I .oe_power_up = "low";
defparam \Instr[24]~I .oe_register_mode = "none";
defparam \Instr[24]~I .oe_sync_reset = "none";
defparam \Instr[24]~I .operation_mode = "input";
defparam \Instr[24]~I .output_async_reset = "none";
defparam \Instr[24]~I .output_power_up = "low";
defparam \Instr[24]~I .output_register_mode = "none";
defparam \Instr[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N11
cycloneii_lcell_ff \PC[26]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~74_combout ),
	.sdata(\Instr~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[26]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N20
cycloneii_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (\Add1~49  & (((!\reset~combout )) # (!\PC[27]~reg0_regout ))) # (!\Add1~49  & (((\PC[27]~reg0_regout  & \reset~combout )) # (GND)))
// \Add1~51  = CARRY(((!\Add1~49 ) # (!\reset~combout )) # (!\PC[27]~reg0_regout ))

	.dataa(\PC[27]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h787F;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N20
cycloneii_lcell_comb \Add0~75 (
// Equation(s):
// \Add0~75_combout  = (\Add1~50_combout  & ((\Instr~combout [15] & (\Add0~73  & VCC)) # (!\Instr~combout [15] & (!\Add0~73 )))) # (!\Add1~50_combout  & ((\Instr~combout [15] & (!\Add0~73 )) # (!\Instr~combout [15] & ((\Add0~73 ) # (GND)))))
// \Add0~76  = CARRY((\Add1~50_combout  & (!\Instr~combout [15] & !\Add0~73 )) # (!\Add1~50_combout  & ((!\Add0~73 ) # (!\Instr~combout [15]))))

	.dataa(\Add1~50_combout ),
	.datab(\Instr~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~73 ),
	.combout(\Add0~75_combout ),
	.cout(\Add0~76 ));
// synopsys translate_off
defparam \Add0~75 .lut_mask = 16'h9617;
defparam \Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X6_Y11_N20
cycloneii_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_combout  = (\Bzero~combout  & ((\Add0~75_combout ))) # (!\Bzero~combout  & (\Add1~50_combout ))

	.dataa(\Bzero~combout ),
	.datab(\Add1~50_combout ),
	.datac(vcc),
	.datad(\Add0~75_combout ),
	.cin(gnd),
	.combout(\Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~77 .lut_mask = 16'hEE44;
defparam \Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Instr~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[25]));
// synopsys translate_off
defparam \Instr[25]~I .input_async_reset = "none";
defparam \Instr[25]~I .input_power_up = "low";
defparam \Instr[25]~I .input_register_mode = "none";
defparam \Instr[25]~I .input_sync_reset = "none";
defparam \Instr[25]~I .oe_async_reset = "none";
defparam \Instr[25]~I .oe_power_up = "low";
defparam \Instr[25]~I .oe_register_mode = "none";
defparam \Instr[25]~I .oe_sync_reset = "none";
defparam \Instr[25]~I .operation_mode = "input";
defparam \Instr[25]~I .output_async_reset = "none";
defparam \Instr[25]~I .output_power_up = "low";
defparam \Instr[25]~I .output_register_mode = "none";
defparam \Instr[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X6_Y11_N21
cycloneii_lcell_ff \PC[27]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~77_combout ),
	.sdata(\Instr~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\Jump~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[27]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N22
cycloneii_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (\Add1~51  & (\reset~combout  & (\PC[28]~reg0_regout  & VCC))) # (!\Add1~51  & ((((\reset~combout  & \PC[28]~reg0_regout )))))
// \Add1~53  = CARRY((\reset~combout  & (\PC[28]~reg0_regout  & !\Add1~51 )))

	.dataa(\reset~combout ),
	.datab(\PC[28]~reg0_regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'h8708;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N22
cycloneii_lcell_comb \Add0~78 (
// Equation(s):
// \Add0~78_combout  = ((\Instr~combout [15] $ (\Add1~52_combout  $ (!\Add0~76 )))) # (GND)
// \Add0~79  = CARRY((\Instr~combout [15] & ((\Add1~52_combout ) # (!\Add0~76 ))) # (!\Instr~combout [15] & (\Add1~52_combout  & !\Add0~76 )))

	.dataa(\Instr~combout [15]),
	.datab(\Add1~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~76 ),
	.combout(\Add0~78_combout ),
	.cout(\Add0~79 ));
// synopsys translate_off
defparam \Add0~78 .lut_mask = 16'h698E;
defparam \Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N24
cycloneii_lcell_comb \Add0~80 (
// Equation(s):
// \Add0~80_combout  = (\Bzero~combout  & ((\Add0~78_combout ))) # (!\Bzero~combout  & (\Add1~52_combout ))

	.dataa(vcc),
	.datab(\Bzero~combout ),
	.datac(\Add1~52_combout ),
	.datad(\Add0~78_combout ),
	.cin(gnd),
	.combout(\Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~80 .lut_mask = 16'hFC30;
defparam \Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N26
cycloneii_lcell_comb \PC~0 (
// Equation(s):
// \PC~0_combout  = (!\Jump~combout ) # (!\reset~combout )

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\Jump~combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC~0_combout ),
	.cout());
// synopsys translate_off
defparam \PC~0 .lut_mask = 16'h3F3F;
defparam \PC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N25
cycloneii_lcell_ff \PC[28]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\Jump~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[28]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N24
cycloneii_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (\Add1~53  & (((!\reset~combout )) # (!\PC[29]~reg0_regout ))) # (!\Add1~53  & (((\PC[29]~reg0_regout  & \reset~combout )) # (GND)))
// \Add1~55  = CARRY(((!\Add1~53 ) # (!\reset~combout )) # (!\PC[29]~reg0_regout ))

	.dataa(\PC[29]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h787F;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N24
cycloneii_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_combout  = (\Instr~combout [15] & ((\Add1~54_combout  & (\Add0~79  & VCC)) # (!\Add1~54_combout  & (!\Add0~79 )))) # (!\Instr~combout [15] & ((\Add1~54_combout  & (!\Add0~79 )) # (!\Add1~54_combout  & ((\Add0~79 ) # (GND)))))
// \Add0~82  = CARRY((\Instr~combout [15] & (!\Add1~54_combout  & !\Add0~79 )) # (!\Instr~combout [15] & ((!\Add0~79 ) # (!\Add1~54_combout ))))

	.dataa(\Instr~combout [15]),
	.datab(\Add1~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~79 ),
	.combout(\Add0~81_combout ),
	.cout(\Add0~82 ));
// synopsys translate_off
defparam \Add0~81 .lut_mask = 16'h9617;
defparam \Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N30
cycloneii_lcell_comb \Add0~83 (
// Equation(s):
// \Add0~83_combout  = (\Bzero~combout  & ((\Add0~81_combout ))) # (!\Bzero~combout  & (\Add1~54_combout ))

	.dataa(vcc),
	.datab(\Add1~54_combout ),
	.datac(\Bzero~combout ),
	.datad(\Add0~81_combout ),
	.cin(gnd),
	.combout(\Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~83 .lut_mask = 16'hFC0C;
defparam \Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N31
cycloneii_lcell_ff \PC[29]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\Jump~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[29]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N26
cycloneii_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (\Add1~55  & (\PC[30]~reg0_regout  & (\reset~combout  & VCC))) # (!\Add1~55  & ((((\PC[30]~reg0_regout  & \reset~combout )))))
// \Add1~57  = CARRY((\PC[30]~reg0_regout  & (\reset~combout  & !\Add1~55 )))

	.dataa(\PC[30]~reg0_regout ),
	.datab(\reset~combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'h8708;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N26
cycloneii_lcell_comb \Add0~84 (
// Equation(s):
// \Add0~84_combout  = ((\Add1~56_combout  $ (\Instr~combout [15] $ (!\Add0~82 )))) # (GND)
// \Add0~85  = CARRY((\Add1~56_combout  & ((\Instr~combout [15]) # (!\Add0~82 ))) # (!\Add1~56_combout  & (\Instr~combout [15] & !\Add0~82 )))

	.dataa(\Add1~56_combout ),
	.datab(\Instr~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\Add0~82 ),
	.combout(\Add0~84_combout ),
	.cout(\Add0~85 ));
// synopsys translate_off
defparam \Add0~84 .lut_mask = 16'h698E;
defparam \Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N30
cycloneii_lcell_comb \Add0~86 (
// Equation(s):
// \Add0~86_combout  = (\Bzero~combout  & ((\Add0~84_combout ))) # (!\Bzero~combout  & (\Add1~56_combout ))

	.dataa(vcc),
	.datab(\Bzero~combout ),
	.datac(\Add1~56_combout ),
	.datad(\Add0~84_combout ),
	.cin(gnd),
	.combout(\Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~86 .lut_mask = 16'hFC30;
defparam \Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X7_Y11_N31
cycloneii_lcell_ff \PC[30]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\Jump~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[30]~reg0_regout ));

// Location: LCCOMB_X8_Y11_N28
cycloneii_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = \Add1~57  $ (((\PC[31]~reg0_regout  & \reset~combout )))

	.dataa(vcc),
	.datab(\PC[31]~reg0_regout ),
	.datac(vcc),
	.datad(\reset~combout ),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'h3CF0;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X7_Y11_N28
cycloneii_lcell_comb \Add0~87 (
// Equation(s):
// \Add0~87_combout  = \Instr~combout [15] $ (\Add0~85  $ (\Add1~58_combout ))

	.dataa(vcc),
	.datab(\Instr~combout [15]),
	.datac(vcc),
	.datad(\Add1~58_combout ),
	.cin(\Add0~85 ),
	.combout(\Add0~87_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~87 .lut_mask = 16'hC33C;
defparam \Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y11_N20
cycloneii_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_combout  = (\Bzero~combout  & ((\Add0~87_combout ))) # (!\Bzero~combout  & (\Add1~58_combout ))

	.dataa(vcc),
	.datab(\Add1~58_combout ),
	.datac(\Bzero~combout ),
	.datad(\Add0~87_combout ),
	.cin(gnd),
	.combout(\Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~89 .lut_mask = 16'hFC0C;
defparam \Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X9_Y11_N21
cycloneii_lcell_ff \PC[31]~reg0 (
	.clk(\CLK~clkctrl_outclk ),
	.datain(\Add0~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\Jump~combout ),
	.sload(gnd),
	.ena(\PC~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\PC[31]~reg0_regout ));

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[26]));
// synopsys translate_off
defparam \Instr[26]~I .input_async_reset = "none";
defparam \Instr[26]~I .input_power_up = "low";
defparam \Instr[26]~I .input_register_mode = "none";
defparam \Instr[26]~I .input_sync_reset = "none";
defparam \Instr[26]~I .oe_async_reset = "none";
defparam \Instr[26]~I .oe_power_up = "low";
defparam \Instr[26]~I .oe_register_mode = "none";
defparam \Instr[26]~I .oe_sync_reset = "none";
defparam \Instr[26]~I .operation_mode = "input";
defparam \Instr[26]~I .output_async_reset = "none";
defparam \Instr[26]~I .output_power_up = "low";
defparam \Instr[26]~I .output_register_mode = "none";
defparam \Instr[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[27]));
// synopsys translate_off
defparam \Instr[27]~I .input_async_reset = "none";
defparam \Instr[27]~I .input_power_up = "low";
defparam \Instr[27]~I .input_register_mode = "none";
defparam \Instr[27]~I .input_sync_reset = "none";
defparam \Instr[27]~I .oe_async_reset = "none";
defparam \Instr[27]~I .oe_power_up = "low";
defparam \Instr[27]~I .oe_register_mode = "none";
defparam \Instr[27]~I .oe_sync_reset = "none";
defparam \Instr[27]~I .operation_mode = "input";
defparam \Instr[27]~I .output_async_reset = "none";
defparam \Instr[27]~I .output_power_up = "low";
defparam \Instr[27]~I .output_register_mode = "none";
defparam \Instr[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[28]));
// synopsys translate_off
defparam \Instr[28]~I .input_async_reset = "none";
defparam \Instr[28]~I .input_power_up = "low";
defparam \Instr[28]~I .input_register_mode = "none";
defparam \Instr[28]~I .input_sync_reset = "none";
defparam \Instr[28]~I .oe_async_reset = "none";
defparam \Instr[28]~I .oe_power_up = "low";
defparam \Instr[28]~I .oe_register_mode = "none";
defparam \Instr[28]~I .oe_sync_reset = "none";
defparam \Instr[28]~I .operation_mode = "input";
defparam \Instr[28]~I .output_async_reset = "none";
defparam \Instr[28]~I .output_power_up = "low";
defparam \Instr[28]~I .output_register_mode = "none";
defparam \Instr[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[29]));
// synopsys translate_off
defparam \Instr[29]~I .input_async_reset = "none";
defparam \Instr[29]~I .input_power_up = "low";
defparam \Instr[29]~I .input_register_mode = "none";
defparam \Instr[29]~I .input_sync_reset = "none";
defparam \Instr[29]~I .oe_async_reset = "none";
defparam \Instr[29]~I .oe_power_up = "low";
defparam \Instr[29]~I .oe_register_mode = "none";
defparam \Instr[29]~I .oe_sync_reset = "none";
defparam \Instr[29]~I .operation_mode = "input";
defparam \Instr[29]~I .output_async_reset = "none";
defparam \Instr[29]~I .output_power_up = "low";
defparam \Instr[29]~I .output_register_mode = "none";
defparam \Instr[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[30]));
// synopsys translate_off
defparam \Instr[30]~I .input_async_reset = "none";
defparam \Instr[30]~I .input_power_up = "low";
defparam \Instr[30]~I .input_register_mode = "none";
defparam \Instr[30]~I .input_sync_reset = "none";
defparam \Instr[30]~I .oe_async_reset = "none";
defparam \Instr[30]~I .oe_power_up = "low";
defparam \Instr[30]~I .oe_register_mode = "none";
defparam \Instr[30]~I .oe_sync_reset = "none";
defparam \Instr[30]~I .operation_mode = "input";
defparam \Instr[30]~I .output_async_reset = "none";
defparam \Instr[30]~I .output_power_up = "low";
defparam \Instr[30]~I .output_register_mode = "none";
defparam \Instr[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Instr[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Instr[31]));
// synopsys translate_off
defparam \Instr[31]~I .input_async_reset = "none";
defparam \Instr[31]~I .input_power_up = "low";
defparam \Instr[31]~I .input_register_mode = "none";
defparam \Instr[31]~I .input_sync_reset = "none";
defparam \Instr[31]~I .oe_async_reset = "none";
defparam \Instr[31]~I .oe_power_up = "low";
defparam \Instr[31]~I .oe_register_mode = "none";
defparam \Instr[31]~I .oe_sync_reset = "none";
defparam \Instr[31]~I .operation_mode = "input";
defparam \Instr[31]~I .output_async_reset = "none";
defparam \Instr[31]~I .output_power_up = "low";
defparam \Instr[31]~I .output_register_mode = "none";
defparam \Instr[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[0]~I (
	.datain(\imm[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[0]));
// synopsys translate_off
defparam \imm[0]~I .input_async_reset = "none";
defparam \imm[0]~I .input_power_up = "low";
defparam \imm[0]~I .input_register_mode = "none";
defparam \imm[0]~I .input_sync_reset = "none";
defparam \imm[0]~I .oe_async_reset = "none";
defparam \imm[0]~I .oe_power_up = "low";
defparam \imm[0]~I .oe_register_mode = "none";
defparam \imm[0]~I .oe_sync_reset = "none";
defparam \imm[0]~I .operation_mode = "output";
defparam \imm[0]~I .output_async_reset = "none";
defparam \imm[0]~I .output_power_up = "low";
defparam \imm[0]~I .output_register_mode = "none";
defparam \imm[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[1]~I (
	.datain(\imm[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[1]));
// synopsys translate_off
defparam \imm[1]~I .input_async_reset = "none";
defparam \imm[1]~I .input_power_up = "low";
defparam \imm[1]~I .input_register_mode = "none";
defparam \imm[1]~I .input_sync_reset = "none";
defparam \imm[1]~I .oe_async_reset = "none";
defparam \imm[1]~I .oe_power_up = "low";
defparam \imm[1]~I .oe_register_mode = "none";
defparam \imm[1]~I .oe_sync_reset = "none";
defparam \imm[1]~I .operation_mode = "output";
defparam \imm[1]~I .output_async_reset = "none";
defparam \imm[1]~I .output_power_up = "low";
defparam \imm[1]~I .output_register_mode = "none";
defparam \imm[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[2]~I (
	.datain(\imm[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[2]));
// synopsys translate_off
defparam \imm[2]~I .input_async_reset = "none";
defparam \imm[2]~I .input_power_up = "low";
defparam \imm[2]~I .input_register_mode = "none";
defparam \imm[2]~I .input_sync_reset = "none";
defparam \imm[2]~I .oe_async_reset = "none";
defparam \imm[2]~I .oe_power_up = "low";
defparam \imm[2]~I .oe_register_mode = "none";
defparam \imm[2]~I .oe_sync_reset = "none";
defparam \imm[2]~I .operation_mode = "output";
defparam \imm[2]~I .output_async_reset = "none";
defparam \imm[2]~I .output_power_up = "low";
defparam \imm[2]~I .output_register_mode = "none";
defparam \imm[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[3]~I (
	.datain(\imm[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[3]));
// synopsys translate_off
defparam \imm[3]~I .input_async_reset = "none";
defparam \imm[3]~I .input_power_up = "low";
defparam \imm[3]~I .input_register_mode = "none";
defparam \imm[3]~I .input_sync_reset = "none";
defparam \imm[3]~I .oe_async_reset = "none";
defparam \imm[3]~I .oe_power_up = "low";
defparam \imm[3]~I .oe_register_mode = "none";
defparam \imm[3]~I .oe_sync_reset = "none";
defparam \imm[3]~I .operation_mode = "output";
defparam \imm[3]~I .output_async_reset = "none";
defparam \imm[3]~I .output_power_up = "low";
defparam \imm[3]~I .output_register_mode = "none";
defparam \imm[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[4]~I (
	.datain(\imm[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[4]));
// synopsys translate_off
defparam \imm[4]~I .input_async_reset = "none";
defparam \imm[4]~I .input_power_up = "low";
defparam \imm[4]~I .input_register_mode = "none";
defparam \imm[4]~I .input_sync_reset = "none";
defparam \imm[4]~I .oe_async_reset = "none";
defparam \imm[4]~I .oe_power_up = "low";
defparam \imm[4]~I .oe_register_mode = "none";
defparam \imm[4]~I .oe_sync_reset = "none";
defparam \imm[4]~I .operation_mode = "output";
defparam \imm[4]~I .output_async_reset = "none";
defparam \imm[4]~I .output_power_up = "low";
defparam \imm[4]~I .output_register_mode = "none";
defparam \imm[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[5]~I (
	.datain(\imm[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[5]));
// synopsys translate_off
defparam \imm[5]~I .input_async_reset = "none";
defparam \imm[5]~I .input_power_up = "low";
defparam \imm[5]~I .input_register_mode = "none";
defparam \imm[5]~I .input_sync_reset = "none";
defparam \imm[5]~I .oe_async_reset = "none";
defparam \imm[5]~I .oe_power_up = "low";
defparam \imm[5]~I .oe_register_mode = "none";
defparam \imm[5]~I .oe_sync_reset = "none";
defparam \imm[5]~I .operation_mode = "output";
defparam \imm[5]~I .output_async_reset = "none";
defparam \imm[5]~I .output_power_up = "low";
defparam \imm[5]~I .output_register_mode = "none";
defparam \imm[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[6]~I (
	.datain(\imm[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[6]));
// synopsys translate_off
defparam \imm[6]~I .input_async_reset = "none";
defparam \imm[6]~I .input_power_up = "low";
defparam \imm[6]~I .input_register_mode = "none";
defparam \imm[6]~I .input_sync_reset = "none";
defparam \imm[6]~I .oe_async_reset = "none";
defparam \imm[6]~I .oe_power_up = "low";
defparam \imm[6]~I .oe_register_mode = "none";
defparam \imm[6]~I .oe_sync_reset = "none";
defparam \imm[6]~I .operation_mode = "output";
defparam \imm[6]~I .output_async_reset = "none";
defparam \imm[6]~I .output_power_up = "low";
defparam \imm[6]~I .output_register_mode = "none";
defparam \imm[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[7]~I (
	.datain(\imm[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[7]));
// synopsys translate_off
defparam \imm[7]~I .input_async_reset = "none";
defparam \imm[7]~I .input_power_up = "low";
defparam \imm[7]~I .input_register_mode = "none";
defparam \imm[7]~I .input_sync_reset = "none";
defparam \imm[7]~I .oe_async_reset = "none";
defparam \imm[7]~I .oe_power_up = "low";
defparam \imm[7]~I .oe_register_mode = "none";
defparam \imm[7]~I .oe_sync_reset = "none";
defparam \imm[7]~I .operation_mode = "output";
defparam \imm[7]~I .output_async_reset = "none";
defparam \imm[7]~I .output_power_up = "low";
defparam \imm[7]~I .output_register_mode = "none";
defparam \imm[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[8]~I (
	.datain(\imm[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[8]));
// synopsys translate_off
defparam \imm[8]~I .input_async_reset = "none";
defparam \imm[8]~I .input_power_up = "low";
defparam \imm[8]~I .input_register_mode = "none";
defparam \imm[8]~I .input_sync_reset = "none";
defparam \imm[8]~I .oe_async_reset = "none";
defparam \imm[8]~I .oe_power_up = "low";
defparam \imm[8]~I .oe_register_mode = "none";
defparam \imm[8]~I .oe_sync_reset = "none";
defparam \imm[8]~I .operation_mode = "output";
defparam \imm[8]~I .output_async_reset = "none";
defparam \imm[8]~I .output_power_up = "low";
defparam \imm[8]~I .output_register_mode = "none";
defparam \imm[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[9]~I (
	.datain(\imm[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[9]));
// synopsys translate_off
defparam \imm[9]~I .input_async_reset = "none";
defparam \imm[9]~I .input_power_up = "low";
defparam \imm[9]~I .input_register_mode = "none";
defparam \imm[9]~I .input_sync_reset = "none";
defparam \imm[9]~I .oe_async_reset = "none";
defparam \imm[9]~I .oe_power_up = "low";
defparam \imm[9]~I .oe_register_mode = "none";
defparam \imm[9]~I .oe_sync_reset = "none";
defparam \imm[9]~I .operation_mode = "output";
defparam \imm[9]~I .output_async_reset = "none";
defparam \imm[9]~I .output_power_up = "low";
defparam \imm[9]~I .output_register_mode = "none";
defparam \imm[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[10]~I (
	.datain(\imm[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[10]));
// synopsys translate_off
defparam \imm[10]~I .input_async_reset = "none";
defparam \imm[10]~I .input_power_up = "low";
defparam \imm[10]~I .input_register_mode = "none";
defparam \imm[10]~I .input_sync_reset = "none";
defparam \imm[10]~I .oe_async_reset = "none";
defparam \imm[10]~I .oe_power_up = "low";
defparam \imm[10]~I .oe_register_mode = "none";
defparam \imm[10]~I .oe_sync_reset = "none";
defparam \imm[10]~I .operation_mode = "output";
defparam \imm[10]~I .output_async_reset = "none";
defparam \imm[10]~I .output_power_up = "low";
defparam \imm[10]~I .output_register_mode = "none";
defparam \imm[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[11]~I (
	.datain(\imm[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[11]));
// synopsys translate_off
defparam \imm[11]~I .input_async_reset = "none";
defparam \imm[11]~I .input_power_up = "low";
defparam \imm[11]~I .input_register_mode = "none";
defparam \imm[11]~I .input_sync_reset = "none";
defparam \imm[11]~I .oe_async_reset = "none";
defparam \imm[11]~I .oe_power_up = "low";
defparam \imm[11]~I .oe_register_mode = "none";
defparam \imm[11]~I .oe_sync_reset = "none";
defparam \imm[11]~I .operation_mode = "output";
defparam \imm[11]~I .output_async_reset = "none";
defparam \imm[11]~I .output_power_up = "low";
defparam \imm[11]~I .output_register_mode = "none";
defparam \imm[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[12]~I (
	.datain(\imm[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[12]));
// synopsys translate_off
defparam \imm[12]~I .input_async_reset = "none";
defparam \imm[12]~I .input_power_up = "low";
defparam \imm[12]~I .input_register_mode = "none";
defparam \imm[12]~I .input_sync_reset = "none";
defparam \imm[12]~I .oe_async_reset = "none";
defparam \imm[12]~I .oe_power_up = "low";
defparam \imm[12]~I .oe_register_mode = "none";
defparam \imm[12]~I .oe_sync_reset = "none";
defparam \imm[12]~I .operation_mode = "output";
defparam \imm[12]~I .output_async_reset = "none";
defparam \imm[12]~I .output_power_up = "low";
defparam \imm[12]~I .output_register_mode = "none";
defparam \imm[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[13]~I (
	.datain(\imm[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[13]));
// synopsys translate_off
defparam \imm[13]~I .input_async_reset = "none";
defparam \imm[13]~I .input_power_up = "low";
defparam \imm[13]~I .input_register_mode = "none";
defparam \imm[13]~I .input_sync_reset = "none";
defparam \imm[13]~I .oe_async_reset = "none";
defparam \imm[13]~I .oe_power_up = "low";
defparam \imm[13]~I .oe_register_mode = "none";
defparam \imm[13]~I .oe_sync_reset = "none";
defparam \imm[13]~I .operation_mode = "output";
defparam \imm[13]~I .output_async_reset = "none";
defparam \imm[13]~I .output_power_up = "low";
defparam \imm[13]~I .output_register_mode = "none";
defparam \imm[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[14]~I (
	.datain(\imm[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[14]));
// synopsys translate_off
defparam \imm[14]~I .input_async_reset = "none";
defparam \imm[14]~I .input_power_up = "low";
defparam \imm[14]~I .input_register_mode = "none";
defparam \imm[14]~I .input_sync_reset = "none";
defparam \imm[14]~I .oe_async_reset = "none";
defparam \imm[14]~I .oe_power_up = "low";
defparam \imm[14]~I .oe_register_mode = "none";
defparam \imm[14]~I .oe_sync_reset = "none";
defparam \imm[14]~I .operation_mode = "output";
defparam \imm[14]~I .output_async_reset = "none";
defparam \imm[14]~I .output_power_up = "low";
defparam \imm[14]~I .output_register_mode = "none";
defparam \imm[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[15]~I (
	.datain(\imm[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[15]));
// synopsys translate_off
defparam \imm[15]~I .input_async_reset = "none";
defparam \imm[15]~I .input_power_up = "low";
defparam \imm[15]~I .input_register_mode = "none";
defparam \imm[15]~I .input_sync_reset = "none";
defparam \imm[15]~I .oe_async_reset = "none";
defparam \imm[15]~I .oe_power_up = "low";
defparam \imm[15]~I .oe_register_mode = "none";
defparam \imm[15]~I .oe_sync_reset = "none";
defparam \imm[15]~I .operation_mode = "output";
defparam \imm[15]~I .output_async_reset = "none";
defparam \imm[15]~I .output_power_up = "low";
defparam \imm[15]~I .output_register_mode = "none";
defparam \imm[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[16]~I (
	.datain(\imm[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[16]));
// synopsys translate_off
defparam \imm[16]~I .input_async_reset = "none";
defparam \imm[16]~I .input_power_up = "low";
defparam \imm[16]~I .input_register_mode = "none";
defparam \imm[16]~I .input_sync_reset = "none";
defparam \imm[16]~I .oe_async_reset = "none";
defparam \imm[16]~I .oe_power_up = "low";
defparam \imm[16]~I .oe_register_mode = "none";
defparam \imm[16]~I .oe_sync_reset = "none";
defparam \imm[16]~I .operation_mode = "output";
defparam \imm[16]~I .output_async_reset = "none";
defparam \imm[16]~I .output_power_up = "low";
defparam \imm[16]~I .output_register_mode = "none";
defparam \imm[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[17]~I (
	.datain(\imm[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[17]));
// synopsys translate_off
defparam \imm[17]~I .input_async_reset = "none";
defparam \imm[17]~I .input_power_up = "low";
defparam \imm[17]~I .input_register_mode = "none";
defparam \imm[17]~I .input_sync_reset = "none";
defparam \imm[17]~I .oe_async_reset = "none";
defparam \imm[17]~I .oe_power_up = "low";
defparam \imm[17]~I .oe_register_mode = "none";
defparam \imm[17]~I .oe_sync_reset = "none";
defparam \imm[17]~I .operation_mode = "output";
defparam \imm[17]~I .output_async_reset = "none";
defparam \imm[17]~I .output_power_up = "low";
defparam \imm[17]~I .output_register_mode = "none";
defparam \imm[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[18]~I (
	.datain(\imm[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[18]));
// synopsys translate_off
defparam \imm[18]~I .input_async_reset = "none";
defparam \imm[18]~I .input_power_up = "low";
defparam \imm[18]~I .input_register_mode = "none";
defparam \imm[18]~I .input_sync_reset = "none";
defparam \imm[18]~I .oe_async_reset = "none";
defparam \imm[18]~I .oe_power_up = "low";
defparam \imm[18]~I .oe_register_mode = "none";
defparam \imm[18]~I .oe_sync_reset = "none";
defparam \imm[18]~I .operation_mode = "output";
defparam \imm[18]~I .output_async_reset = "none";
defparam \imm[18]~I .output_power_up = "low";
defparam \imm[18]~I .output_register_mode = "none";
defparam \imm[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[19]~I (
	.datain(\imm[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[19]));
// synopsys translate_off
defparam \imm[19]~I .input_async_reset = "none";
defparam \imm[19]~I .input_power_up = "low";
defparam \imm[19]~I .input_register_mode = "none";
defparam \imm[19]~I .input_sync_reset = "none";
defparam \imm[19]~I .oe_async_reset = "none";
defparam \imm[19]~I .oe_power_up = "low";
defparam \imm[19]~I .oe_register_mode = "none";
defparam \imm[19]~I .oe_sync_reset = "none";
defparam \imm[19]~I .operation_mode = "output";
defparam \imm[19]~I .output_async_reset = "none";
defparam \imm[19]~I .output_power_up = "low";
defparam \imm[19]~I .output_register_mode = "none";
defparam \imm[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[20]~I (
	.datain(\imm[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[20]));
// synopsys translate_off
defparam \imm[20]~I .input_async_reset = "none";
defparam \imm[20]~I .input_power_up = "low";
defparam \imm[20]~I .input_register_mode = "none";
defparam \imm[20]~I .input_sync_reset = "none";
defparam \imm[20]~I .oe_async_reset = "none";
defparam \imm[20]~I .oe_power_up = "low";
defparam \imm[20]~I .oe_register_mode = "none";
defparam \imm[20]~I .oe_sync_reset = "none";
defparam \imm[20]~I .operation_mode = "output";
defparam \imm[20]~I .output_async_reset = "none";
defparam \imm[20]~I .output_power_up = "low";
defparam \imm[20]~I .output_register_mode = "none";
defparam \imm[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[21]~I (
	.datain(\imm[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[21]));
// synopsys translate_off
defparam \imm[21]~I .input_async_reset = "none";
defparam \imm[21]~I .input_power_up = "low";
defparam \imm[21]~I .input_register_mode = "none";
defparam \imm[21]~I .input_sync_reset = "none";
defparam \imm[21]~I .oe_async_reset = "none";
defparam \imm[21]~I .oe_power_up = "low";
defparam \imm[21]~I .oe_register_mode = "none";
defparam \imm[21]~I .oe_sync_reset = "none";
defparam \imm[21]~I .operation_mode = "output";
defparam \imm[21]~I .output_async_reset = "none";
defparam \imm[21]~I .output_power_up = "low";
defparam \imm[21]~I .output_register_mode = "none";
defparam \imm[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[22]~I (
	.datain(\imm[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[22]));
// synopsys translate_off
defparam \imm[22]~I .input_async_reset = "none";
defparam \imm[22]~I .input_power_up = "low";
defparam \imm[22]~I .input_register_mode = "none";
defparam \imm[22]~I .input_sync_reset = "none";
defparam \imm[22]~I .oe_async_reset = "none";
defparam \imm[22]~I .oe_power_up = "low";
defparam \imm[22]~I .oe_register_mode = "none";
defparam \imm[22]~I .oe_sync_reset = "none";
defparam \imm[22]~I .operation_mode = "output";
defparam \imm[22]~I .output_async_reset = "none";
defparam \imm[22]~I .output_power_up = "low";
defparam \imm[22]~I .output_register_mode = "none";
defparam \imm[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[23]~I (
	.datain(\imm[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[23]));
// synopsys translate_off
defparam \imm[23]~I .input_async_reset = "none";
defparam \imm[23]~I .input_power_up = "low";
defparam \imm[23]~I .input_register_mode = "none";
defparam \imm[23]~I .input_sync_reset = "none";
defparam \imm[23]~I .oe_async_reset = "none";
defparam \imm[23]~I .oe_power_up = "low";
defparam \imm[23]~I .oe_register_mode = "none";
defparam \imm[23]~I .oe_sync_reset = "none";
defparam \imm[23]~I .operation_mode = "output";
defparam \imm[23]~I .output_async_reset = "none";
defparam \imm[23]~I .output_power_up = "low";
defparam \imm[23]~I .output_register_mode = "none";
defparam \imm[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[24]~I (
	.datain(\imm[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[24]));
// synopsys translate_off
defparam \imm[24]~I .input_async_reset = "none";
defparam \imm[24]~I .input_power_up = "low";
defparam \imm[24]~I .input_register_mode = "none";
defparam \imm[24]~I .input_sync_reset = "none";
defparam \imm[24]~I .oe_async_reset = "none";
defparam \imm[24]~I .oe_power_up = "low";
defparam \imm[24]~I .oe_register_mode = "none";
defparam \imm[24]~I .oe_sync_reset = "none";
defparam \imm[24]~I .operation_mode = "output";
defparam \imm[24]~I .output_async_reset = "none";
defparam \imm[24]~I .output_power_up = "low";
defparam \imm[24]~I .output_register_mode = "none";
defparam \imm[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[25]~I (
	.datain(\imm[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[25]));
// synopsys translate_off
defparam \imm[25]~I .input_async_reset = "none";
defparam \imm[25]~I .input_power_up = "low";
defparam \imm[25]~I .input_register_mode = "none";
defparam \imm[25]~I .input_sync_reset = "none";
defparam \imm[25]~I .oe_async_reset = "none";
defparam \imm[25]~I .oe_power_up = "low";
defparam \imm[25]~I .oe_register_mode = "none";
defparam \imm[25]~I .oe_sync_reset = "none";
defparam \imm[25]~I .operation_mode = "output";
defparam \imm[25]~I .output_async_reset = "none";
defparam \imm[25]~I .output_power_up = "low";
defparam \imm[25]~I .output_register_mode = "none";
defparam \imm[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[26]~I (
	.datain(\imm[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[26]));
// synopsys translate_off
defparam \imm[26]~I .input_async_reset = "none";
defparam \imm[26]~I .input_power_up = "low";
defparam \imm[26]~I .input_register_mode = "none";
defparam \imm[26]~I .input_sync_reset = "none";
defparam \imm[26]~I .oe_async_reset = "none";
defparam \imm[26]~I .oe_power_up = "low";
defparam \imm[26]~I .oe_register_mode = "none";
defparam \imm[26]~I .oe_sync_reset = "none";
defparam \imm[26]~I .operation_mode = "output";
defparam \imm[26]~I .output_async_reset = "none";
defparam \imm[26]~I .output_power_up = "low";
defparam \imm[26]~I .output_register_mode = "none";
defparam \imm[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[27]~I (
	.datain(\imm[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[27]));
// synopsys translate_off
defparam \imm[27]~I .input_async_reset = "none";
defparam \imm[27]~I .input_power_up = "low";
defparam \imm[27]~I .input_register_mode = "none";
defparam \imm[27]~I .input_sync_reset = "none";
defparam \imm[27]~I .oe_async_reset = "none";
defparam \imm[27]~I .oe_power_up = "low";
defparam \imm[27]~I .oe_register_mode = "none";
defparam \imm[27]~I .oe_sync_reset = "none";
defparam \imm[27]~I .operation_mode = "output";
defparam \imm[27]~I .output_async_reset = "none";
defparam \imm[27]~I .output_power_up = "low";
defparam \imm[27]~I .output_register_mode = "none";
defparam \imm[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[28]~I (
	.datain(\imm[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[28]));
// synopsys translate_off
defparam \imm[28]~I .input_async_reset = "none";
defparam \imm[28]~I .input_power_up = "low";
defparam \imm[28]~I .input_register_mode = "none";
defparam \imm[28]~I .input_sync_reset = "none";
defparam \imm[28]~I .oe_async_reset = "none";
defparam \imm[28]~I .oe_power_up = "low";
defparam \imm[28]~I .oe_register_mode = "none";
defparam \imm[28]~I .oe_sync_reset = "none";
defparam \imm[28]~I .operation_mode = "output";
defparam \imm[28]~I .output_async_reset = "none";
defparam \imm[28]~I .output_power_up = "low";
defparam \imm[28]~I .output_register_mode = "none";
defparam \imm[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[29]~I (
	.datain(\imm[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[29]));
// synopsys translate_off
defparam \imm[29]~I .input_async_reset = "none";
defparam \imm[29]~I .input_power_up = "low";
defparam \imm[29]~I .input_register_mode = "none";
defparam \imm[29]~I .input_sync_reset = "none";
defparam \imm[29]~I .oe_async_reset = "none";
defparam \imm[29]~I .oe_power_up = "low";
defparam \imm[29]~I .oe_register_mode = "none";
defparam \imm[29]~I .oe_sync_reset = "none";
defparam \imm[29]~I .operation_mode = "output";
defparam \imm[29]~I .output_async_reset = "none";
defparam \imm[29]~I .output_power_up = "low";
defparam \imm[29]~I .output_register_mode = "none";
defparam \imm[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[30]~I (
	.datain(\imm[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[30]));
// synopsys translate_off
defparam \imm[30]~I .input_async_reset = "none";
defparam \imm[30]~I .input_power_up = "low";
defparam \imm[30]~I .input_register_mode = "none";
defparam \imm[30]~I .input_sync_reset = "none";
defparam \imm[30]~I .oe_async_reset = "none";
defparam \imm[30]~I .oe_power_up = "low";
defparam \imm[30]~I .oe_register_mode = "none";
defparam \imm[30]~I .oe_sync_reset = "none";
defparam \imm[30]~I .operation_mode = "output";
defparam \imm[30]~I .output_async_reset = "none";
defparam \imm[30]~I .output_power_up = "low";
defparam \imm[30]~I .output_register_mode = "none";
defparam \imm[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imm[31]~I (
	.datain(\imm[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imm[31]));
// synopsys translate_off
defparam \imm[31]~I .input_async_reset = "none";
defparam \imm[31]~I .input_power_up = "low";
defparam \imm[31]~I .input_register_mode = "none";
defparam \imm[31]~I .input_sync_reset = "none";
defparam \imm[31]~I .oe_async_reset = "none";
defparam \imm[31]~I .oe_power_up = "low";
defparam \imm[31]~I .oe_register_mode = "none";
defparam \imm[31]~I .oe_sync_reset = "none";
defparam \imm[31]~I .operation_mode = "output";
defparam \imm[31]~I .output_async_reset = "none";
defparam \imm[31]~I .output_power_up = "low";
defparam \imm[31]~I .output_register_mode = "none";
defparam \imm[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[2]~I (
	.datain(\PC[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[3]~I (
	.datain(\PC[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[4]~I (
	.datain(\PC[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[5]~I (
	.datain(\PC[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[6]~I (
	.datain(\PC[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[7]~I (
	.datain(\PC[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[8]~I (
	.datain(\PC[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[8]));
// synopsys translate_off
defparam \PC[8]~I .input_async_reset = "none";
defparam \PC[8]~I .input_power_up = "low";
defparam \PC[8]~I .input_register_mode = "none";
defparam \PC[8]~I .input_sync_reset = "none";
defparam \PC[8]~I .oe_async_reset = "none";
defparam \PC[8]~I .oe_power_up = "low";
defparam \PC[8]~I .oe_register_mode = "none";
defparam \PC[8]~I .oe_sync_reset = "none";
defparam \PC[8]~I .operation_mode = "output";
defparam \PC[8]~I .output_async_reset = "none";
defparam \PC[8]~I .output_power_up = "low";
defparam \PC[8]~I .output_register_mode = "none";
defparam \PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[9]~I (
	.datain(\PC[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[9]));
// synopsys translate_off
defparam \PC[9]~I .input_async_reset = "none";
defparam \PC[9]~I .input_power_up = "low";
defparam \PC[9]~I .input_register_mode = "none";
defparam \PC[9]~I .input_sync_reset = "none";
defparam \PC[9]~I .oe_async_reset = "none";
defparam \PC[9]~I .oe_power_up = "low";
defparam \PC[9]~I .oe_register_mode = "none";
defparam \PC[9]~I .oe_sync_reset = "none";
defparam \PC[9]~I .operation_mode = "output";
defparam \PC[9]~I .output_async_reset = "none";
defparam \PC[9]~I .output_power_up = "low";
defparam \PC[9]~I .output_register_mode = "none";
defparam \PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[10]~I (
	.datain(\PC[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[10]));
// synopsys translate_off
defparam \PC[10]~I .input_async_reset = "none";
defparam \PC[10]~I .input_power_up = "low";
defparam \PC[10]~I .input_register_mode = "none";
defparam \PC[10]~I .input_sync_reset = "none";
defparam \PC[10]~I .oe_async_reset = "none";
defparam \PC[10]~I .oe_power_up = "low";
defparam \PC[10]~I .oe_register_mode = "none";
defparam \PC[10]~I .oe_sync_reset = "none";
defparam \PC[10]~I .operation_mode = "output";
defparam \PC[10]~I .output_async_reset = "none";
defparam \PC[10]~I .output_power_up = "low";
defparam \PC[10]~I .output_register_mode = "none";
defparam \PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[11]~I (
	.datain(\PC[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[11]));
// synopsys translate_off
defparam \PC[11]~I .input_async_reset = "none";
defparam \PC[11]~I .input_power_up = "low";
defparam \PC[11]~I .input_register_mode = "none";
defparam \PC[11]~I .input_sync_reset = "none";
defparam \PC[11]~I .oe_async_reset = "none";
defparam \PC[11]~I .oe_power_up = "low";
defparam \PC[11]~I .oe_register_mode = "none";
defparam \PC[11]~I .oe_sync_reset = "none";
defparam \PC[11]~I .operation_mode = "output";
defparam \PC[11]~I .output_async_reset = "none";
defparam \PC[11]~I .output_power_up = "low";
defparam \PC[11]~I .output_register_mode = "none";
defparam \PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[12]~I (
	.datain(\PC[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[12]));
// synopsys translate_off
defparam \PC[12]~I .input_async_reset = "none";
defparam \PC[12]~I .input_power_up = "low";
defparam \PC[12]~I .input_register_mode = "none";
defparam \PC[12]~I .input_sync_reset = "none";
defparam \PC[12]~I .oe_async_reset = "none";
defparam \PC[12]~I .oe_power_up = "low";
defparam \PC[12]~I .oe_register_mode = "none";
defparam \PC[12]~I .oe_sync_reset = "none";
defparam \PC[12]~I .operation_mode = "output";
defparam \PC[12]~I .output_async_reset = "none";
defparam \PC[12]~I .output_power_up = "low";
defparam \PC[12]~I .output_register_mode = "none";
defparam \PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[13]~I (
	.datain(\PC[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[13]));
// synopsys translate_off
defparam \PC[13]~I .input_async_reset = "none";
defparam \PC[13]~I .input_power_up = "low";
defparam \PC[13]~I .input_register_mode = "none";
defparam \PC[13]~I .input_sync_reset = "none";
defparam \PC[13]~I .oe_async_reset = "none";
defparam \PC[13]~I .oe_power_up = "low";
defparam \PC[13]~I .oe_register_mode = "none";
defparam \PC[13]~I .oe_sync_reset = "none";
defparam \PC[13]~I .operation_mode = "output";
defparam \PC[13]~I .output_async_reset = "none";
defparam \PC[13]~I .output_power_up = "low";
defparam \PC[13]~I .output_register_mode = "none";
defparam \PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[14]~I (
	.datain(\PC[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[14]));
// synopsys translate_off
defparam \PC[14]~I .input_async_reset = "none";
defparam \PC[14]~I .input_power_up = "low";
defparam \PC[14]~I .input_register_mode = "none";
defparam \PC[14]~I .input_sync_reset = "none";
defparam \PC[14]~I .oe_async_reset = "none";
defparam \PC[14]~I .oe_power_up = "low";
defparam \PC[14]~I .oe_register_mode = "none";
defparam \PC[14]~I .oe_sync_reset = "none";
defparam \PC[14]~I .operation_mode = "output";
defparam \PC[14]~I .output_async_reset = "none";
defparam \PC[14]~I .output_power_up = "low";
defparam \PC[14]~I .output_register_mode = "none";
defparam \PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[15]~I (
	.datain(\PC[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[15]));
// synopsys translate_off
defparam \PC[15]~I .input_async_reset = "none";
defparam \PC[15]~I .input_power_up = "low";
defparam \PC[15]~I .input_register_mode = "none";
defparam \PC[15]~I .input_sync_reset = "none";
defparam \PC[15]~I .oe_async_reset = "none";
defparam \PC[15]~I .oe_power_up = "low";
defparam \PC[15]~I .oe_register_mode = "none";
defparam \PC[15]~I .oe_sync_reset = "none";
defparam \PC[15]~I .operation_mode = "output";
defparam \PC[15]~I .output_async_reset = "none";
defparam \PC[15]~I .output_power_up = "low";
defparam \PC[15]~I .output_register_mode = "none";
defparam \PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[16]~I (
	.datain(\PC[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[16]));
// synopsys translate_off
defparam \PC[16]~I .input_async_reset = "none";
defparam \PC[16]~I .input_power_up = "low";
defparam \PC[16]~I .input_register_mode = "none";
defparam \PC[16]~I .input_sync_reset = "none";
defparam \PC[16]~I .oe_async_reset = "none";
defparam \PC[16]~I .oe_power_up = "low";
defparam \PC[16]~I .oe_register_mode = "none";
defparam \PC[16]~I .oe_sync_reset = "none";
defparam \PC[16]~I .operation_mode = "output";
defparam \PC[16]~I .output_async_reset = "none";
defparam \PC[16]~I .output_power_up = "low";
defparam \PC[16]~I .output_register_mode = "none";
defparam \PC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[17]~I (
	.datain(\PC[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[17]));
// synopsys translate_off
defparam \PC[17]~I .input_async_reset = "none";
defparam \PC[17]~I .input_power_up = "low";
defparam \PC[17]~I .input_register_mode = "none";
defparam \PC[17]~I .input_sync_reset = "none";
defparam \PC[17]~I .oe_async_reset = "none";
defparam \PC[17]~I .oe_power_up = "low";
defparam \PC[17]~I .oe_register_mode = "none";
defparam \PC[17]~I .oe_sync_reset = "none";
defparam \PC[17]~I .operation_mode = "output";
defparam \PC[17]~I .output_async_reset = "none";
defparam \PC[17]~I .output_power_up = "low";
defparam \PC[17]~I .output_register_mode = "none";
defparam \PC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[18]~I (
	.datain(\PC[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[18]));
// synopsys translate_off
defparam \PC[18]~I .input_async_reset = "none";
defparam \PC[18]~I .input_power_up = "low";
defparam \PC[18]~I .input_register_mode = "none";
defparam \PC[18]~I .input_sync_reset = "none";
defparam \PC[18]~I .oe_async_reset = "none";
defparam \PC[18]~I .oe_power_up = "low";
defparam \PC[18]~I .oe_register_mode = "none";
defparam \PC[18]~I .oe_sync_reset = "none";
defparam \PC[18]~I .operation_mode = "output";
defparam \PC[18]~I .output_async_reset = "none";
defparam \PC[18]~I .output_power_up = "low";
defparam \PC[18]~I .output_register_mode = "none";
defparam \PC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[19]~I (
	.datain(\PC[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[19]));
// synopsys translate_off
defparam \PC[19]~I .input_async_reset = "none";
defparam \PC[19]~I .input_power_up = "low";
defparam \PC[19]~I .input_register_mode = "none";
defparam \PC[19]~I .input_sync_reset = "none";
defparam \PC[19]~I .oe_async_reset = "none";
defparam \PC[19]~I .oe_power_up = "low";
defparam \PC[19]~I .oe_register_mode = "none";
defparam \PC[19]~I .oe_sync_reset = "none";
defparam \PC[19]~I .operation_mode = "output";
defparam \PC[19]~I .output_async_reset = "none";
defparam \PC[19]~I .output_power_up = "low";
defparam \PC[19]~I .output_register_mode = "none";
defparam \PC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[20]~I (
	.datain(\PC[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[20]));
// synopsys translate_off
defparam \PC[20]~I .input_async_reset = "none";
defparam \PC[20]~I .input_power_up = "low";
defparam \PC[20]~I .input_register_mode = "none";
defparam \PC[20]~I .input_sync_reset = "none";
defparam \PC[20]~I .oe_async_reset = "none";
defparam \PC[20]~I .oe_power_up = "low";
defparam \PC[20]~I .oe_register_mode = "none";
defparam \PC[20]~I .oe_sync_reset = "none";
defparam \PC[20]~I .operation_mode = "output";
defparam \PC[20]~I .output_async_reset = "none";
defparam \PC[20]~I .output_power_up = "low";
defparam \PC[20]~I .output_register_mode = "none";
defparam \PC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[21]~I (
	.datain(\PC[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[21]));
// synopsys translate_off
defparam \PC[21]~I .input_async_reset = "none";
defparam \PC[21]~I .input_power_up = "low";
defparam \PC[21]~I .input_register_mode = "none";
defparam \PC[21]~I .input_sync_reset = "none";
defparam \PC[21]~I .oe_async_reset = "none";
defparam \PC[21]~I .oe_power_up = "low";
defparam \PC[21]~I .oe_register_mode = "none";
defparam \PC[21]~I .oe_sync_reset = "none";
defparam \PC[21]~I .operation_mode = "output";
defparam \PC[21]~I .output_async_reset = "none";
defparam \PC[21]~I .output_power_up = "low";
defparam \PC[21]~I .output_register_mode = "none";
defparam \PC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[22]~I (
	.datain(\PC[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[22]));
// synopsys translate_off
defparam \PC[22]~I .input_async_reset = "none";
defparam \PC[22]~I .input_power_up = "low";
defparam \PC[22]~I .input_register_mode = "none";
defparam \PC[22]~I .input_sync_reset = "none";
defparam \PC[22]~I .oe_async_reset = "none";
defparam \PC[22]~I .oe_power_up = "low";
defparam \PC[22]~I .oe_register_mode = "none";
defparam \PC[22]~I .oe_sync_reset = "none";
defparam \PC[22]~I .operation_mode = "output";
defparam \PC[22]~I .output_async_reset = "none";
defparam \PC[22]~I .output_power_up = "low";
defparam \PC[22]~I .output_register_mode = "none";
defparam \PC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[23]~I (
	.datain(\PC[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[23]));
// synopsys translate_off
defparam \PC[23]~I .input_async_reset = "none";
defparam \PC[23]~I .input_power_up = "low";
defparam \PC[23]~I .input_register_mode = "none";
defparam \PC[23]~I .input_sync_reset = "none";
defparam \PC[23]~I .oe_async_reset = "none";
defparam \PC[23]~I .oe_power_up = "low";
defparam \PC[23]~I .oe_register_mode = "none";
defparam \PC[23]~I .oe_sync_reset = "none";
defparam \PC[23]~I .operation_mode = "output";
defparam \PC[23]~I .output_async_reset = "none";
defparam \PC[23]~I .output_power_up = "low";
defparam \PC[23]~I .output_register_mode = "none";
defparam \PC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[24]~I (
	.datain(\PC[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[24]));
// synopsys translate_off
defparam \PC[24]~I .input_async_reset = "none";
defparam \PC[24]~I .input_power_up = "low";
defparam \PC[24]~I .input_register_mode = "none";
defparam \PC[24]~I .input_sync_reset = "none";
defparam \PC[24]~I .oe_async_reset = "none";
defparam \PC[24]~I .oe_power_up = "low";
defparam \PC[24]~I .oe_register_mode = "none";
defparam \PC[24]~I .oe_sync_reset = "none";
defparam \PC[24]~I .operation_mode = "output";
defparam \PC[24]~I .output_async_reset = "none";
defparam \PC[24]~I .output_power_up = "low";
defparam \PC[24]~I .output_register_mode = "none";
defparam \PC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[25]~I (
	.datain(\PC[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[25]));
// synopsys translate_off
defparam \PC[25]~I .input_async_reset = "none";
defparam \PC[25]~I .input_power_up = "low";
defparam \PC[25]~I .input_register_mode = "none";
defparam \PC[25]~I .input_sync_reset = "none";
defparam \PC[25]~I .oe_async_reset = "none";
defparam \PC[25]~I .oe_power_up = "low";
defparam \PC[25]~I .oe_register_mode = "none";
defparam \PC[25]~I .oe_sync_reset = "none";
defparam \PC[25]~I .operation_mode = "output";
defparam \PC[25]~I .output_async_reset = "none";
defparam \PC[25]~I .output_power_up = "low";
defparam \PC[25]~I .output_register_mode = "none";
defparam \PC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[26]~I (
	.datain(\PC[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[26]));
// synopsys translate_off
defparam \PC[26]~I .input_async_reset = "none";
defparam \PC[26]~I .input_power_up = "low";
defparam \PC[26]~I .input_register_mode = "none";
defparam \PC[26]~I .input_sync_reset = "none";
defparam \PC[26]~I .oe_async_reset = "none";
defparam \PC[26]~I .oe_power_up = "low";
defparam \PC[26]~I .oe_register_mode = "none";
defparam \PC[26]~I .oe_sync_reset = "none";
defparam \PC[26]~I .operation_mode = "output";
defparam \PC[26]~I .output_async_reset = "none";
defparam \PC[26]~I .output_power_up = "low";
defparam \PC[26]~I .output_register_mode = "none";
defparam \PC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[27]~I (
	.datain(\PC[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[27]));
// synopsys translate_off
defparam \PC[27]~I .input_async_reset = "none";
defparam \PC[27]~I .input_power_up = "low";
defparam \PC[27]~I .input_register_mode = "none";
defparam \PC[27]~I .input_sync_reset = "none";
defparam \PC[27]~I .oe_async_reset = "none";
defparam \PC[27]~I .oe_power_up = "low";
defparam \PC[27]~I .oe_register_mode = "none";
defparam \PC[27]~I .oe_sync_reset = "none";
defparam \PC[27]~I .operation_mode = "output";
defparam \PC[27]~I .output_async_reset = "none";
defparam \PC[27]~I .output_power_up = "low";
defparam \PC[27]~I .output_register_mode = "none";
defparam \PC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[28]~I (
	.datain(\PC[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[28]));
// synopsys translate_off
defparam \PC[28]~I .input_async_reset = "none";
defparam \PC[28]~I .input_power_up = "low";
defparam \PC[28]~I .input_register_mode = "none";
defparam \PC[28]~I .input_sync_reset = "none";
defparam \PC[28]~I .oe_async_reset = "none";
defparam \PC[28]~I .oe_power_up = "low";
defparam \PC[28]~I .oe_register_mode = "none";
defparam \PC[28]~I .oe_sync_reset = "none";
defparam \PC[28]~I .operation_mode = "output";
defparam \PC[28]~I .output_async_reset = "none";
defparam \PC[28]~I .output_power_up = "low";
defparam \PC[28]~I .output_register_mode = "none";
defparam \PC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[29]~I (
	.datain(\PC[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[29]));
// synopsys translate_off
defparam \PC[29]~I .input_async_reset = "none";
defparam \PC[29]~I .input_power_up = "low";
defparam \PC[29]~I .input_register_mode = "none";
defparam \PC[29]~I .input_sync_reset = "none";
defparam \PC[29]~I .oe_async_reset = "none";
defparam \PC[29]~I .oe_power_up = "low";
defparam \PC[29]~I .oe_register_mode = "none";
defparam \PC[29]~I .oe_sync_reset = "none";
defparam \PC[29]~I .operation_mode = "output";
defparam \PC[29]~I .output_async_reset = "none";
defparam \PC[29]~I .output_power_up = "low";
defparam \PC[29]~I .output_register_mode = "none";
defparam \PC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[30]~I (
	.datain(\PC[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[30]));
// synopsys translate_off
defparam \PC[30]~I .input_async_reset = "none";
defparam \PC[30]~I .input_power_up = "low";
defparam \PC[30]~I .input_register_mode = "none";
defparam \PC[30]~I .input_sync_reset = "none";
defparam \PC[30]~I .oe_async_reset = "none";
defparam \PC[30]~I .oe_power_up = "low";
defparam \PC[30]~I .oe_register_mode = "none";
defparam \PC[30]~I .oe_sync_reset = "none";
defparam \PC[30]~I .operation_mode = "output";
defparam \PC[30]~I .output_async_reset = "none";
defparam \PC[30]~I .output_power_up = "low";
defparam \PC[30]~I .output_register_mode = "none";
defparam \PC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[31]~I (
	.datain(\PC[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[31]));
// synopsys translate_off
defparam \PC[31]~I .input_async_reset = "none";
defparam \PC[31]~I .input_power_up = "low";
defparam \PC[31]~I .input_register_mode = "none";
defparam \PC[31]~I .input_sync_reset = "none";
defparam \PC[31]~I .oe_async_reset = "none";
defparam \PC[31]~I .oe_power_up = "low";
defparam \PC[31]~I .oe_register_mode = "none";
defparam \PC[31]~I .oe_sync_reset = "none";
defparam \PC[31]~I .operation_mode = "output";
defparam \PC[31]~I .output_async_reset = "none";
defparam \PC[31]~I .output_power_up = "low";
defparam \PC[31]~I .output_register_mode = "none";
defparam \PC[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
