---
layout: default
title: SystemDK é–‹ç™ºãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆé€²è¡Œè¡¨ï¼ˆéƒ¨é–€åˆ¥è©³ç´°ç‰ˆãƒ»ä¿®æ­£ç‰ˆï¼‰
---

---

# ğŸ—“ï¸ SystemDK é–‹ç™ºãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆé€²è¡Œè¡¨ï¼ˆéƒ¨é–€åˆ¥è©³ç´°ç‰ˆãƒ»ä¿®æ­£ç‰ˆï¼‰  
**SystemDK Development Schedule by Division (Revised)**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

SystemDK ã¯ã€**è¨­è¨ˆãƒ»åˆ¶å¾¡ãƒ»CADãƒ»è£½é€ ãƒ»è©•ä¾¡**ã¨ã„ã£ãŸè¤‡æ•°éƒ¨é–€ã‚’è·¨ãçµ±åˆé–‹ç™ºã§ã‚ã‚Šã€  
å˜ç‹¬ã®æŠ€è¡“ç†è§£ã ã‘ã§ãªãã€**é€±å˜ä½ã§ã®å…¨ä½“é€²è¡Œç®¡ç†**ãŒæ¥µã‚ã¦é‡è¦ã¨ãªã‚Šã¾ã™ã€‚  
*SystemDK is an integrated development across **design, control, CAD, fabrication, and evaluation**,  
where not only technical understanding but also **weekly cross-divisional project management** is crucial.*

ãã®ãŸã‚æœ¬è³‡æ–™ã§ã¯ã€éƒ¨é–€åˆ¥ã«è©³ç´°åŒ–ã—ãŸ **SystemDK é–‹ç™ºãƒ—ãƒ­ã‚¸ã‚§ã‚¯ãƒˆé€²è¡Œè¡¨** ã‚’æç¤ºã—ã¾ã™ã€‚  
*Therefore, this document provides a **detailed SystemDK project schedule by division**,  
allowing readers to connect **constraint theories** with **practical development timelines**.*

---

## ğŸ“… éƒ¨é–€åˆ¥ãƒ»é€±å˜ä½ã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«è¡¨  
*Weekly Schedule by Division*

| é€± / Week | è¨­è¨ˆéƒ¨ / *Design* | åˆ¶å¾¡éƒ¨ / *Control* | CADéƒ¨ / *CAD & Layout* | FABéƒ¨ / *Fabrication* | è©•ä¾¡éƒ¨ / *Evaluation* |
|-----------|------------------|-------------------|------------------------|-----------------------|------------------------|
| 1â€“2 | ä»•æ§˜ç­–å®šãƒ»å…¨ä½“ãƒ–ãƒ­ãƒƒã‚¯å›³ <br>*Specification & Block Diagram* | | | | |
| 3â€“4 | ã‚¢ãƒ¼ã‚­å®šç¾©ãƒ»I/Fè¨­è¨ˆ <br>*Architecture & I/F Design* | FSMä»•æ§˜æ•´ç† <br>*FSM Spec* | | | è©•ä¾¡è¦æ±‚å®šç¾© <br>*Eval. Requirements* |
| 5â€“6 | ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®šï¼ˆIPå€™è£œï¼‰ <br>*Module/IP Selection* | PIDãƒ¢ãƒ‡ãƒ«è¨­è¨ˆ <br>*PID Model Design* | EDAãƒ•ãƒ­ãƒ¼æº–å‚™ <br>*EDA Flow Setup* | | åˆæœŸè©•ä¾¡è¨ˆç”» <br>*Initial Eval Plan* |
| 7â€“8 | RTLã‚¹ã‚±ãƒ«ãƒˆãƒ³ä½œæˆ <br>*RTL Skeleton* | LLM I/Oä»•æ§˜åŒ– <br>*LLM I/O Definition* | Floorplanæ¤œè¨ <br>*Floorplan Study* | | FPGAæ¤œè¨¼è¨ˆç”» <br>*FPGA Validation Plan* |
| 9â€“10 | RTLè©³ç´°åŒ– <br>*RTL Detailing* | FSM+PIDçµ±åˆè¨­è¨ˆ <br>*FSM+PID Integration* | P&Rãƒ«ãƒ¼ãƒ«æº–å‚™ <br>*P&R Rule Prep* | | FPGAç’°å¢ƒã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ— <br>*FPGA Setup* |
| 11â€“12 | RTLãƒ¬ãƒ“ãƒ¥ãƒ¼ãƒ»ä¿®æ­£ <br>*RTL Review & Fix* | FPGAãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒæ§‹ç¯‰ <br>*FPGA Testbench* | Floorplanå›ºå®š <br>*Floorplan Freeze* | | RTLæ¤œè¨¼ <br>*RTL Verification* |
| 13â€“14 | RTLå®Œæˆç‰ˆ <br>*RTL Final Version* | åˆ¶å¾¡çµ±åˆãƒ‡ãƒãƒƒã‚° <br>*Control Integration Debug* | Placement & Routing å®Ÿæ–½ <br>*P&R Execution* | | ç‰©ç†è¨­è¨ˆæ¤œè¨¼ï¼ˆDRC/LVSï¼‰ <br>*Physical Verification* |
| 15â€“16 | | | GDSå‡ºåŠ› <br>*GDS Output* | ãƒã‚¹ã‚¯å·¥ç¨‹æº–å‚™ <br>*Mask Prep* | Tape-outå‰ãƒ¬ãƒ“ãƒ¥ãƒ¼ <br>*Pre-Tapeout Review* |
| 17â€“18 | | | | ãƒã‚¹ã‚¯ä½œæˆ <br>*Mask Fabrication* | |
| 19â€“20 | | | | ICè©¦ä½œï¼ˆ1st Siliconï¼‰ <br>*First Silicon* | ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆãƒ»åˆæœŸè©•ä¾¡ <br>*Wafer Test & Initial Eval* |
| 21â€“22 | IPå†è¨­è¨ˆãƒ»æ”¹å–„ <br>*IP Redesign & Fix* | åˆ¶å¾¡ç³»ä¿®æ­£ <br>*Control Fixes* | ECOãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¿®æ­£ <br>*ECO Layout Update* | 2ndè©¦ä½œæº–å‚™ <br>*Second Silicon Prep* | å†è©•ä¾¡ <br>*Re-Evaluation* |
| 23â€“24 | BR/IP/PKG DKåŒ– <br>*BR/IP/PKG DKization* | | | 2ndè©¦ä½œï¼ˆSecond Siliconï¼‰ | å†ã‚¦ã‚¨ãƒãƒ†ã‚¹ãƒˆ <br>*Second Wafer Test* |
| 25â€“26 | IP/BR/PKGçµ±åˆ <br>*IP/BR/PKG Integration* | | | | è©•ä¾¡ãƒ»ã‚·ã‚¹ãƒ†ãƒ çµ±åˆæ”¯æ´ <br>*System Integration Support* |
| 27â€“28 | SystemDKæœ€çµ‚çµ±åˆ <br>*SystemDK Final Integration* | | | | æœ€çµ‚è©•ä¾¡ãƒ»å ±å‘Š <br>*Final Eval & Report* |

---

## ğŸ–¼ï¸ Mermaid ã‚¬ãƒ³ãƒˆãƒãƒ£ãƒ¼ãƒˆ  
*Mermaid Gantt Chart (Revised)*

```mermaid
gantt
    title éƒ¨é–€åˆ¥ SystemDK é–‹ç™ºã‚¹ã‚±ã‚¸ãƒ¥ãƒ¼ãƒ«ï¼ˆä¿®æ­£ç‰ˆï¼‰ / *SystemDK Dev. Schedule by Division*
    dateFormat  YYYY-MM-DD
    axisFormat  %m/%d
    todayMarker stroke-width:2px,stroke:red,opacity:0.5

    section è¨­è¨ˆéƒ¨ / *Design*
    ä»•æ§˜ç­–å®šãƒ»ãƒ–ãƒ­ãƒƒã‚¯å›³ / *Specification & Block Diagram* :a1, 2025-09-01, 14d
    ã‚¢ãƒ¼ã‚­å®šç¾©ãƒ»I/Fè¨­è¨ˆ / *Architecture & I/F Design*      :a2, after a1, 14d
    ãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«é¸å®š / *Module Selection*                   :a3, after a2, 14d
    RTLã‚¹ã‚±ãƒ«ãƒˆãƒ³ / *RTL Skeleton*                        :a4, after a3, 14d
    RTLè©³ç´°åŒ– / *RTL Detailing*                           :a5, after a4, 14d
    RTLãƒ¬ãƒ“ãƒ¥ãƒ¼ãƒ»ä¿®æ­£ / *RTL Review & Fix*                :a6, after a5, 14d
    RTLå®Œæˆç‰ˆ / *RTL Final Version*                       :a7, after a6, 14d
    IPå†è¨­è¨ˆãƒ»æ”¹å–„ / *IP Redesign & Fix*                  :a8, after a7, 14d
    BR/IP/PKG DKåŒ– / *BR/IP/PKG DKization*                :a9, after a8, 14d
    IP/BR/PKGçµ±åˆ / *IP/BR/PKG Integration*               :a10, after a9, 14d
    SystemDKæœ€çµ‚çµ±åˆ / *SystemDK Final Integration*       :a11, after a10, 14d

    section åˆ¶å¾¡éƒ¨ / *Control*
    FSMä»•æ§˜ / *FSM Spec*                                  :b1, after a2, 14d
    PIDãƒ¢ãƒ‡ãƒ«è¨­è¨ˆ / *PID Model*                           :b2, after b1, 14d
    LLM I/Oä»•æ§˜ / *LLM I/O*                               :b3, after b2, 14d
    FSM+PIDçµ±åˆ / *FSM+PID Integration*                   :b4, after b3, 14d
    FPGAãƒ†ã‚¹ãƒˆãƒ™ãƒ³ãƒ / *FPGA Testbench*                   :b5, after a4, 14d
    åˆ¶å¾¡ç³»ä¿®æ­£ / *Control Fixes*                          :b6, after b5, 14d

    section CADéƒ¨ / *CAD & Layout*
    EDAãƒ•ãƒ­ãƒ¼æº–å‚™ / *EDA Flow Setup*                      :c1, after a2, 14d
    Floorplanæ¤œè¨ / *Floorplan Study*                     :c2, after a4, 14d
    P&Rãƒ«ãƒ¼ãƒ«æº–å‚™ / *P&R Rule Prep*                       :c3, after c2, 14d
    Floorplanå›ºå®š / *Floorplan Freeze*                    :c4, after c3, 14d
    Placement & Routing                                   :c5, after c4, 14d
    GDSå‡ºåŠ› / *GDS Output*                                :c6, after c5, 14d
    ECOãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆä¿®æ­£ / *ECO Layout Update*               :c7, after c6, 14d

    section FABéƒ¨ / *Fabrication*
    ãƒã‚¹ã‚¯å·¥ç¨‹æº–å‚™ / *Mask Prep*                          :d1, after c6, 14d
    ãƒã‚¹ã‚¯ä½œæˆ / *Mask Fabrication*                       :d2, after d1, 14d
    1st Siliconè©¦ä½œ / *First Silicon*                     :d3, after d2, 14d
    2nd Siliconæº–å‚™ / *Second Silicon Prep*               :d4, after d3, 14d
    2nd Siliconè©¦ä½œ / *Second Silicon*                    :d5, after d4, 14d

    section è©•ä¾¡éƒ¨ / *Evaluation*
    è©•ä¾¡è¦æ±‚å®šç¾© / *Eval. Requirements*                   :e1, after a1, 14d
    åˆæœŸè©•ä¾¡è¨ˆç”» / *Initial Eval Plan*                    :e2, after e1, 14d
    FPGAæ¤œè¨¼è¨ˆç”» / *FPGA Validation Plan*                 :e3, after b3, 14d
    FPGAç’°å¢ƒã‚»ãƒƒãƒˆã‚¢ãƒƒãƒ— / *FPGA Setup*                   :e4, after a4, 14d
    RTLæ¤œè¨¼ / *RTL Verification*                          :e5, after a5, 14d
    ç‰©ç†è¨­è¨ˆæ¤œè¨¼ / *Physical Verification*                :e6, after c5, 14d
    Tape-outå‰ãƒ¬ãƒ“ãƒ¥ãƒ¼ / *Pre-Tapeout Review*             :e7, after c6, 14d
    åˆæœŸè©•ä¾¡ï¼ˆ1st Siliconï¼‰ / *Initial Eval*              :e8, after d3, 14d
    å†è©•ä¾¡ï¼ˆ2nd Siliconï¼‰ / *Re-Eval*                     :e9, after d5, 14d
    è©•ä¾¡ãƒ»çµ±åˆæ”¯æ´ / *Integration Support*                :e10, after a9, 14d
    æœ€çµ‚è©•ä¾¡ãƒ»å ±å‘Š / *Final Eval & Report*                :e11, after a11, 14d
```
