
OBJ_SPHV2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008098  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004cc  08008268  08008268  00018268  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008734  08008734  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08008734  08008734  00018734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800873c  0800873c  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800873c  0800873c  0001873c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  08008744  08008744  00018744  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  0800874c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  200001d8  08008920  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000578  08008920  00020578  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY
 13 .debug_info   00022c51  00000000  00000000  00020247  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004358  00000000  00000000  00042e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012d8  00000000  00000000  000471f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e9e  00000000  00000000  000484c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028929  00000000  00000000  00049366  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000187ef  00000000  00000000  00071c8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000def67  00000000  00000000  0008a47e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006294  00000000  00000000  001693e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000a5  00000000  00000000  0016f67c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008250 	.word	0x08008250

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08008250 	.word	0x08008250

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b970 	b.w	8000fc0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	460d      	mov	r5, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	460f      	mov	r7, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4694      	mov	ip, r2
 8000d0c:	d965      	bls.n	8000dda <__udivmoddi4+0xe2>
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	b143      	cbz	r3, 8000d26 <__udivmoddi4+0x2e>
 8000d14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d18:	f1c3 0220 	rsb	r2, r3, #32
 8000d1c:	409f      	lsls	r7, r3
 8000d1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d22:	4317      	orrs	r7, r2
 8000d24:	409c      	lsls	r4, r3
 8000d26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d2a:	fa1f f58c 	uxth.w	r5, ip
 8000d2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d32:	0c22      	lsrs	r2, r4, #16
 8000d34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d3c:	fb01 f005 	mul.w	r0, r1, r5
 8000d40:	4290      	cmp	r0, r2
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d44:	eb1c 0202 	adds.w	r2, ip, r2
 8000d48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d4c:	f080 811c 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d50:	4290      	cmp	r0, r2
 8000d52:	f240 8119 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d56:	3902      	subs	r1, #2
 8000d58:	4462      	add	r2, ip
 8000d5a:	1a12      	subs	r2, r2, r0
 8000d5c:	b2a4      	uxth	r4, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6a:	fb00 f505 	mul.w	r5, r0, r5
 8000d6e:	42a5      	cmp	r5, r4
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x90>
 8000d72:	eb1c 0404 	adds.w	r4, ip, r4
 8000d76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7a:	f080 8107 	bcs.w	8000f8c <__udivmoddi4+0x294>
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	f240 8104 	bls.w	8000f8c <__udivmoddi4+0x294>
 8000d84:	4464      	add	r4, ip
 8000d86:	3802      	subs	r0, #2
 8000d88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8c:	1b64      	subs	r4, r4, r5
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11e      	cbz	r6, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40dc      	lsrs	r4, r3
 8000d94:	2300      	movs	r3, #0
 8000d96:	e9c6 4300 	strd	r4, r3, [r6]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0xbc>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80ed 	beq.w	8000f82 <__udivmoddi4+0x28a>
 8000da8:	2100      	movs	r1, #0
 8000daa:	e9c6 0500 	strd	r0, r5, [r6]
 8000dae:	4608      	mov	r0, r1
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	fab3 f183 	clz	r1, r3
 8000db8:	2900      	cmp	r1, #0
 8000dba:	d149      	bne.n	8000e50 <__udivmoddi4+0x158>
 8000dbc:	42ab      	cmp	r3, r5
 8000dbe:	d302      	bcc.n	8000dc6 <__udivmoddi4+0xce>
 8000dc0:	4282      	cmp	r2, r0
 8000dc2:	f200 80f8 	bhi.w	8000fb6 <__udivmoddi4+0x2be>
 8000dc6:	1a84      	subs	r4, r0, r2
 8000dc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dcc:	2001      	movs	r0, #1
 8000dce:	4617      	mov	r7, r2
 8000dd0:	2e00      	cmp	r6, #0
 8000dd2:	d0e2      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000dd8:	e7df      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xe6>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f382 	clz	r3, r2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f040 8090 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000de8:	1a8a      	subs	r2, r1, r2
 8000dea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dee:	fa1f fe8c 	uxth.w	lr, ip
 8000df2:	2101      	movs	r1, #1
 8000df4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000df8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dfc:	0c22      	lsrs	r2, r4, #16
 8000dfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e02:	fb0e f005 	mul.w	r0, lr, r5
 8000e06:	4290      	cmp	r0, r2
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4290      	cmp	r0, r2
 8000e16:	f200 80cb 	bhi.w	8000fb0 <__udivmoddi4+0x2b8>
 8000e1a:	4645      	mov	r5, r8
 8000e1c:	1a12      	subs	r2, r2, r0
 8000e1e:	b2a4      	uxth	r4, r4
 8000e20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e24:	fb07 2210 	mls	r2, r7, r0, r2
 8000e28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e30:	45a6      	cmp	lr, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x14e>
 8000e34:	eb1c 0404 	adds.w	r4, ip, r4
 8000e38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e3c:	d202      	bcs.n	8000e44 <__udivmoddi4+0x14c>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f200 80bb 	bhi.w	8000fba <__udivmoddi4+0x2c2>
 8000e44:	4610      	mov	r0, r2
 8000e46:	eba4 040e 	sub.w	r4, r4, lr
 8000e4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e4e:	e79f      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e50:	f1c1 0720 	rsb	r7, r1, #32
 8000e54:	408b      	lsls	r3, r1
 8000e56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e62:	fa20 f307 	lsr.w	r3, r0, r7
 8000e66:	40fd      	lsrs	r5, r7
 8000e68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e6c:	4323      	orrs	r3, r4
 8000e6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	fb09 5518 	mls	r5, r9, r8, r5
 8000e7a:	0c1c      	lsrs	r4, r3, #16
 8000e7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e80:	fb08 f50e 	mul.w	r5, r8, lr
 8000e84:	42a5      	cmp	r5, r4
 8000e86:	fa02 f201 	lsl.w	r2, r2, r1
 8000e8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e98:	f080 8088 	bcs.w	8000fac <__udivmoddi4+0x2b4>
 8000e9c:	42a5      	cmp	r5, r4
 8000e9e:	f240 8085 	bls.w	8000fac <__udivmoddi4+0x2b4>
 8000ea2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea6:	4464      	add	r4, ip
 8000ea8:	1b64      	subs	r4, r4, r5
 8000eaa:	b29d      	uxth	r5, r3
 8000eac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eb0:	fb09 4413 	mls	r4, r9, r3, r4
 8000eb4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000eb8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ebc:	45a6      	cmp	lr, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ec8:	d26c      	bcs.n	8000fa4 <__udivmoddi4+0x2ac>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	d96a      	bls.n	8000fa4 <__udivmoddi4+0x2ac>
 8000ece:	3b02      	subs	r3, #2
 8000ed0:	4464      	add	r4, ip
 8000ed2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ed6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eda:	eba4 040e 	sub.w	r4, r4, lr
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	46c8      	mov	r8, r9
 8000ee2:	46ae      	mov	lr, r5
 8000ee4:	d356      	bcc.n	8000f94 <__udivmoddi4+0x29c>
 8000ee6:	d053      	beq.n	8000f90 <__udivmoddi4+0x298>
 8000ee8:	b156      	cbz	r6, 8000f00 <__udivmoddi4+0x208>
 8000eea:	ebb0 0208 	subs.w	r2, r0, r8
 8000eee:	eb64 040e 	sbc.w	r4, r4, lr
 8000ef2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ef6:	40ca      	lsrs	r2, r1
 8000ef8:	40cc      	lsrs	r4, r1
 8000efa:	4317      	orrs	r7, r2
 8000efc:	e9c6 7400 	strd	r7, r4, [r6]
 8000f00:	4618      	mov	r0, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f08:	f1c3 0120 	rsb	r1, r3, #32
 8000f0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f10:	fa20 f201 	lsr.w	r2, r0, r1
 8000f14:	fa25 f101 	lsr.w	r1, r5, r1
 8000f18:	409d      	lsls	r5, r3
 8000f1a:	432a      	orrs	r2, r5
 8000f1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f20:	fa1f fe8c 	uxth.w	lr, ip
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1510 	mls	r5, r7, r0, r1
 8000f2c:	0c11      	lsrs	r1, r2, #16
 8000f2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f32:	fb00 f50e 	mul.w	r5, r0, lr
 8000f36:	428d      	cmp	r5, r1
 8000f38:	fa04 f403 	lsl.w	r4, r4, r3
 8000f3c:	d908      	bls.n	8000f50 <__udivmoddi4+0x258>
 8000f3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f46:	d22f      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f48:	428d      	cmp	r5, r1
 8000f4a:	d92d      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	4461      	add	r1, ip
 8000f50:	1b49      	subs	r1, r1, r5
 8000f52:	b292      	uxth	r2, r2
 8000f54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f58:	fb07 1115 	mls	r1, r7, r5, r1
 8000f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f60:	fb05 f10e 	mul.w	r1, r5, lr
 8000f64:	4291      	cmp	r1, r2
 8000f66:	d908      	bls.n	8000f7a <__udivmoddi4+0x282>
 8000f68:	eb1c 0202 	adds.w	r2, ip, r2
 8000f6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f70:	d216      	bcs.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f72:	4291      	cmp	r1, r2
 8000f74:	d914      	bls.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f76:	3d02      	subs	r5, #2
 8000f78:	4462      	add	r2, ip
 8000f7a:	1a52      	subs	r2, r2, r1
 8000f7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f80:	e738      	b.n	8000df4 <__udivmoddi4+0xfc>
 8000f82:	4631      	mov	r1, r6
 8000f84:	4630      	mov	r0, r6
 8000f86:	e708      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000f88:	4639      	mov	r1, r7
 8000f8a:	e6e6      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	e6fb      	b.n	8000d88 <__udivmoddi4+0x90>
 8000f90:	4548      	cmp	r0, r9
 8000f92:	d2a9      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f94:	ebb9 0802 	subs.w	r8, r9, r2
 8000f98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	e7a3      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000fa0:	4645      	mov	r5, r8
 8000fa2:	e7ea      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fa4:	462b      	mov	r3, r5
 8000fa6:	e794      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa8:	4640      	mov	r0, r8
 8000faa:	e7d1      	b.n	8000f50 <__udivmoddi4+0x258>
 8000fac:	46d0      	mov	r8, sl
 8000fae:	e77b      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fb0:	3d02      	subs	r5, #2
 8000fb2:	4462      	add	r2, ip
 8000fb4:	e732      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e70a      	b.n	8000dd0 <__udivmoddi4+0xd8>
 8000fba:	4464      	add	r4, ip
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	e742      	b.n	8000e46 <__udivmoddi4+0x14e>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop

08000fc4 <_ZN6SX128x8HalPreTxEv>:
	virtual void HalGpioWrite(GpioPinFunction_t func, uint8_t value) = 0;
	virtual void HalSpiTransfer(uint8_t *buffer_in, const uint8_t *buffer_out, uint16_t size) = 0;
	void HalSpiRead(uint8_t *buffer_in, uint16_t size);
	void HalSpiWrite(const uint8_t *buffer_out, uint16_t size);

	virtual void HalPreTx() {}
 8000fc4:	b480      	push	{r7}
 8000fc6:	b083      	sub	sp, #12
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
 8000fcc:	bf00      	nop
 8000fce:	370c      	adds	r7, #12
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <_ZN6SX128x8HalPreRxEv>:
	virtual void HalPreRx() {}
 8000fd8:	b480      	push	{r7}
 8000fda:	b083      	sub	sp, #12
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <_ZN6SX128x9HalPostTxEv>:
	virtual void HalPostTx() {}
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	bf00      	nop
 8000ff6:	370c      	adds	r7, #12
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr

08001000 <_ZN6SX128x9HalPostRxEv>:
	virtual void HalPostRx() {}
 8001000:	b480      	push	{r7}
 8001002:	b083      	sub	sp, #12
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	bf00      	nop
 800100a:	370c      	adds	r7, #12
 800100c:	46bd      	mov	sp, r7
 800100e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001012:	4770      	bx	lr

08001014 <_ZN6SX128x12GetDioStatusEv>:
	virtual void WriteRegister(uint16_t address, uint8_t value);
	virtual void ReadRegister(uint16_t address, uint8_t *buffer, uint16_t size);
	virtual uint8_t ReadRegister(uint16_t address);
	virtual void WriteBuffer(uint8_t offset, uint8_t *buffer, uint8_t size);
	virtual void ReadBuffer(uint8_t offset, uint8_t *buffer, uint8_t size);
	virtual uint8_t GetDioStatus(void) {
 8001014:	b480      	push	{r7}
 8001016:	b083      	sub	sp, #12
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
		return 0;
 800101c:	2300      	movs	r3, #0
	}
 800101e:	4618      	mov	r0, r3
 8001020:	370c      	adds	r7, #12
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr

0800102a <_ZN6SX128x18GetFirmwareVersionEv>:
//		WriteRegister( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
//	}
//}

uint16_t SX128x::GetFirmwareVersion(void )
{
 800102a:	b590      	push	{r4, r7, lr}
 800102c:	b083      	sub	sp, #12
 800102e:	af00      	add	r7, sp, #0
 8001030:	6078      	str	r0, [r7, #4]
	return( ( ( ReadRegister( REG_LR_FIRMWARE_VERSION_MSB ) ) << 8 ) | ( ReadRegister( REG_LR_FIRMWARE_VERSION_MSB + 1 ) ) );
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	3344      	adds	r3, #68	; 0x44
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	f240 1153 	movw	r1, #339	; 0x153
 800103e:	6878      	ldr	r0, [r7, #4]
 8001040:	4798      	blx	r3
 8001042:	4603      	mov	r3, r0
 8001044:	021b      	lsls	r3, r3, #8
 8001046:	b21c      	sxth	r4, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	3344      	adds	r3, #68	; 0x44
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	f44f 71aa 	mov.w	r1, #340	; 0x154
 8001054:	6878      	ldr	r0, [r7, #4]
 8001056:	4798      	blx	r3
 8001058:	4603      	mov	r3, r0
 800105a:	b21b      	sxth	r3, r3
 800105c:	4323      	orrs	r3, r4
 800105e:	b21b      	sxth	r3, r3
 8001060:	b29b      	uxth	r3, r3
}
 8001062:	4618      	mov	r0, r3
 8001064:	370c      	adds	r7, #12
 8001066:	46bd      	mov	sp, r7
 8001068:	bd90      	pop	{r4, r7, pc}

0800106a <_ZN6SX128x9GetStatusEv>:

SX128x::RadioStatus_t SX128x::GetStatus(void )
{
 800106a:	b590      	push	{r4, r7, lr}
 800106c:	b085      	sub	sp, #20
 800106e:	af00      	add	r7, sp, #0
 8001070:	6078      	str	r0, [r7, #4]
	uint8_t stat = 0;
 8001072:	2300      	movs	r3, #0
 8001074:	73fb      	strb	r3, [r7, #15]
	RadioStatus_t status;

	ReadCommand( RADIO_GET_STATUS, ( uint8_t * )&stat, 1 );
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	3334      	adds	r3, #52	; 0x34
 800107c:	681c      	ldr	r4, [r3, #0]
 800107e:	f107 020f 	add.w	r2, r7, #15
 8001082:	2301      	movs	r3, #1
 8001084:	21c0      	movs	r1, #192	; 0xc0
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	47a0      	blx	r4
	status.Value = stat;
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	733b      	strb	r3, [r7, #12]
	return( status );
 800108e:	7b3b      	ldrb	r3, [r7, #12]
}
 8001090:	4618      	mov	r0, r3
 8001092:	3714      	adds	r7, #20
 8001094:	46bd      	mov	sp, r7
 8001096:	bd90      	pop	{r4, r7, pc}

08001098 <_ZN6SX128x9GetOpModeEv>:

SX128x::RadioOperatingModes_t SX128x::GetOpMode(void )
{
 8001098:	b480      	push	{r7}
 800109a:	b083      	sub	sp, #12
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
	return( OperatingMode );
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	f893 30a8 	ldrb.w	r3, [r3, #168]	; 0xa8
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	370c      	adds	r7, #12
 80010aa:	46bd      	mov	sp, r7
 80010ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b0:	4770      	bx	lr

080010b2 <_ZN6SX128x10SetStandbyENS_19RadioStandbyModes_tE>:
	OperatingMode = MODE_SLEEP;
	WriteCommand( RADIO_SET_SLEEP, &sleep, 1 );
}

void SX128x::SetStandby(RadioStandbyModes_t standbyConfig )
{
 80010b2:	b590      	push	{r4, r7, lr}
 80010b4:	b083      	sub	sp, #12
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	460b      	mov	r3, r1
 80010bc:	70fb      	strb	r3, [r7, #3]
	// std::lock_guard<std::mutex> lg(IOLock2);

	WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	3330      	adds	r3, #48	; 0x30
 80010c4:	681c      	ldr	r4, [r3, #0]
 80010c6:	1cfa      	adds	r2, r7, #3
 80010c8:	2301      	movs	r3, #1
 80010ca:	2180      	movs	r1, #128	; 0x80
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	47a0      	blx	r4
	if (standbyConfig == STDBY_RC )
 80010d0:	78fb      	ldrb	r3, [r7, #3]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d104      	bne.n	80010e0 <_ZN6SX128x10SetStandbyENS_19RadioStandbyModes_tE+0x2e>
	{
		OperatingMode = MODE_STDBY_RC;
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	2202      	movs	r2, #2
 80010da:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
	}
	else
	{
		OperatingMode = MODE_STDBY_XOSC;
	}
}
 80010de:	e003      	b.n	80010e8 <_ZN6SX128x10SetStandbyENS_19RadioStandbyModes_tE+0x36>
		OperatingMode = MODE_STDBY_XOSC;
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	2203      	movs	r2, #3
 80010e4:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
}
 80010e8:	bf00      	nop
 80010ea:	370c      	adds	r7, #12
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd90      	pop	{r4, r7, pc}

080010f0 <_ZN6SX128x5SetTxENS_10TickTime_sE>:
	WriteCommand( RADIO_SET_FS, 0, 0 );
	OperatingMode = MODE_FS;
}

void SX128x::SetTx(TickTime_t timeout )
{
 80010f0:	b590      	push	{r4, r7, lr}
 80010f2:	b085      	sub	sp, #20
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	6039      	str	r1, [r7, #0]
	// std::lock_guard<std::mutex> lg(IOLock2);

	uint8_t buf[3];
	buf[0] = timeout.PeriodBase;
 80010fa:	783b      	ldrb	r3, [r7, #0]
 80010fc:	733b      	strb	r3, [r7, #12]
	buf[1] = ( uint8_t )( ( timeout.PeriodBaseCount >> 8 ) & 0x00FF );
 80010fe:	887b      	ldrh	r3, [r7, #2]
 8001100:	0a1b      	lsrs	r3, r3, #8
 8001102:	b29b      	uxth	r3, r3
 8001104:	b2db      	uxtb	r3, r3
 8001106:	737b      	strb	r3, [r7, #13]
	buf[2] = ( uint8_t )( timeout.PeriodBaseCount & 0x00FF );
 8001108:	887b      	ldrh	r3, [r7, #2]
 800110a:	b2db      	uxtb	r3, r3
 800110c:	73bb      	strb	r3, [r7, #14]

	ClearIrqStatus( IRQ_RADIO_ALL );
 800110e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f000 fa31 	bl	800157a <_ZN6SX128x14ClearIrqStatusEt>
//	if (GetPacketType( true ) == PACKET_TYPE_RANGING )
//	{
////		SetRangingRole( RADIO_RANGING_ROLE_MASTER );
//	}

	HalPostRx();
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	3318      	adds	r3, #24
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	4798      	blx	r3
	HalPreTx();
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	330c      	adds	r3, #12
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	4798      	blx	r3
	WriteCommand( RADIO_SET_TX, buf, 3 );
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	3330      	adds	r3, #48	; 0x30
 8001136:	681c      	ldr	r4, [r3, #0]
 8001138:	f107 020c 	add.w	r2, r7, #12
 800113c:	2303      	movs	r3, #3
 800113e:	2183      	movs	r1, #131	; 0x83
 8001140:	6878      	ldr	r0, [r7, #4]
 8001142:	47a0      	blx	r4
	OperatingMode = MODE_TX;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	2206      	movs	r2, #6
 8001148:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
}
 800114c:	bf00      	nop
 800114e:	3714      	adds	r7, #20
 8001150:	46bd      	mov	sp, r7
 8001152:	bd90      	pop	{r4, r7, pc}

08001154 <_ZN6SX128x13SetPacketTypeENS_18RadioPacketTypes_tE>:
	HalPreTx();
	WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
}

void SX128x::SetPacketType(RadioPacketTypes_t packetType )
{
 8001154:	b590      	push	{r4, r7, lr}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
 800115c:	460b      	mov	r3, r1
 800115e:	70fb      	strb	r3, [r7, #3]
	// Save packet type internally to avoid questioning the radio
	this->PacketType = packetType;
 8001160:	78fa      	ldrb	r2, [r7, #3]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9

	WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	3330      	adds	r3, #48	; 0x30
 800116e:	681c      	ldr	r4, [r3, #0]
 8001170:	1cfa      	adds	r2, r7, #3
 8001172:	2301      	movs	r3, #1
 8001174:	218a      	movs	r1, #138	; 0x8a
 8001176:	6878      	ldr	r0, [r7, #4]
 8001178:	47a0      	blx	r4
}
 800117a:	bf00      	nop
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	bd90      	pop	{r4, r7, pc}

08001182 <_ZN6SX128x14SetRfFrequencyEm>:
	}
	return packetType;
}

void SX128x::SetRfFrequency(uint32_t rfFrequency )
{
 8001182:	b590      	push	{r4, r7, lr}
 8001184:	b085      	sub	sp, #20
 8001186:	af00      	add	r7, sp, #0
 8001188:	6078      	str	r0, [r7, #4]
 800118a:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	uint32_t freq = 0;
 800118c:	2300      	movs	r3, #0
 800118e:	60fb      	str	r3, [r7, #12]

	freq = ( uint32_t )( ( double )rfFrequency / ( double )FREQ_STEP );
 8001190:	6838      	ldr	r0, [r7, #0]
 8001192:	f7ff f9d7 	bl	8000544 <__aeabi_ui2d>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800119c:	f7ff fb76 	bl	800088c <__aeabi_ddiv>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4610      	mov	r0, r2
 80011a6:	4619      	mov	r1, r3
 80011a8:	f7ff fd1e 	bl	8000be8 <__aeabi_d2uiz>
 80011ac:	4603      	mov	r3, r0
 80011ae:	60fb      	str	r3, [r7, #12]
	buf[0] = ( uint8_t )( ( freq >> 16 ) & 0xFF );
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	0c1b      	lsrs	r3, r3, #16
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	723b      	strb	r3, [r7, #8]
	buf[1] = ( uint8_t )( ( freq >> 8 ) & 0xFF );
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	0a1b      	lsrs	r3, r3, #8
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	727b      	strb	r3, [r7, #9]
	buf[2] = ( uint8_t )( freq & 0xFF );
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	b2db      	uxtb	r3, r3
 80011c4:	72bb      	strb	r3, [r7, #10]
	WriteCommand( RADIO_SET_RFFREQUENCY, buf, 3 );
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	3330      	adds	r3, #48	; 0x30
 80011cc:	681c      	ldr	r4, [r3, #0]
 80011ce:	f107 0208 	add.w	r2, r7, #8
 80011d2:	2303      	movs	r3, #3
 80011d4:	2186      	movs	r1, #134	; 0x86
 80011d6:	6878      	ldr	r0, [r7, #4]
 80011d8:	47a0      	blx	r4
}
 80011da:	bf00      	nop
 80011dc:	3714      	adds	r7, #20
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd90      	pop	{r4, r7, pc}

080011e2 <_ZN6SX128x11SetTxParamsEaNS_16RadioRampTimes_tE>:

void SX128x::SetTxParams(int8_t power, RadioRampTimes_t rampTime )
{
 80011e2:	b590      	push	{r4, r7, lr}
 80011e4:	b085      	sub	sp, #20
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
 80011ea:	460b      	mov	r3, r1
 80011ec:	70fb      	strb	r3, [r7, #3]
 80011ee:	4613      	mov	r3, r2
 80011f0:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2];

	// The power value to send on SPI/UART is in the range [0..31] and the
	// physical output power is in the range [-18..13]dBm
	buf[0] = power + 18;
 80011f2:	78fb      	ldrb	r3, [r7, #3]
 80011f4:	3312      	adds	r3, #18
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	733b      	strb	r3, [r7, #12]
	buf[1] = ( uint8_t )rampTime;
 80011fa:	78bb      	ldrb	r3, [r7, #2]
 80011fc:	737b      	strb	r3, [r7, #13]
	WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	3330      	adds	r3, #48	; 0x30
 8001204:	681c      	ldr	r4, [r3, #0]
 8001206:	f107 020c 	add.w	r2, r7, #12
 800120a:	2302      	movs	r3, #2
 800120c:	218e      	movs	r1, #142	; 0x8e
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	47a0      	blx	r4
}
 8001212:	bf00      	nop
 8001214:	3714      	adds	r7, #20
 8001216:	46bd      	mov	sp, r7
 8001218:	bd90      	pop	{r4, r7, pc}

0800121a <_ZN6SX128x22SetBufferBaseAddressesEhh>:
	WriteCommand( RADIO_SET_CADPARAMS, ( uint8_t* )&cadSymbolNum, 1 );
	OperatingMode = MODE_CAD;
}

void SX128x::SetBufferBaseAddresses(uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800121a:	b590      	push	{r4, r7, lr}
 800121c:	b085      	sub	sp, #20
 800121e:	af00      	add	r7, sp, #0
 8001220:	6078      	str	r0, [r7, #4]
 8001222:	460b      	mov	r3, r1
 8001224:	70fb      	strb	r3, [r7, #3]
 8001226:	4613      	mov	r3, r2
 8001228:	70bb      	strb	r3, [r7, #2]
	uint8_t buf[2];

	buf[0] = txBaseAddress;
 800122a:	78fb      	ldrb	r3, [r7, #3]
 800122c:	733b      	strb	r3, [r7, #12]
	buf[1] = rxBaseAddress;
 800122e:	78bb      	ldrb	r3, [r7, #2]
 8001230:	737b      	strb	r3, [r7, #13]
	WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	3330      	adds	r3, #48	; 0x30
 8001238:	681c      	ldr	r4, [r3, #0]
 800123a:	f107 020c 	add.w	r2, r7, #12
 800123e:	2302      	movs	r3, #2
 8001240:	218f      	movs	r1, #143	; 0x8f
 8001242:	6878      	ldr	r0, [r7, #4]
 8001244:	47a0      	blx	r4
}
 8001246:	bf00      	nop
 8001248:	3714      	adds	r7, #20
 800124a:	46bd      	mov	sp, r7
 800124c:	bd90      	pop	{r4, r7, pc}
	...

08001250 <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE>:

void SX128x::SetModulationParams(const ModulationParams_t& modParams )
{
 8001250:	b590      	push	{r4, r7, lr}
 8001252:	b085      	sub	sp, #20
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
 8001258:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];

	// Check if required configuration corresponds to the stored packet type
	// If not, silently update radio packet type
	if (this->PacketType != modParams.PacketType )
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	429a      	cmp	r2, r3
 8001266:	d005      	beq.n	8001274 <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE+0x24>
	{
		this->SetPacketType( modParams.PacketType );
 8001268:	683b      	ldr	r3, [r7, #0]
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	4619      	mov	r1, r3
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f7ff ff70 	bl	8001154 <_ZN6SX128x13SetPacketTypeENS_18RadioPacketTypes_tE>
	}

	switch( modParams.PacketType )
 8001274:	683b      	ldr	r3, [r7, #0]
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b0f      	cmp	r3, #15
 800127a:	d857      	bhi.n	800132c <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE+0xdc>
 800127c:	a201      	add	r2, pc, #4	; (adr r2, 8001284 <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE+0x34>)
 800127e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001282:	bf00      	nop
 8001284:	080012c5 	.word	0x080012c5
 8001288:	080012d9 	.word	0x080012d9
 800128c:	080012d9 	.word	0x080012d9
 8001290:	080012f7 	.word	0x080012f7
 8001294:	0800130b 	.word	0x0800130b
 8001298:	0800132d 	.word	0x0800132d
 800129c:	0800132d 	.word	0x0800132d
 80012a0:	0800132d 	.word	0x0800132d
 80012a4:	0800132d 	.word	0x0800132d
 80012a8:	0800132d 	.word	0x0800132d
 80012ac:	0800132d 	.word	0x0800132d
 80012b0:	0800132d 	.word	0x0800132d
 80012b4:	0800132d 	.word	0x0800132d
 80012b8:	0800132d 	.word	0x0800132d
 80012bc:	0800132d 	.word	0x0800132d
 80012c0:	0800131f 	.word	0x0800131f
	{
		case PACKET_TYPE_GFSK:
			buf[0] = modParams.Params.Gfsk.BitrateBandwidth;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	785b      	ldrb	r3, [r3, #1]
 80012c8:	733b      	strb	r3, [r7, #12]
			buf[1] = modParams.Params.Gfsk.ModulationIndex;
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	789b      	ldrb	r3, [r3, #2]
 80012ce:	737b      	strb	r3, [r7, #13]
			buf[2] = modParams.Params.Gfsk.ModulationShaping;
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	78db      	ldrb	r3, [r3, #3]
 80012d4:	73bb      	strb	r3, [r7, #14]
			break;
 80012d6:	e029      	b.n	800132c <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE+0xdc>
		case PACKET_TYPE_LORA:
		case PACKET_TYPE_RANGING:
			buf[0] = modParams.Params.LoRa.SpreadingFactor;
 80012d8:	683b      	ldr	r3, [r7, #0]
 80012da:	791b      	ldrb	r3, [r3, #4]
 80012dc:	733b      	strb	r3, [r7, #12]
			buf[1] = modParams.Params.LoRa.Bandwidth;
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	795b      	ldrb	r3, [r3, #5]
 80012e2:	737b      	strb	r3, [r7, #13]
			buf[2] = modParams.Params.LoRa.CodingRate;
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	799b      	ldrb	r3, [r3, #6]
 80012e8:	73bb      	strb	r3, [r7, #14]
			this->LoRaBandwidth = modParams.Params.LoRa.Bandwidth;
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	795a      	ldrb	r2, [r3, #5]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
			break;
 80012f4:	e01a      	b.n	800132c <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE+0xdc>
		case PACKET_TYPE_FLRC:
			buf[0] = modParams.Params.Flrc.BitrateBandwidth;
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	79db      	ldrb	r3, [r3, #7]
 80012fa:	733b      	strb	r3, [r7, #12]
			buf[1] = modParams.Params.Flrc.CodingRate;
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	7a1b      	ldrb	r3, [r3, #8]
 8001300:	737b      	strb	r3, [r7, #13]
			buf[2] = modParams.Params.Flrc.ModulationShaping;
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	7a5b      	ldrb	r3, [r3, #9]
 8001306:	73bb      	strb	r3, [r7, #14]
			break;
 8001308:	e010      	b.n	800132c <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE+0xdc>
		case PACKET_TYPE_BLE:
			buf[0] = modParams.Params.Ble.BitrateBandwidth;
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	7a9b      	ldrb	r3, [r3, #10]
 800130e:	733b      	strb	r3, [r7, #12]
			buf[1] = modParams.Params.Ble.ModulationIndex;
 8001310:	683b      	ldr	r3, [r7, #0]
 8001312:	7adb      	ldrb	r3, [r3, #11]
 8001314:	737b      	strb	r3, [r7, #13]
			buf[2] = modParams.Params.Ble.ModulationShaping;
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	7b1b      	ldrb	r3, [r3, #12]
 800131a:	73bb      	strb	r3, [r7, #14]
			break;
 800131c:	e006      	b.n	800132c <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE+0xdc>
		case PACKET_TYPE_NONE:
			buf[0] = 0;
 800131e:	2300      	movs	r3, #0
 8001320:	733b      	strb	r3, [r7, #12]
			buf[1] = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	737b      	strb	r3, [r7, #13]
			buf[2] = 0;
 8001326:	2300      	movs	r3, #0
 8001328:	73bb      	strb	r3, [r7, #14]
			break;
 800132a:	bf00      	nop
	}
	WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, 3 );
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	3330      	adds	r3, #48	; 0x30
 8001332:	681c      	ldr	r4, [r3, #0]
 8001334:	f107 020c 	add.w	r2, r7, #12
 8001338:	2303      	movs	r3, #3
 800133a:	218b      	movs	r1, #139	; 0x8b
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	47a0      	blx	r4
	CurrentModParams = modParams;
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	33ab      	adds	r3, #171	; 0xab
 8001346:	6814      	ldr	r4, [r2, #0]
 8001348:	6850      	ldr	r0, [r2, #4]
 800134a:	6891      	ldr	r1, [r2, #8]
 800134c:	601c      	str	r4, [r3, #0]
 800134e:	6058      	str	r0, [r3, #4]
 8001350:	6099      	str	r1, [r3, #8]
 8001352:	7b12      	ldrb	r2, [r2, #12]
 8001354:	731a      	strb	r2, [r3, #12]
}
 8001356:	bf00      	nop
 8001358:	3714      	adds	r7, #20
 800135a:	46bd      	mov	sp, r7
 800135c:	bd90      	pop	{r4, r7, pc}
 800135e:	bf00      	nop

08001360 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE>:

void SX128x::SetPacketParams(const PacketParams_t& packetParams)
{
 8001360:	b5b0      	push	{r4, r5, r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
 8001368:	6039      	str	r1, [r7, #0]
	uint8_t buf[7];
	// Check if required configuration corresponds to the stored packet type
	// If not, silently update radio packet type
	if (this->PacketType != packetParams.PacketType )
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f893 20a9 	ldrb.w	r2, [r3, #169]	; 0xa9
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	781b      	ldrb	r3, [r3, #0]
 8001374:	429a      	cmp	r2, r3
 8001376:	d005      	beq.n	8001384 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE+0x24>
	{
		this->SetPacketType( packetParams.PacketType );
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	781b      	ldrb	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f7ff fee8 	bl	8001154 <_ZN6SX128x13SetPacketTypeENS_18RadioPacketTypes_tE>
	}

	switch( packetParams.PacketType )
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	2b0f      	cmp	r3, #15
 800138a:	f200 8085 	bhi.w	8001498 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE+0x138>
 800138e:	a201      	add	r2, pc, #4	; (adr r2, 8001394 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE+0x34>)
 8001390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001394:	080013d5 	.word	0x080013d5
 8001398:	08001401 	.word	0x08001401
 800139c:	08001401 	.word	0x08001401
 80013a0:	08001429 	.word	0x08001429
 80013a4:	08001455 	.word	0x08001455
 80013a8:	08001499 	.word	0x08001499
 80013ac:	08001499 	.word	0x08001499
 80013b0:	08001499 	.word	0x08001499
 80013b4:	08001499 	.word	0x08001499
 80013b8:	08001499 	.word	0x08001499
 80013bc:	08001499 	.word	0x08001499
 80013c0:	08001499 	.word	0x08001499
 80013c4:	08001499 	.word	0x08001499
 80013c8:	08001499 	.word	0x08001499
 80013cc:	08001499 	.word	0x08001499
 80013d0:	0800147b 	.word	0x0800147b
	{
		case PACKET_TYPE_GFSK:
			buf[0] = packetParams.Params.Gfsk.PreambleLength;
 80013d4:	683b      	ldr	r3, [r7, #0]
 80013d6:	785b      	ldrb	r3, [r3, #1]
 80013d8:	723b      	strb	r3, [r7, #8]
			buf[1] = packetParams.Params.Gfsk.SyncWordLength;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	789b      	ldrb	r3, [r3, #2]
 80013de:	727b      	strb	r3, [r7, #9]
			buf[2] = packetParams.Params.Gfsk.SyncWordMatch;
 80013e0:	683b      	ldr	r3, [r7, #0]
 80013e2:	78db      	ldrb	r3, [r3, #3]
 80013e4:	72bb      	strb	r3, [r7, #10]
			buf[3] = packetParams.Params.Gfsk.HeaderType;
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	791b      	ldrb	r3, [r3, #4]
 80013ea:	72fb      	strb	r3, [r7, #11]
			buf[4] = packetParams.Params.Gfsk.PayloadLength;
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	795b      	ldrb	r3, [r3, #5]
 80013f0:	733b      	strb	r3, [r7, #12]
			buf[5] = packetParams.Params.Gfsk.CrcLength;
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	799b      	ldrb	r3, [r3, #6]
 80013f6:	737b      	strb	r3, [r7, #13]
			buf[6] = packetParams.Params.Gfsk.Whitening;
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	79db      	ldrb	r3, [r3, #7]
 80013fc:	73bb      	strb	r3, [r7, #14]
			break;
 80013fe:	e04b      	b.n	8001498 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE+0x138>
		case PACKET_TYPE_LORA:
		case PACKET_TYPE_RANGING:
			buf[0] = packetParams.Params.LoRa.PreambleLength;
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	7a1b      	ldrb	r3, [r3, #8]
 8001404:	723b      	strb	r3, [r7, #8]
			buf[1] = packetParams.Params.LoRa.HeaderType;
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	7a5b      	ldrb	r3, [r3, #9]
 800140a:	727b      	strb	r3, [r7, #9]
			buf[2] = packetParams.Params.LoRa.PayloadLength;
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	7a9b      	ldrb	r3, [r3, #10]
 8001410:	72bb      	strb	r3, [r7, #10]
			buf[3] = packetParams.Params.LoRa.Crc;
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	7adb      	ldrb	r3, [r3, #11]
 8001416:	72fb      	strb	r3, [r7, #11]
			buf[4] = packetParams.Params.LoRa.InvertIQ;
 8001418:	683b      	ldr	r3, [r7, #0]
 800141a:	7b1b      	ldrb	r3, [r3, #12]
 800141c:	733b      	strb	r3, [r7, #12]
			buf[5] = 0;
 800141e:	2300      	movs	r3, #0
 8001420:	737b      	strb	r3, [r7, #13]
			buf[6] = 0;
 8001422:	2300      	movs	r3, #0
 8001424:	73bb      	strb	r3, [r7, #14]
			break;
 8001426:	e037      	b.n	8001498 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE+0x138>
		case PACKET_TYPE_FLRC:
			buf[0] = packetParams.Params.Flrc.PreambleLength;
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	7b5b      	ldrb	r3, [r3, #13]
 800142c:	723b      	strb	r3, [r7, #8]
			buf[1] = packetParams.Params.Flrc.SyncWordLength;
 800142e:	683b      	ldr	r3, [r7, #0]
 8001430:	7b9b      	ldrb	r3, [r3, #14]
 8001432:	727b      	strb	r3, [r7, #9]
			buf[2] = packetParams.Params.Flrc.SyncWordMatch;
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	7bdb      	ldrb	r3, [r3, #15]
 8001438:	72bb      	strb	r3, [r7, #10]
			buf[3] = packetParams.Params.Flrc.HeaderType;
 800143a:	683b      	ldr	r3, [r7, #0]
 800143c:	7c1b      	ldrb	r3, [r3, #16]
 800143e:	72fb      	strb	r3, [r7, #11]
			buf[4] = packetParams.Params.Flrc.PayloadLength;
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	7c5b      	ldrb	r3, [r3, #17]
 8001444:	733b      	strb	r3, [r7, #12]
			buf[5] = packetParams.Params.Flrc.CrcLength;
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	7c9b      	ldrb	r3, [r3, #18]
 800144a:	737b      	strb	r3, [r7, #13]
			buf[6] = packetParams.Params.Flrc.Whitening;
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	7cdb      	ldrb	r3, [r3, #19]
 8001450:	73bb      	strb	r3, [r7, #14]
			break;
 8001452:	e021      	b.n	8001498 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE+0x138>
		case PACKET_TYPE_BLE:
			buf[0] = packetParams.Params.Ble.ConnectionState;
 8001454:	683b      	ldr	r3, [r7, #0]
 8001456:	7d1b      	ldrb	r3, [r3, #20]
 8001458:	723b      	strb	r3, [r7, #8]
			buf[1] = packetParams.Params.Ble.CrcLength;
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	7d5b      	ldrb	r3, [r3, #21]
 800145e:	727b      	strb	r3, [r7, #9]
			buf[2] = packetParams.Params.Ble.BleTestPayload;
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	7d9b      	ldrb	r3, [r3, #22]
 8001464:	72bb      	strb	r3, [r7, #10]
			buf[3] = packetParams.Params.Ble.Whitening;
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	7ddb      	ldrb	r3, [r3, #23]
 800146a:	72fb      	strb	r3, [r7, #11]
			buf[4] = 0;
 800146c:	2300      	movs	r3, #0
 800146e:	733b      	strb	r3, [r7, #12]
			buf[5] = 0;
 8001470:	2300      	movs	r3, #0
 8001472:	737b      	strb	r3, [r7, #13]
			buf[6] = 0;
 8001474:	2300      	movs	r3, #0
 8001476:	73bb      	strb	r3, [r7, #14]
			break;
 8001478:	e00e      	b.n	8001498 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE+0x138>
		case PACKET_TYPE_NONE:
			buf[0] = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	723b      	strb	r3, [r7, #8]
			buf[1] = 0;
 800147e:	2300      	movs	r3, #0
 8001480:	727b      	strb	r3, [r7, #9]
			buf[2] = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	72bb      	strb	r3, [r7, #10]
			buf[3] = 0;
 8001486:	2300      	movs	r3, #0
 8001488:	72fb      	strb	r3, [r7, #11]
			buf[4] = 0;
 800148a:	2300      	movs	r3, #0
 800148c:	733b      	strb	r3, [r7, #12]
			buf[5] = 0;
 800148e:	2300      	movs	r3, #0
 8001490:	737b      	strb	r3, [r7, #13]
			buf[6] = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	73bb      	strb	r3, [r7, #14]
			break;
 8001496:	bf00      	nop
	}
	WriteCommand( RADIO_SET_PACKETPARAMS, buf, 7 );
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	3330      	adds	r3, #48	; 0x30
 800149e:	681c      	ldr	r4, [r3, #0]
 80014a0:	f107 0208 	add.w	r2, r7, #8
 80014a4:	2307      	movs	r3, #7
 80014a6:	218c      	movs	r1, #140	; 0x8c
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	47a0      	blx	r4
	CurrentPacketParams = packetParams;
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	f103 04b8 	add.w	r4, r3, #184	; 0xb8
 80014b4:	4615      	mov	r5, r2
 80014b6:	6828      	ldr	r0, [r5, #0]
 80014b8:	6869      	ldr	r1, [r5, #4]
 80014ba:	68aa      	ldr	r2, [r5, #8]
 80014bc:	68eb      	ldr	r3, [r5, #12]
 80014be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014c0:	6928      	ldr	r0, [r5, #16]
 80014c2:	6969      	ldr	r1, [r5, #20]
 80014c4:	c403      	stmia	r4!, {r0, r1}
}
 80014c6:	bf00      	nop
 80014c8:	3710      	adds	r7, #16
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bdb0      	pop	{r4, r5, r7, pc}
 80014ce:	bf00      	nop

080014d0 <_ZN6SX128x15SetDioIrqParamsEtttt>:

	return ( int8_t ) ( -raw / 2 );
}

void SX128x::SetDioIrqParams(uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 80014d0:	b590      	push	{r4, r7, lr}
 80014d2:	b087      	sub	sp, #28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	4608      	mov	r0, r1
 80014da:	4611      	mov	r1, r2
 80014dc:	461a      	mov	r2, r3
 80014de:	4603      	mov	r3, r0
 80014e0:	817b      	strh	r3, [r7, #10]
 80014e2:	460b      	mov	r3, r1
 80014e4:	813b      	strh	r3, [r7, #8]
 80014e6:	4613      	mov	r3, r2
 80014e8:	80fb      	strh	r3, [r7, #6]
	uint8_t buf[8];

	buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 80014ea:	897b      	ldrh	r3, [r7, #10]
 80014ec:	0a1b      	lsrs	r3, r3, #8
 80014ee:	b29b      	uxth	r3, r3
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	743b      	strb	r3, [r7, #16]
	buf[1] = ( uint8_t )( irqMask & 0x00FF );
 80014f4:	897b      	ldrh	r3, [r7, #10]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	747b      	strb	r3, [r7, #17]
	buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 80014fa:	893b      	ldrh	r3, [r7, #8]
 80014fc:	0a1b      	lsrs	r3, r3, #8
 80014fe:	b29b      	uxth	r3, r3
 8001500:	b2db      	uxtb	r3, r3
 8001502:	74bb      	strb	r3, [r7, #18]
	buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8001504:	893b      	ldrh	r3, [r7, #8]
 8001506:	b2db      	uxtb	r3, r3
 8001508:	74fb      	strb	r3, [r7, #19]
	buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800150a:	88fb      	ldrh	r3, [r7, #6]
 800150c:	0a1b      	lsrs	r3, r3, #8
 800150e:	b29b      	uxth	r3, r3
 8001510:	b2db      	uxtb	r3, r3
 8001512:	753b      	strb	r3, [r7, #20]
	buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8001514:	88fb      	ldrh	r3, [r7, #6]
 8001516:	b2db      	uxtb	r3, r3
 8001518:	757b      	strb	r3, [r7, #21]
	buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800151a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800151c:	0a1b      	lsrs	r3, r3, #8
 800151e:	b29b      	uxth	r3, r3
 8001520:	b2db      	uxtb	r3, r3
 8001522:	75bb      	strb	r3, [r7, #22]
	buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8001524:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001526:	b2db      	uxtb	r3, r3
 8001528:	75fb      	strb	r3, [r7, #23]
	WriteCommand( RADIO_SET_DIOIRQPARAMS, buf, 8 );
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	3330      	adds	r3, #48	; 0x30
 8001530:	681c      	ldr	r4, [r3, #0]
 8001532:	f107 0210 	add.w	r2, r7, #16
 8001536:	2308      	movs	r3, #8
 8001538:	218d      	movs	r1, #141	; 0x8d
 800153a:	68f8      	ldr	r0, [r7, #12]
 800153c:	47a0      	blx	r4
}
 800153e:	bf00      	nop
 8001540:	371c      	adds	r7, #28
 8001542:	46bd      	mov	sp, r7
 8001544:	bd90      	pop	{r4, r7, pc}

08001546 <_ZN6SX128x12GetIrqStatusEv>:

uint16_t SX128x::GetIrqStatus(void )
{
 8001546:	b590      	push	{r4, r7, lr}
 8001548:	b085      	sub	sp, #20
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
	uint8_t irqStatus[2];
	ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	3334      	adds	r3, #52	; 0x34
 8001554:	681c      	ldr	r4, [r3, #0]
 8001556:	f107 020c 	add.w	r2, r7, #12
 800155a:	2302      	movs	r3, #2
 800155c:	2115      	movs	r1, #21
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	47a0      	blx	r4
	return ( irqStatus[0] << 8 ) | irqStatus[1];
 8001562:	7b3b      	ldrb	r3, [r7, #12]
 8001564:	021b      	lsls	r3, r3, #8
 8001566:	b21a      	sxth	r2, r3
 8001568:	7b7b      	ldrb	r3, [r7, #13]
 800156a:	b21b      	sxth	r3, r3
 800156c:	4313      	orrs	r3, r2
 800156e:	b21b      	sxth	r3, r3
 8001570:	b29b      	uxth	r3, r3
}
 8001572:	4618      	mov	r0, r3
 8001574:	3714      	adds	r7, #20
 8001576:	46bd      	mov	sp, r7
 8001578:	bd90      	pop	{r4, r7, pc}

0800157a <_ZN6SX128x14ClearIrqStatusEt>:

void SX128x::ClearIrqStatus(uint16_t irqMask )
{
 800157a:	b590      	push	{r4, r7, lr}
 800157c:	b085      	sub	sp, #20
 800157e:	af00      	add	r7, sp, #0
 8001580:	6078      	str	r0, [r7, #4]
 8001582:	460b      	mov	r3, r1
 8001584:	807b      	strh	r3, [r7, #2]
	uint8_t buf[2];

	buf[0] = ( uint8_t )( ( ( uint16_t )irqMask >> 8 ) & 0x00FF );
 8001586:	887b      	ldrh	r3, [r7, #2]
 8001588:	0a1b      	lsrs	r3, r3, #8
 800158a:	b29b      	uxth	r3, r3
 800158c:	b2db      	uxtb	r3, r3
 800158e:	733b      	strb	r3, [r7, #12]
	buf[1] = ( uint8_t )( ( uint16_t )irqMask & 0x00FF );
 8001590:	887b      	ldrh	r3, [r7, #2]
 8001592:	b2db      	uxtb	r3, r3
 8001594:	737b      	strb	r3, [r7, #13]
	WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	3330      	adds	r3, #48	; 0x30
 800159c:	681c      	ldr	r4, [r3, #0]
 800159e:	f107 020c 	add.w	r2, r7, #12
 80015a2:	2302      	movs	r3, #2
 80015a4:	2197      	movs	r1, #151	; 0x97
 80015a6:	6878      	ldr	r0, [r7, #4]
 80015a8:	47a0      	blx	r4
}
 80015aa:	bf00      	nop
 80015ac:	3714      	adds	r7, #20
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd90      	pop	{r4, r7, pc}

080015b2 <_ZN6SX128x10SetPayloadEPhhh>:
{
	WriteCommand( RADIO_SET_LONGPREAMBLE, ( uint8_t * )&enable, 1 );
}

void SX128x::SetPayload(uint8_t *buffer, uint8_t size, uint8_t offset )
{
 80015b2:	b590      	push	{r4, r7, lr}
 80015b4:	b085      	sub	sp, #20
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	60f8      	str	r0, [r7, #12]
 80015ba:	60b9      	str	r1, [r7, #8]
 80015bc:	4611      	mov	r1, r2
 80015be:	461a      	mov	r2, r3
 80015c0:	460b      	mov	r3, r1
 80015c2:	71fb      	strb	r3, [r7, #7]
 80015c4:	4613      	mov	r3, r2
 80015c6:	71bb      	strb	r3, [r7, #6]
	WriteBuffer( offset, buffer, size );
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	3348      	adds	r3, #72	; 0x48
 80015ce:	681c      	ldr	r4, [r3, #0]
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	79b9      	ldrb	r1, [r7, #6]
 80015d4:	68ba      	ldr	r2, [r7, #8]
 80015d6:	68f8      	ldr	r0, [r7, #12]
 80015d8:	47a0      	blx	r4
}
 80015da:	bf00      	nop
 80015dc:	3714      	adds	r7, #20
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd90      	pop	{r4, r7, pc}

080015e2 <_ZN6SX128x11SendPayloadEPhhNS_10TickTime_sEh>:
	ReadBuffer( offset, buffer, *size );
	return 0;
}

void SX128x::SendPayload(uint8_t *payload, uint8_t size, TickTime_t timeout, uint8_t offset )
{
 80015e2:	b580      	push	{r7, lr}
 80015e4:	b084      	sub	sp, #16
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	60f8      	str	r0, [r7, #12]
 80015ea:	60b9      	str	r1, [r7, #8]
 80015ec:	603b      	str	r3, [r7, #0]
 80015ee:	4613      	mov	r3, r2
 80015f0:	71fb      	strb	r3, [r7, #7]
	SetPayload( payload, size, offset );
 80015f2:	7e3b      	ldrb	r3, [r7, #24]
 80015f4:	79fa      	ldrb	r2, [r7, #7]
 80015f6:	68b9      	ldr	r1, [r7, #8]
 80015f8:	68f8      	ldr	r0, [r7, #12]
 80015fa:	f7ff ffda 	bl	80015b2 <_ZN6SX128x10SetPayloadEPhhh>
	SetTx( timeout );
 80015fe:	6839      	ldr	r1, [r7, #0]
 8001600:	68f8      	ldr	r0, [r7, #12]
 8001602:	f7ff fd75 	bl	80010f0 <_ZN6SX128x5SetTxENS_10TickTime_sE>
}
 8001606:	bf00      	nop
 8001608:	3710      	adds	r7, #16
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}

0800160e <_ZN6SX128x11HalSpiWriteEPKht>:
	uint8_t useless[size];
	memset(useless, 0, size);
	HalSpiTransfer(buffer_in, useless, size);
}

void SX128x::HalSpiWrite(const uint8_t *buffer_out, uint16_t size) {
 800160e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001612:	b087      	sub	sp, #28
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	4613      	mov	r3, r2
 800161c:	80fb      	strh	r3, [r7, #6]
	uint8_t useless[size];
	HalSpiTransfer(useless, buffer_out, size);
}
 800161e:	466b      	mov	r3, sp
 8001620:	461e      	mov	r6, r3
	uint8_t useless[size];
 8001622:	88f9      	ldrh	r1, [r7, #6]
 8001624:	460b      	mov	r3, r1
 8001626:	3b01      	subs	r3, #1
 8001628:	617b      	str	r3, [r7, #20]
 800162a:	b28b      	uxth	r3, r1
 800162c:	2200      	movs	r2, #0
 800162e:	4698      	mov	r8, r3
 8001630:	4691      	mov	r9, r2
 8001632:	f04f 0200 	mov.w	r2, #0
 8001636:	f04f 0300 	mov.w	r3, #0
 800163a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800163e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001642:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001646:	b28b      	uxth	r3, r1
 8001648:	2200      	movs	r2, #0
 800164a:	461c      	mov	r4, r3
 800164c:	4615      	mov	r5, r2
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	f04f 0300 	mov.w	r3, #0
 8001656:	00eb      	lsls	r3, r5, #3
 8001658:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800165c:	00e2      	lsls	r2, r4, #3
 800165e:	460b      	mov	r3, r1
 8001660:	3307      	adds	r3, #7
 8001662:	08db      	lsrs	r3, r3, #3
 8001664:	00db      	lsls	r3, r3, #3
 8001666:	ebad 0d03 	sub.w	sp, sp, r3
 800166a:	466b      	mov	r3, sp
 800166c:	3300      	adds	r3, #0
 800166e:	613b      	str	r3, [r7, #16]
	HalSpiTransfer(useless, buffer_out, size);
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	3308      	adds	r3, #8
 8001676:	681c      	ldr	r4, [r3, #0]
 8001678:	88fb      	ldrh	r3, [r7, #6]
 800167a:	68ba      	ldr	r2, [r7, #8]
 800167c:	6939      	ldr	r1, [r7, #16]
 800167e:	68f8      	ldr	r0, [r7, #12]
 8001680:	47a0      	blx	r4
 8001682:	46b5      	mov	sp, r6
}
 8001684:	bf00      	nop
 8001686:	371c      	adds	r7, #28
 8001688:	46bd      	mov	sp, r7
 800168a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800168e <_ZN6SX128x10WaitOnBusyEv>:

inline void SX128x::WaitOnBusy() {
 800168e:	b580      	push	{r7, lr}
 8001690:	b082      	sub	sp, #8
 8001692:	af00      	add	r7, sp, #0
 8001694:	6078      	str	r0, [r7, #4]
	while (HalGpioRead(GPIO_PIN_BUSY));
 8001696:	bf00      	nop
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	2101      	movs	r1, #1
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	4798      	blx	r3
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	bf14      	ite	ne
 80016aa:	2301      	movne	r3, #1
 80016ac:	2300      	moveq	r3, #0
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2b00      	cmp	r3, #0
 80016b2:	d1f1      	bne.n	8001698 <_ZN6SX128x10WaitOnBusyEv+0xa>
//	HAL_Delay(1);
//	for(int i = 0; i < 100; i++);
}
 80016b4:	bf00      	nop
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}

080016be <_ZN6SX128x14WaitOnBusyLongEv>:

inline void SX128x::WaitOnBusyLong() {
 80016be:	b580      	push	{r7, lr}
 80016c0:	b082      	sub	sp, #8
 80016c2:	af00      	add	r7, sp, #0
 80016c4:	6078      	str	r0, [r7, #4]
	while (HalGpioRead(GPIO_PIN_BUSY))
 80016c6:	e002      	b.n	80016ce <_ZN6SX128x14WaitOnBusyLongEv+0x10>
		HAL_Delay(10);
 80016c8:	200a      	movs	r0, #10
 80016ca:	f001 fbe9 	bl	8002ea0 <HAL_Delay>
	while (HalGpioRead(GPIO_PIN_BUSY))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2101      	movs	r1, #1
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	4798      	blx	r3
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	bf14      	ite	ne
 80016e0:	2301      	movne	r3, #1
 80016e2:	2300      	moveq	r3, #0
 80016e4:	b2db      	uxtb	r3, r3
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d1ee      	bne.n	80016c8 <_ZN6SX128x14WaitOnBusyLongEv+0xa>
}
 80016ea:	bf00      	nop
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <_ZN6SX128x5ResetEv>:

void SX128x::Reset(void) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
	HalGpioWrite(GPIO_PIN_RESET, 1);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	3304      	adds	r3, #4
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2201      	movs	r2, #1
 8001706:	2100      	movs	r1, #0
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	4798      	blx	r3
	HAL_Delay(10);
 800170c:	200a      	movs	r0, #10
 800170e:	f001 fbc7 	bl	8002ea0 <HAL_Delay>
	HalGpioWrite(GPIO_PIN_RESET, 0);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	3304      	adds	r3, #4
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2200      	movs	r2, #0
 800171c:	2100      	movs	r1, #0
 800171e:	6878      	ldr	r0, [r7, #4]
 8001720:	4798      	blx	r3
	HAL_Delay(10);
 8001722:	200a      	movs	r0, #10
 8001724:	f001 fbbc 	bl	8002ea0 <HAL_Delay>
	HalGpioWrite(GPIO_PIN_RESET, 1);
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	3304      	adds	r3, #4
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2201      	movs	r2, #1
 8001732:	2100      	movs	r1, #0
 8001734:	6878      	ldr	r0, [r7, #4]
 8001736:	4798      	blx	r3
	HAL_Delay(10);
 8001738:	200a      	movs	r0, #10
 800173a:	f001 fbb1 	bl	8002ea0 <HAL_Delay>
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <_ZN6SX128x6WakeupEv>:

void SX128x::Wakeup(void) {
 8001746:	b580      	push	{r7, lr}
 8001748:	b084      	sub	sp, #16
 800174a:	af00      	add	r7, sp, #0
 800174c:	6078      	str	r0, [r7, #4]
	uint8_t buf[2] = {RADIO_GET_STATUS, 0};
 800174e:	23c0      	movs	r3, #192	; 0xc0
 8001750:	81bb      	strh	r3, [r7, #12]
	HalSpiWrite(buf, 2);
 8001752:	f107 030c 	add.w	r3, r7, #12
 8001756:	2202      	movs	r2, #2
 8001758:	4619      	mov	r1, r3
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff ff57 	bl	800160e <_ZN6SX128x11HalSpiWriteEPKht>
	WaitOnBusyLong();
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7ff ffac 	bl	80016be <_ZN6SX128x14WaitOnBusyLongEv>
}
 8001766:	bf00      	nop
 8001768:	3710      	adds	r7, #16
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}

0800176e <_ZN6SX128x12WriteCommandENS_15RadioCommands_uEPht>:

void SX128x::WriteCommand(SX128x::RadioCommands_t opcode, uint8_t *buffer, uint16_t size) {
 800176e:	b580      	push	{r7, lr}
 8001770:	b086      	sub	sp, #24
 8001772:	af00      	add	r7, sp, #0
 8001774:	60f8      	str	r0, [r7, #12]
 8001776:	607a      	str	r2, [r7, #4]
 8001778:	461a      	mov	r2, r3
 800177a:	460b      	mov	r3, r1
 800177c:	72fb      	strb	r3, [r7, #11]
 800177e:	4613      	mov	r3, r2
 8001780:	813b      	strh	r3, [r7, #8]
	auto *merged_buf = (uint8_t *)alloca(size+1);
 8001782:	893b      	ldrh	r3, [r7, #8]
 8001784:	3301      	adds	r3, #1
 8001786:	3307      	adds	r3, #7
 8001788:	08db      	lsrs	r3, r3, #3
 800178a:	00db      	lsls	r3, r3, #3
 800178c:	ebad 0d03 	sub.w	sp, sp, r3
 8001790:	466b      	mov	r3, sp
 8001792:	3307      	adds	r3, #7
 8001794:	08db      	lsrs	r3, r3, #3
 8001796:	00db      	lsls	r3, r3, #3
 8001798:	617b      	str	r3, [r7, #20]

	merged_buf[0] = opcode;
 800179a:	697b      	ldr	r3, [r7, #20]
 800179c:	7afa      	ldrb	r2, [r7, #11]
 800179e:	701a      	strb	r2, [r3, #0]
	memcpy(merged_buf+1, buffer, size);
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	3301      	adds	r3, #1
 80017a4:	893a      	ldrh	r2, [r7, #8]
 80017a6:	6879      	ldr	r1, [r7, #4]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f004 fde4 	bl	8006376 <memcpy>

	WaitOnBusy();
 80017ae:	68f8      	ldr	r0, [r7, #12]
 80017b0:	f7ff ff6d 	bl	800168e <_ZN6SX128x10WaitOnBusyEv>
	HalSpiWrite(merged_buf, size+1);
 80017b4:	893b      	ldrh	r3, [r7, #8]
 80017b6:	3301      	adds	r3, #1
 80017b8:	b29b      	uxth	r3, r3
 80017ba:	461a      	mov	r2, r3
 80017bc:	6979      	ldr	r1, [r7, #20]
 80017be:	68f8      	ldr	r0, [r7, #12]
 80017c0:	f7ff ff25 	bl	800160e <_ZN6SX128x11HalSpiWriteEPKht>
}
 80017c4:	bf00      	nop
 80017c6:	3718      	adds	r7, #24
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <_ZN6SX128x11ReadCommandENS_15RadioCommands_uEPht>:

void SX128x::ReadCommand(SX128x::RadioCommands_t opcode, uint8_t *buffer, uint16_t size) {
 80017cc:	b590      	push	{r4, r7, lr}
 80017ce:	b08b      	sub	sp, #44	; 0x2c
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	607a      	str	r2, [r7, #4]
 80017d6:	461a      	mov	r2, r3
 80017d8:	460b      	mov	r3, r1
 80017da:	72fb      	strb	r3, [r7, #11]
 80017dc:	4613      	mov	r3, r2
 80017de:	813b      	strh	r3, [r7, #8]

	if (opcode == RADIO_GET_STATUS) {
 80017e0:	7afb      	ldrb	r3, [r7, #11]
 80017e2:	2bc0      	cmp	r3, #192	; 0xc0
 80017e4:	d11a      	bne.n	800181c <_ZN6SX128x11ReadCommandENS_15RadioCommands_uEPht+0x50>
		uint8_t buf_out[3] = {static_cast<uint8_t>(opcode), 0, 0};
 80017e6:	f107 0318 	add.w	r3, r7, #24
 80017ea:	2100      	movs	r1, #0
 80017ec:	460a      	mov	r2, r1
 80017ee:	801a      	strh	r2, [r3, #0]
 80017f0:	460a      	mov	r2, r1
 80017f2:	709a      	strb	r2, [r3, #2]
 80017f4:	7afb      	ldrb	r3, [r7, #11]
 80017f6:	763b      	strb	r3, [r7, #24]
		uint8_t buf_in[3];

		WaitOnBusy();
 80017f8:	68f8      	ldr	r0, [r7, #12]
 80017fa:	f7ff ff48 	bl	800168e <_ZN6SX128x10WaitOnBusyEv>
		HalSpiTransfer(buf_in, buf_out, 3);
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	3308      	adds	r3, #8
 8001804:	681c      	ldr	r4, [r3, #0]
 8001806:	f107 0218 	add.w	r2, r7, #24
 800180a:	f107 0114 	add.w	r1, r7, #20
 800180e:	2303      	movs	r3, #3
 8001810:	68f8      	ldr	r0, [r7, #12]
 8001812:	47a0      	blx	r4
		buffer[0] = buf_in[0];
 8001814:	7d3a      	ldrb	r2, [r7, #20]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	701a      	strb	r2, [r3, #0]

		WaitOnBusy(); // wait until not busy before spi transfer
		HalSpiTransfer(buf_in, buf_out, total_transfer_size);
		memcpy(buffer, buf_in+2, size);
	}
}
 800181a:	e035      	b.n	8001888 <_ZN6SX128x11ReadCommandENS_15RadioCommands_uEPht+0xbc>
		auto total_transfer_size = 2+size;
 800181c:	893b      	ldrh	r3, [r7, #8]
 800181e:	3302      	adds	r3, #2
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
		auto *buf_out = (uint8_t *)alloca(total_transfer_size);
 8001822:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001824:	3307      	adds	r3, #7
 8001826:	08db      	lsrs	r3, r3, #3
 8001828:	00db      	lsls	r3, r3, #3
 800182a:	ebad 0d03 	sub.w	sp, sp, r3
 800182e:	466b      	mov	r3, sp
 8001830:	3307      	adds	r3, #7
 8001832:	08db      	lsrs	r3, r3, #3
 8001834:	00db      	lsls	r3, r3, #3
 8001836:	623b      	str	r3, [r7, #32]
		auto *buf_in = (uint8_t *)alloca(total_transfer_size);
 8001838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800183a:	3307      	adds	r3, #7
 800183c:	08db      	lsrs	r3, r3, #3
 800183e:	00db      	lsls	r3, r3, #3
 8001840:	ebad 0d03 	sub.w	sp, sp, r3
 8001844:	466b      	mov	r3, sp
 8001846:	3307      	adds	r3, #7
 8001848:	08db      	lsrs	r3, r3, #3
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	61fb      	str	r3, [r7, #28]
		memset(buf_out, 0, total_transfer_size);
 800184e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001850:	461a      	mov	r2, r3
 8001852:	2100      	movs	r1, #0
 8001854:	6a38      	ldr	r0, [r7, #32]
 8001856:	f004 fcba 	bl	80061ce <memset>
		buf_out[0] = opcode;
 800185a:	6a3b      	ldr	r3, [r7, #32]
 800185c:	7afa      	ldrb	r2, [r7, #11]
 800185e:	701a      	strb	r2, [r3, #0]
		WaitOnBusy(); // wait until not busy before spi transfer
 8001860:	68f8      	ldr	r0, [r7, #12]
 8001862:	f7ff ff14 	bl	800168e <_ZN6SX128x10WaitOnBusyEv>
		HalSpiTransfer(buf_in, buf_out, total_transfer_size);
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	3308      	adds	r3, #8
 800186c:	681c      	ldr	r4, [r3, #0]
 800186e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001870:	b29b      	uxth	r3, r3
 8001872:	6a3a      	ldr	r2, [r7, #32]
 8001874:	69f9      	ldr	r1, [r7, #28]
 8001876:	68f8      	ldr	r0, [r7, #12]
 8001878:	47a0      	blx	r4
		memcpy(buffer, buf_in+2, size);
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	3302      	adds	r3, #2
 800187e:	893a      	ldrh	r2, [r7, #8]
 8001880:	4619      	mov	r1, r3
 8001882:	6878      	ldr	r0, [r7, #4]
 8001884:	f004 fd77 	bl	8006376 <memcpy>
}
 8001888:	bf00      	nop
 800188a:	372c      	adds	r7, #44	; 0x2c
 800188c:	46bd      	mov	sp, r7
 800188e:	bd90      	pop	{r4, r7, pc}

08001890 <_ZN6SX128x13WriteRegisterEtPht>:

void SX128x::WriteRegister(uint16_t address, uint8_t *buffer, uint16_t size) {
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0
 8001896:	60f8      	str	r0, [r7, #12]
 8001898:	607a      	str	r2, [r7, #4]
 800189a:	461a      	mov	r2, r3
 800189c:	460b      	mov	r3, r1
 800189e:	817b      	strh	r3, [r7, #10]
 80018a0:	4613      	mov	r3, r2
 80018a2:	813b      	strh	r3, [r7, #8]
	auto total_transfer_size = 3+size;
 80018a4:	893b      	ldrh	r3, [r7, #8]
 80018a6:	3303      	adds	r3, #3
 80018a8:	617b      	str	r3, [r7, #20]
	auto *buf_out = (uint8_t *)alloca(total_transfer_size);
 80018aa:	697b      	ldr	r3, [r7, #20]
 80018ac:	3307      	adds	r3, #7
 80018ae:	08db      	lsrs	r3, r3, #3
 80018b0:	00db      	lsls	r3, r3, #3
 80018b2:	ebad 0d03 	sub.w	sp, sp, r3
 80018b6:	466b      	mov	r3, sp
 80018b8:	3307      	adds	r3, #7
 80018ba:	08db      	lsrs	r3, r3, #3
 80018bc:	00db      	lsls	r3, r3, #3
 80018be:	613b      	str	r3, [r7, #16]

	buf_out[0] = RADIO_WRITE_REGISTER;
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	2218      	movs	r2, #24
 80018c4:	701a      	strb	r2, [r3, #0]
	buf_out[1] = ((address & 0xFF00) >> 8);
 80018c6:	897b      	ldrh	r3, [r7, #10]
 80018c8:	0a1b      	lsrs	r3, r3, #8
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	693b      	ldr	r3, [r7, #16]
 80018ce:	3301      	adds	r3, #1
 80018d0:	b2d2      	uxtb	r2, r2
 80018d2:	701a      	strb	r2, [r3, #0]
	buf_out[2] = (address & 0x00FF);
 80018d4:	693b      	ldr	r3, [r7, #16]
 80018d6:	3302      	adds	r3, #2
 80018d8:	897a      	ldrh	r2, [r7, #10]
 80018da:	b2d2      	uxtb	r2, r2
 80018dc:	701a      	strb	r2, [r3, #0]
	memcpy(buf_out+3, buffer, size);
 80018de:	693b      	ldr	r3, [r7, #16]
 80018e0:	3303      	adds	r3, #3
 80018e2:	893a      	ldrh	r2, [r7, #8]
 80018e4:	6879      	ldr	r1, [r7, #4]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f004 fd45 	bl	8006376 <memcpy>

	WaitOnBusy(); // wait until not busy before spi transfer
 80018ec:	68f8      	ldr	r0, [r7, #12]
 80018ee:	f7ff fece 	bl	800168e <_ZN6SX128x10WaitOnBusyEv>
	HalSpiWrite(buf_out, total_transfer_size);
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	b29b      	uxth	r3, r3
 80018f6:	461a      	mov	r2, r3
 80018f8:	6939      	ldr	r1, [r7, #16]
 80018fa:	68f8      	ldr	r0, [r7, #12]
 80018fc:	f7ff fe87 	bl	800160e <_ZN6SX128x11HalSpiWriteEPKht>
}
 8001900:	bf00      	nop
 8001902:	3718      	adds	r7, #24
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <_ZN6SX128x13WriteRegisterEth>:

inline void SX128x::WriteRegister(uint16_t address, uint8_t value) {
 8001908:	b590      	push	{r4, r7, lr}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
 8001910:	460b      	mov	r3, r1
 8001912:	807b      	strh	r3, [r7, #2]
 8001914:	4613      	mov	r3, r2
 8001916:	707b      	strb	r3, [r7, #1]
	WriteRegister(address, &value, 1);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	3338      	adds	r3, #56	; 0x38
 800191e:	681c      	ldr	r4, [r3, #0]
 8001920:	1c7a      	adds	r2, r7, #1
 8001922:	8879      	ldrh	r1, [r7, #2]
 8001924:	2301      	movs	r3, #1
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	47a0      	blx	r4
}
 800192a:	bf00      	nop
 800192c:	370c      	adds	r7, #12
 800192e:	46bd      	mov	sp, r7
 8001930:	bd90      	pop	{r4, r7, pc}

08001932 <_ZN6SX128x12ReadRegisterEtPht>:

void SX128x::ReadRegister(uint16_t address, uint8_t *buffer, uint16_t size) {
 8001932:	b590      	push	{r4, r7, lr}
 8001934:	b089      	sub	sp, #36	; 0x24
 8001936:	af00      	add	r7, sp, #0
 8001938:	60f8      	str	r0, [r7, #12]
 800193a:	607a      	str	r2, [r7, #4]
 800193c:	461a      	mov	r2, r3
 800193e:	460b      	mov	r3, r1
 8001940:	817b      	strh	r3, [r7, #10]
 8001942:	4613      	mov	r3, r2
 8001944:	813b      	strh	r3, [r7, #8]
	
	auto total_transfer_size = 4+size;
 8001946:	893b      	ldrh	r3, [r7, #8]
 8001948:	3304      	adds	r3, #4
 800194a:	61fb      	str	r3, [r7, #28]
	auto *buf_out = (uint8_t *)alloca(total_transfer_size);
 800194c:	69fb      	ldr	r3, [r7, #28]
 800194e:	3307      	adds	r3, #7
 8001950:	08db      	lsrs	r3, r3, #3
 8001952:	00db      	lsls	r3, r3, #3
 8001954:	ebad 0d03 	sub.w	sp, sp, r3
 8001958:	466b      	mov	r3, sp
 800195a:	3307      	adds	r3, #7
 800195c:	08db      	lsrs	r3, r3, #3
 800195e:	00db      	lsls	r3, r3, #3
 8001960:	61bb      	str	r3, [r7, #24]
	auto *buf_in = (uint8_t *)alloca(total_transfer_size);
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3307      	adds	r3, #7
 8001966:	08db      	lsrs	r3, r3, #3
 8001968:	00db      	lsls	r3, r3, #3
 800196a:	ebad 0d03 	sub.w	sp, sp, r3
 800196e:	466b      	mov	r3, sp
 8001970:	3307      	adds	r3, #7
 8001972:	08db      	lsrs	r3, r3, #3
 8001974:	00db      	lsls	r3, r3, #3
 8001976:	617b      	str	r3, [r7, #20]

	memset(buf_out, 0, total_transfer_size);
 8001978:	69fb      	ldr	r3, [r7, #28]
 800197a:	461a      	mov	r2, r3
 800197c:	2100      	movs	r1, #0
 800197e:	69b8      	ldr	r0, [r7, #24]
 8001980:	f004 fc25 	bl	80061ce <memset>
	buf_out[0] = RADIO_READ_REGISTER;
 8001984:	69bb      	ldr	r3, [r7, #24]
 8001986:	2219      	movs	r2, #25
 8001988:	701a      	strb	r2, [r3, #0]
	buf_out[1] = ((address & 0xFF00) >> 8);
 800198a:	897b      	ldrh	r3, [r7, #10]
 800198c:	0a1b      	lsrs	r3, r3, #8
 800198e:	b29a      	uxth	r2, r3
 8001990:	69bb      	ldr	r3, [r7, #24]
 8001992:	3301      	adds	r3, #1
 8001994:	b2d2      	uxtb	r2, r2
 8001996:	701a      	strb	r2, [r3, #0]
	buf_out[2] = (address & 0x00FF);
 8001998:	69bb      	ldr	r3, [r7, #24]
 800199a:	3302      	adds	r3, #2
 800199c:	897a      	ldrh	r2, [r7, #10]
 800199e:	b2d2      	uxtb	r2, r2
 80019a0:	701a      	strb	r2, [r3, #0]

	WaitOnBusy(); // wait until not busy before spi transfer
 80019a2:	68f8      	ldr	r0, [r7, #12]
 80019a4:	f7ff fe73 	bl	800168e <_ZN6SX128x10WaitOnBusyEv>
	HalSpiTransfer(buf_in, buf_out, total_transfer_size);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	3308      	adds	r3, #8
 80019ae:	681c      	ldr	r4, [r3, #0]
 80019b0:	69fb      	ldr	r3, [r7, #28]
 80019b2:	b29b      	uxth	r3, r3
 80019b4:	69ba      	ldr	r2, [r7, #24]
 80019b6:	6979      	ldr	r1, [r7, #20]
 80019b8:	68f8      	ldr	r0, [r7, #12]
 80019ba:	47a0      	blx	r4

	memcpy(buffer, buf_in+4, size);
 80019bc:	697b      	ldr	r3, [r7, #20]
 80019be:	3304      	adds	r3, #4
 80019c0:	893a      	ldrh	r2, [r7, #8]
 80019c2:	4619      	mov	r1, r3
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f004 fcd6 	bl	8006376 <memcpy>
}
 80019ca:	bf00      	nop
 80019cc:	3724      	adds	r7, #36	; 0x24
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd90      	pop	{r4, r7, pc}

080019d2 <_ZN6SX128x12ReadRegisterEt>:

inline uint8_t SX128x::ReadRegister(uint16_t address) {
 80019d2:	b590      	push	{r4, r7, lr}
 80019d4:	b085      	sub	sp, #20
 80019d6:	af00      	add	r7, sp, #0
 80019d8:	6078      	str	r0, [r7, #4]
 80019da:	460b      	mov	r3, r1
 80019dc:	807b      	strh	r3, [r7, #2]
	uint8_t data;
	ReadRegister( address, &data, 1 );
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	3340      	adds	r3, #64	; 0x40
 80019e4:	681c      	ldr	r4, [r3, #0]
 80019e6:	f107 020f 	add.w	r2, r7, #15
 80019ea:	8879      	ldrh	r1, [r7, #2]
 80019ec:	2301      	movs	r3, #1
 80019ee:	6878      	ldr	r0, [r7, #4]
 80019f0:	47a0      	blx	r4
	return data;
 80019f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd90      	pop	{r4, r7, pc}

080019fc <_ZN6SX128x11WriteBufferEhPhh>:

void SX128x::WriteBuffer(uint8_t offset, uint8_t *buffer, uint8_t size) {
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b086      	sub	sp, #24
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	60f8      	str	r0, [r7, #12]
 8001a04:	607a      	str	r2, [r7, #4]
 8001a06:	461a      	mov	r2, r3
 8001a08:	460b      	mov	r3, r1
 8001a0a:	72fb      	strb	r3, [r7, #11]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	72bb      	strb	r3, [r7, #10]
	auto total_transfer_size = 2+size;
 8001a10:	7abb      	ldrb	r3, [r7, #10]
 8001a12:	3302      	adds	r3, #2
 8001a14:	617b      	str	r3, [r7, #20]
	auto *buf_out = (uint8_t *)alloca(total_transfer_size);
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	3307      	adds	r3, #7
 8001a1a:	08db      	lsrs	r3, r3, #3
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	ebad 0d03 	sub.w	sp, sp, r3
 8001a22:	466b      	mov	r3, sp
 8001a24:	3307      	adds	r3, #7
 8001a26:	08db      	lsrs	r3, r3, #3
 8001a28:	00db      	lsls	r3, r3, #3
 8001a2a:	613b      	str	r3, [r7, #16]

	buf_out[0] = RADIO_WRITE_BUFFER;
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	221a      	movs	r2, #26
 8001a30:	701a      	strb	r2, [r3, #0]
	buf_out[1] = offset;
 8001a32:	693b      	ldr	r3, [r7, #16]
 8001a34:	3301      	adds	r3, #1
 8001a36:	7afa      	ldrb	r2, [r7, #11]
 8001a38:	701a      	strb	r2, [r3, #0]

	memcpy(buf_out+2, buffer, size);
 8001a3a:	693b      	ldr	r3, [r7, #16]
 8001a3c:	3302      	adds	r3, #2
 8001a3e:	7aba      	ldrb	r2, [r7, #10]
 8001a40:	6879      	ldr	r1, [r7, #4]
 8001a42:	4618      	mov	r0, r3
 8001a44:	f004 fc97 	bl	8006376 <memcpy>
	
	WaitOnBusy();
 8001a48:	68f8      	ldr	r0, [r7, #12]
 8001a4a:	f7ff fe20 	bl	800168e <_ZN6SX128x10WaitOnBusyEv>
	HalSpiWrite(buf_out, total_transfer_size);
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	b29b      	uxth	r3, r3
 8001a52:	461a      	mov	r2, r3
 8001a54:	6939      	ldr	r1, [r7, #16]
 8001a56:	68f8      	ldr	r0, [r7, #12]
 8001a58:	f7ff fdd9 	bl	800160e <_ZN6SX128x11HalSpiWriteEPKht>
}
 8001a5c:	bf00      	nop
 8001a5e:	3718      	adds	r7, #24
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}

08001a64 <_ZN6SX128x10ReadBufferEhPhh>:

void SX128x::ReadBuffer(uint8_t offset, uint8_t *buffer, uint8_t size) {
 8001a64:	b590      	push	{r4, r7, lr}
 8001a66:	b089      	sub	sp, #36	; 0x24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	607a      	str	r2, [r7, #4]
 8001a6e:	461a      	mov	r2, r3
 8001a70:	460b      	mov	r3, r1
 8001a72:	72fb      	strb	r3, [r7, #11]
 8001a74:	4613      	mov	r3, r2
 8001a76:	72bb      	strb	r3, [r7, #10]
	auto total_transfer_size = 3+size;
 8001a78:	7abb      	ldrb	r3, [r7, #10]
 8001a7a:	3303      	adds	r3, #3
 8001a7c:	61fb      	str	r3, [r7, #28]
	auto *buf_out = (uint8_t *)alloca(total_transfer_size);
 8001a7e:	69fb      	ldr	r3, [r7, #28]
 8001a80:	3307      	adds	r3, #7
 8001a82:	08db      	lsrs	r3, r3, #3
 8001a84:	00db      	lsls	r3, r3, #3
 8001a86:	ebad 0d03 	sub.w	sp, sp, r3
 8001a8a:	466b      	mov	r3, sp
 8001a8c:	3307      	adds	r3, #7
 8001a8e:	08db      	lsrs	r3, r3, #3
 8001a90:	00db      	lsls	r3, r3, #3
 8001a92:	61bb      	str	r3, [r7, #24]
	auto *buf_in = (uint8_t *)alloca(total_transfer_size);
 8001a94:	69fb      	ldr	r3, [r7, #28]
 8001a96:	3307      	adds	r3, #7
 8001a98:	08db      	lsrs	r3, r3, #3
 8001a9a:	00db      	lsls	r3, r3, #3
 8001a9c:	ebad 0d03 	sub.w	sp, sp, r3
 8001aa0:	466b      	mov	r3, sp
 8001aa2:	3307      	adds	r3, #7
 8001aa4:	08db      	lsrs	r3, r3, #3
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	617b      	str	r3, [r7, #20]

	memset(buf_out, 0, total_transfer_size);
 8001aaa:	69fb      	ldr	r3, [r7, #28]
 8001aac:	461a      	mov	r2, r3
 8001aae:	2100      	movs	r1, #0
 8001ab0:	69b8      	ldr	r0, [r7, #24]
 8001ab2:	f004 fb8c 	bl	80061ce <memset>

	buf_out[0] = RADIO_READ_BUFFER;
 8001ab6:	69bb      	ldr	r3, [r7, #24]
 8001ab8:	221b      	movs	r2, #27
 8001aba:	701a      	strb	r2, [r3, #0]
	buf_out[1] = offset;
 8001abc:	69bb      	ldr	r3, [r7, #24]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	7afa      	ldrb	r2, [r7, #11]
 8001ac2:	701a      	strb	r2, [r3, #0]

	WaitOnBusy();
 8001ac4:	68f8      	ldr	r0, [r7, #12]
 8001ac6:	f7ff fde2 	bl	800168e <_ZN6SX128x10WaitOnBusyEv>
	HalSpiTransfer(buf_in, buf_out, total_transfer_size);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	3308      	adds	r3, #8
 8001ad0:	681c      	ldr	r4, [r3, #0]
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	b29b      	uxth	r3, r3
 8001ad6:	69ba      	ldr	r2, [r7, #24]
 8001ad8:	6979      	ldr	r1, [r7, #20]
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	47a0      	blx	r4

	memcpy(buffer, buf_in+3, size);
 8001ade:	697b      	ldr	r3, [r7, #20]
 8001ae0:	3303      	adds	r3, #3
 8001ae2:	7aba      	ldrb	r2, [r7, #10]
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	6878      	ldr	r0, [r7, #4]
 8001ae8:	f004 fc45 	bl	8006376 <memcpy>
}
 8001aec:	bf00      	nop
 8001aee:	3724      	adds	r7, #36	; 0x24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd90      	pop	{r4, r7, pc}

08001af4 <_ZN10SX128x_OBJ24CommonTransceiverSettingEv>:

extern TIM_HandleTypeDef htim1;
extern int irq_timeout_times;

void SX128x_OBJ::CommonTransceiverSetting()
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
    SetStandby((RadioStandbyModes_t)MODE_STDBY_XOSC);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2103      	movs	r1, #3
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7ff fad6 	bl	80010b2 <_ZN6SX128x10SetStandbyENS_19RadioStandbyModes_tE>
    SetPacketType(PACKET_TYPE_LORA);
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2101      	movs	r1, #1
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff fb22 	bl	8001154 <_ZN6SX128x13SetPacketTypeENS_18RadioPacketTypes_tE>
    SetRfFrequency(RfFrequency);
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4610      	mov	r0, r2
 8001b1c:	f7ff fb31 	bl	8001182 <_ZN6SX128x14SetRfFrequencyEm>
    SetBufferBaseAddresses(0x80, 0x00);
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	2180      	movs	r1, #128	; 0x80
 8001b26:	4618      	mov	r0, r3
 8001b28:	f7ff fb77 	bl	800121a <_ZN6SX128x22SetBufferBaseAddressesEhh>
    SetModulationParams(mparams);
 8001b2c:	687a      	ldr	r2, [r7, #4]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	f503 7390 	add.w	r3, r3, #288	; 0x120
 8001b34:	4619      	mov	r1, r3
 8001b36:	4610      	mov	r0, r2
 8001b38:	f7ff fb8a 	bl	8001250 <_ZN6SX128x19SetModulationParamsERKNS_18ModulationParams_tE>
    SetPacketParams(pparams);
 8001b3c:	687a      	ldr	r2, [r7, #4]
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	f203 132d 	addw	r3, r3, #301	; 0x12d
 8001b44:	4619      	mov	r1, r3
 8001b46:	4610      	mov	r0, r2
 8001b48:	f7ff fc0a 	bl	8001360 <_ZN6SX128x15SetPacketParamsERKNS_14PacketParams_tE>
}
 8001b4c:	bf00      	nop
 8001b4e:	3708      	adds	r7, #8
 8001b50:	46bd      	mov	sp, r7
 8001b52:	bd80      	pop	{r7, pc}

08001b54 <_ZN10SX128x_OBJ9TxSettingEv>:

void SX128x_OBJ::TxSetting()
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af02      	add	r7, sp, #8
 8001b5a:	6078      	str	r0, [r7, #4]
	SetTxParams(13, RADIO_RAMP_02_US);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2200      	movs	r2, #0
 8001b60:	210d      	movs	r1, #13
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fb3d 	bl	80011e2 <_ZN6SX128x11SetTxParamsEaNS_16RadioRampTimes_tE>
	InterruptSetting();
 8001b68:	6878      	ldr	r0, [r7, #4]
 8001b6a:	f000 f80e 	bl	8001b8a <_ZN10SX128x_OBJ16InterruptSettingEv>
	SetDioIrqParams(0xFFFF, 0xFFFF, 0x0000, 0x0000);
 8001b6e:	6878      	ldr	r0, [r7, #4]
 8001b70:	2300      	movs	r3, #0
 8001b72:	9300      	str	r3, [sp, #0]
 8001b74:	2300      	movs	r3, #0
 8001b76:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b7a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001b7e:	f7ff fca7 	bl	80014d0 <_ZN6SX128x15SetDioIrqParamsEtttt>
}
 8001b82:	bf00      	nop
 8001b84:	3708      	adds	r7, #8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}

08001b8a <_ZN10SX128x_OBJ16InterruptSettingEv>:
	ClearIrqStatus(0xFFFF);
	return 0;
}

inline void SX128x_OBJ::InterruptSetting()
{
 8001b8a:	b580      	push	{r7, lr}
 8001b8c:	b084      	sub	sp, #16
 8001b8e:	af02      	add	r7, sp, #8
 8001b90:	6078      	str	r0, [r7, #4]
	SetDioIrqParams(0x0003, 0x0003, 0x0000, 0x0000);
 8001b92:	6878      	ldr	r0, [r7, #4]
 8001b94:	2300      	movs	r3, #0
 8001b96:	9300      	str	r3, [sp, #0]
 8001b98:	2300      	movs	r3, #0
 8001b9a:	2203      	movs	r2, #3
 8001b9c:	2103      	movs	r1, #3
 8001b9e:	f7ff fc97 	bl	80014d0 <_ZN6SX128x15SetDioIrqParamsEtttt>
}
 8001ba2:	bf00      	nop
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}

08001baa <_ZN10SX128x_OBJ4InitEv>:
{
	ClearIrqStatus(0xFFFF);
}

uint8_t SX128x_OBJ::Init()
{
 8001baa:	b580      	push	{r7, lr}
 8001bac:	b086      	sub	sp, #24
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
	Reset();
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	3328      	adds	r3, #40	; 0x28
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4610      	mov	r0, r2
 8001bbe:	4798      	blx	r3
	// Wakeup();
	// SetRegistersDefault();

	uint8_t rx[2], tx[2];
	*(uint32_t*)tx = 0x80 | 0x01 << 8;
 8001bc0:	f107 0310 	add.w	r3, r7, #16
 8001bc4:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001bc8:	601a      	str	r2, [r3, #0]
	HalSpiTransferDelay(rx, tx, 2);
 8001bca:	f107 0210 	add.w	r2, r7, #16
 8001bce:	f107 0114 	add.w	r1, r7, #20
 8001bd2:	2302      	movs	r3, #2
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f000 faa1 	bl	800211c <_ZN10SX128x_OBJ19HalSpiTransferDelayEPhPKht>
	RadioStatus_t status;
	status = GetStatus();
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	3358      	adds	r3, #88	; 0x58
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4610      	mov	r0, r2
 8001be6:	4798      	blx	r3
 8001be8:	4603      	mov	r3, r0
 8001bea:	733b      	strb	r3, [r7, #12]
	if(status.Fields.CmdStatus != 0x01)
 8001bec:	7b3b      	ldrb	r3, [r7, #12]
 8001bee:	f003 031c 	and.w	r3, r3, #28
 8001bf2:	b2db      	uxtb	r3, r3
 8001bf4:	2b04      	cmp	r3, #4
 8001bf6:	d001      	beq.n	8001bfc <_ZN10SX128x_OBJ4InitEv+0x52>
		return 1;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	e00b      	b.n	8001c14 <_ZN10SX128x_OBJ4InitEv+0x6a>
	if(status.Fields.ChipMode != 0x03)
 8001bfc:	7b3b      	ldrb	r3, [r7, #12]
 8001bfe:	f023 031f 	bic.w	r3, r3, #31
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	2b60      	cmp	r3, #96	; 0x60
 8001c06:	d001      	beq.n	8001c0c <_ZN10SX128x_OBJ4InitEv+0x62>
		return 1;
 8001c08:	2301      	movs	r3, #1
 8001c0a:	e003      	b.n	8001c14 <_ZN10SX128x_OBJ4InitEv+0x6a>

	CommonTransceiverSetting();
 8001c0c:	6878      	ldr	r0, [r7, #4]
 8001c0e:	f7ff ff71 	bl	8001af4 <_ZN10SX128x_OBJ24CommonTransceiverSettingEv>
	return 0;
 8001c12:	2300      	movs	r3, #0
}
 8001c14:	4618      	mov	r0, r3
 8001c16:	3718      	adds	r7, #24
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <_ZN6SX128xUt0_C1Ev>:
	virtual void HalPreTx() {}
	virtual void HalPreRx() {}
	virtual void HalPostTx() {}
	virtual void HalPostRx() {}

	struct {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	4618      	mov	r0, r3
 8001c28:	f000 f98a 	bl	8001f40 <_ZNSt8functionIFvvEEC1Ev>
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	3310      	adds	r3, #16
 8001c30:	4618      	mov	r0, r3
 8001c32:	f000 f985 	bl	8001f40 <_ZNSt8functionIFvvEEC1Ev>
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	3320      	adds	r3, #32
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f000 f980 	bl	8001f40 <_ZNSt8functionIFvvEEC1Ev>
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	3330      	adds	r3, #48	; 0x30
 8001c44:	4618      	mov	r0, r3
 8001c46:	f000 f97b 	bl	8001f40 <_ZNSt8functionIFvvEEC1Ev>
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	3340      	adds	r3, #64	; 0x40
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f000 f976 	bl	8001f40 <_ZNSt8functionIFvvEEC1Ev>
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3350      	adds	r3, #80	; 0x50
 8001c58:	4618      	mov	r0, r3
 8001c5a:	f000 f971 	bl	8001f40 <_ZNSt8functionIFvvEEC1Ev>
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	3360      	adds	r3, #96	; 0x60
 8001c62:	4618      	mov	r0, r3
 8001c64:	f000 f982 	bl	8001f6c <_ZNSt8functionIFvN6SX128x14IrqErrorCode_tEEEC1Ev>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	3370      	adds	r3, #112	; 0x70
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f000 f993 	bl	8001f98 <_ZNSt8functionIFvN6SX128x16IrqRangingCode_tEEEC1Ev>
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	3380      	adds	r3, #128	; 0x80
 8001c76:	4618      	mov	r0, r3
 8001c78:	f000 f9a4 	bl	8001fc4 <_ZNSt8functionIFvbEEC1Ev>
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
	...

08001c88 <_ZN6SX128xC1Ev>:
		std::function<void(IrqRangingCode_t val)> rangingDone;
		std::function<void(bool cadFlag)> cadDone;

	} callbacks;

	SX128x() = default;
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
 8001c90:	4a1f      	ldr	r2, [pc, #124]	; (8001d10 <_ZN6SX128xC1Ev+0x88>)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	6879      	ldr	r1, [r7, #4]
 8001c98:	a31b      	add	r3, pc, #108	; (adr r3, 8001d08 <_ZN6SX128xC1Ev+0x80>)
 8001c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c9e:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	741a      	strb	r2, [r3, #16]
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001cae:	825a      	strh	r2, [r3, #18]
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	751a      	strb	r2, [r3, #20]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2200      	movs	r2, #0
 8001cba:	82da      	strh	r2, [r3, #22]
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3318      	adds	r3, #24
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff ffab 	bl	8001c1c <_ZN6SX128xUt0_C1Ev>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2202      	movs	r2, #2
 8001cca:	f883 20a8 	strb.w	r2, [r3, #168]	; 0xa8
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	220f      	movs	r2, #15
 8001cd2:	f883 20a9 	strb.w	r2, [r3, #169]	; 0xa9
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	220a      	movs	r2, #10
 8001cda:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	33ab      	adds	r3, #171	; 0xab
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]
 8001ce6:	605a      	str	r2, [r3, #4]
 8001ce8:	609a      	str	r2, [r3, #8]
 8001cea:	731a      	strb	r2, [r3, #12]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	33b8      	adds	r3, #184	; 0xb8
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
 8001cfc:	615a      	str	r2, [r3, #20]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	4618      	mov	r0, r3
 8001d02:	3708      	adds	r7, #8
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	00000000 	.word	0x00000000
 8001d0c:	4068cba8 	.word	0x4068cba8
 8001d10:	080082ec 	.word	0x080082ec

08001d14 <_ZN10SX128x_OBJC1Ev>:

SX128x_OBJ::SX128x_OBJ()
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7ff ffb2 	bl	8001c88 <_ZN6SX128xC1Ev>
 8001d24:	4a27      	ldr	r2, [pc, #156]	; (8001dc4 <_ZN10SX128x_OBJC1Ev+0xb0>)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	33d0      	adds	r3, #208	; 0xd0
 8001d2e:	2240      	movs	r2, #64	; 0x40
 8001d30:	2100      	movs	r1, #0
 8001d32:	4618      	mov	r0, r3
 8001d34:	f004 fa4b 	bl	80061ce <memset>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4a19      	ldr	r2, [pc, #100]	; (8001dc8 <_ZN10SX128x_OBJC1Ev+0xb4>)
 8001d64:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
{
	mparams.PacketType = PACKET_TYPE_LORA;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    mparams.Params.LoRa.SpreadingFactor = LORA_SF7;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	2270      	movs	r2, #112	; 0x70
 8001d74:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
	mparams.Params.LoRa.Bandwidth = LORA_BW_0800;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2218      	movs	r2, #24
 8001d7c:	f883 2125 	strb.w	r2, [r3, #293]	; 0x125
	mparams.Params.LoRa.CodingRate = LORA_CR_4_5;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2201      	movs	r2, #1
 8001d84:	f883 2126 	strb.w	r2, [r3, #294]	; 0x126

	pparams.PacketType = PACKET_TYPE_LORA;
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2201      	movs	r2, #1
 8001d8c:	f883 212d 	strb.w	r2, [r3, #301]	; 0x12d
	pparams.Params.LoRa.HeaderType = LORA_PACKET_FIXED_LENGTH;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	2280      	movs	r2, #128	; 0x80
 8001d94:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	pparams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2240      	movs	r2, #64	; 0x40
 8001d9c:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
	pparams.Params.LoRa.Crc = LORA_CRC_ON;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2220      	movs	r2, #32
 8001da4:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	pparams.Params.LoRa.PayloadLength = PACKET_SIZE;
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	2208      	movs	r2, #8
 8001dac:	f883 2137 	strb.w	r2, [r3, #311]	; 0x137
	pparams.Params.LoRa.PreambleLength = 12;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	220c      	movs	r2, #12
 8001db4:	f883 2135 	strb.w	r2, [r3, #309]	; 0x135

//	callbacks.txDone = &tx_recursion();
	
}
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3708      	adds	r7, #8
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	08008350 	.word	0x08008350
 8001dc8:	8f0d1800 	.word	0x8f0d1800

08001dcc <_ZN10SX128x_OBJ9PutPacketEPh>:

uint8_t SX128x_OBJ::PutPacket(uint8_t* in)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b086      	sub	sp, #24
 8001dd0:	af02      	add	r7, sp, #8
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	6039      	str	r1, [r7, #0]

	if(tx_length == FIFO_SIZE) {
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f993 3118 	ldrsb.w	r3, [r3, #280]	; 0x118
 8001ddc:	2b08      	cmp	r3, #8
 8001dde:	d101      	bne.n	8001de4 <_ZN10SX128x_OBJ9PutPacketEPh+0x18>
		return 1; // FIFO_OVERFLOW
 8001de0:	2301      	movs	r3, #1
 8001de2:	e04b      	b.n	8001e7c <_ZN10SX128x_OBJ9PutPacketEPh+0xb0>
	} else {
		for(int i = 0; i < PACKET_SIZE; i++)
 8001de4:	2300      	movs	r3, #0
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	e00c      	b.n	8001e04 <_ZN10SX128x_OBJ9PutPacketEPh+0x38>
		{
			*(tx_eprt+i) 	= *(in+i);
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	683a      	ldr	r2, [r7, #0]
 8001dee:	441a      	add	r2, r3
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	440b      	add	r3, r1
 8001dfa:	7812      	ldrb	r2, [r2, #0]
 8001dfc:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < PACKET_SIZE; i++)
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	3301      	adds	r3, #1
 8001e02:	60fb      	str	r3, [r7, #12]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	2b07      	cmp	r3, #7
 8001e08:	ddef      	ble.n	8001dea <_ZN10SX128x_OBJ9PutPacketEPh+0x1e>
		}
//		*(uint32_t*) tx_eprt 	= *(uint32_t*)in;
//		*(uint32_t*)(tx_eprt+4) = *(uint32_t*)(in+4);
		if(tx_eprt == tx_fifo[FIFO_SIZE - 1])
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001e16:	429a      	cmp	r2, r3
 8001e18:	d106      	bne.n	8001e28 <_ZN10SX128x_OBJ9PutPacketEPh+0x5c>
		{
			tx_eprt = tx_fifo[0];
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8001e26:	e007      	b.n	8001e38 <_ZN10SX128x_OBJ9PutPacketEPh+0x6c>
		}
		else
		{
			tx_eprt += PACKET_SIZE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8001e2e:	f103 0208 	add.w	r2, r3, #8
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
		}
		tx_length ++;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	f993 3118 	ldrsb.w	r3, [r3, #280]	; 0x118
 8001e3e:	b2db      	uxtb	r3, r3
 8001e40:	3301      	adds	r3, #1
 8001e42:	b2db      	uxtb	r3, r3
 8001e44:	b25a      	sxtb	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
		if(!tx_activated)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	f893 3119 	ldrb.w	r3, [r3, #281]	; 0x119
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d111      	bne.n	8001e7a <_ZN10SX128x_OBJ9PutPacketEPh+0xae>
		{
			TickTime_t t;
			t.PeriodBase = RADIO_TICK_SIZE_0015_US;
 8001e56:	2300      	movs	r3, #0
 8001e58:	723b      	strb	r3, [r7, #8]
			t.PeriodBaseCount = 0;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	817b      	strh	r3, [r7, #10]
			tx_activated = 1;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2201      	movs	r2, #1
 8001e62:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
			SendPayload(tx_sprt, PACKET_SIZE, t, 0x80);
 8001e66:	6878      	ldr	r0, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
 8001e6e:	2380      	movs	r3, #128	; 0x80
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	2208      	movs	r2, #8
 8001e76:	f7ff fbb4 	bl	80015e2 <_ZN6SX128x11SendPayloadEPhhNS_10TickTime_sEh>
		}
	}
	return 0;
 8001e7a:	2300      	movs	r3, #0
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <_ZN10SX128x_OBJ12tx_recursionEv>:
{
	return tx_length;
}

void SX128x_OBJ::tx_recursion()
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af02      	add	r7, sp, #8
 8001e8a:	6078      	str	r0, [r7, #4]

	uint16_t irqRegs = GetIrqStatus();
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f7ff fb59 	bl	8001546 <_ZN6SX128x12GetIrqStatusEv>
 8001e94:	4603      	mov	r3, r0
 8001e96:	81fb      	strh	r3, [r7, #14]
	if(!(irqRegs|IRQ_TX_DONE))
		return;
	ClearIrqStatus(IRQ_TX_DONE);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2101      	movs	r1, #1
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f7ff fb6c 	bl	800157a <_ZN6SX128x14ClearIrqStatusEt>
	if(tx_sprt == tx_fifo[FIFO_SIZE - 1])
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d106      	bne.n	8001ec0 <_ZN10SX128x_OBJ12tx_recursionEv+0x3c>
	{
		tx_sprt = tx_fifo[0];
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f103 02d0 	add.w	r2, r3, #208	; 0xd0
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 8001ebe:	e007      	b.n	8001ed0 <_ZN10SX128x_OBJ12tx_recursionEv+0x4c>
	}
	else
	{
		tx_sprt += PACKET_SIZE;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8001ec6:	f103 0208 	add.w	r2, r3, #8
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	}
	tx_length--;
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f993 3118 	ldrsb.w	r3, [r3, #280]	; 0x118
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	b25a      	sxtb	r2, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
	if(tx_length >= 0)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	f993 3118 	ldrsb.w	r3, [r3, #280]	; 0x118
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	db04      	blt.n	8001ef8 <_ZN10SX128x_OBJ12tx_recursionEv+0x74>
	{
		tx_activated = 0;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
 8001ef6:	e00d      	b.n	8001f14 <_ZN10SX128x_OBJ12tx_recursionEv+0x90>
		return;
	}
	TickTime_t t;
	t.PeriodBase = RADIO_TICK_SIZE_0015_US;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	723b      	strb	r3, [r7, #8]
	t.PeriodBaseCount = 0;
 8001efc:	2300      	movs	r3, #0
 8001efe:	817b      	strh	r3, [r7, #10]
	SendPayload(tx_sprt, PACKET_SIZE, t, 0x80);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
 8001f08:	2380      	movs	r3, #128	; 0x80
 8001f0a:	9300      	str	r3, [sp, #0]
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	2208      	movs	r2, #8
 8001f10:	f7ff fb67 	bl	80015e2 <_ZN6SX128x11SendPayloadEPhhNS_10TickTime_sEh>

}
 8001f14:	3710      	adds	r7, #16
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}

08001f1a <_ZNSt14_Function_baseC1Ev>:
	  static bool
	  _M_not_empty_function(const _Tp&)
	  { return true; }
      };

    _Function_base() = default;
 8001f1a:	b480      	push	{r7}
 8001f1c:	b083      	sub	sp, #12
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	6078      	str	r0, [r7, #4]
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	461a      	mov	r2, r3
 8001f26:	2300      	movs	r3, #0
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	6053      	str	r3, [r2, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2200      	movs	r2, #0
 8001f30:	609a      	str	r2, [r3, #8]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	4618      	mov	r0, r3
 8001f36:	370c      	adds	r7, #12
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <_ZNSt8functionIFvvEEC1Ev>:

      /**
       *  @brief Default construct creates an empty function call wrapper.
       *  @post `!(bool)*this`
       */
      function() noexcept
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b082      	sub	sp, #8
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
      : _Function_base() { }
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	6053      	str	r3, [r2, #4]
 8001f52:	6093      	str	r3, [r2, #8]
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff ffdf 	bl	8001f1a <_ZNSt14_Function_baseC1Ev>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	60da      	str	r2, [r3, #12]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4618      	mov	r0, r3
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <_ZNSt8functionIFvN6SX128x14IrqErrorCode_tEEEC1Ev>:
      function() noexcept
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
      : _Function_base() { }
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	461a      	mov	r2, r3
 8001f78:	2300      	movs	r3, #0
 8001f7a:	6013      	str	r3, [r2, #0]
 8001f7c:	6053      	str	r3, [r2, #4]
 8001f7e:	6093      	str	r3, [r2, #8]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff ffc9 	bl	8001f1a <_ZNSt14_Function_baseC1Ev>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	60da      	str	r2, [r3, #12]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4618      	mov	r0, r3
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <_ZNSt8functionIFvN6SX128x16IrqRangingCode_tEEEC1Ev>:
      function() noexcept
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
      : _Function_base() { }
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	461a      	mov	r2, r3
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	6053      	str	r3, [r2, #4]
 8001faa:	6093      	str	r3, [r2, #8]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff ffb3 	bl	8001f1a <_ZNSt14_Function_baseC1Ev>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	60da      	str	r2, [r3, #12]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <_ZNSt8functionIFvbEEC1Ev>:
      function() noexcept
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
      : _Function_base() { }
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	461a      	mov	r2, r3
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	6013      	str	r3, [r2, #0]
 8001fd4:	6053      	str	r3, [r2, #4]
 8001fd6:	6093      	str	r3, [r2, #8]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7ff ff9d 	bl	8001f1a <_ZNSt14_Function_baseC1Ev>
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3708      	adds	r7, #8
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bd80      	pop	{r7, pc}

08001ff0 <_ZNSt14_Function_baseD1Ev>:
    ~_Function_base()
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b082      	sub	sp, #8
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
      if (_M_manager)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	689b      	ldr	r3, [r3, #8]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d005      	beq.n	800200c <_ZNSt14_Function_baseD1Ev+0x1c>
	_M_manager(_M_functor, _M_functor, __destroy_functor);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	6878      	ldr	r0, [r7, #4]
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	2203      	movs	r2, #3
 800200a:	4798      	blx	r3
    }
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	4618      	mov	r0, r3
 8002010:	3708      	adds	r7, #8
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
	...

08002018 <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE>:

#elif defined SOPHIA_V2
extern SPI_HandleTypeDef hspi2;

uint8_t SX128x_OBJ::HalGpioRead(GpioPinFunction_t func)
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	460b      	mov	r3, r1
 8002022:	70fb      	strb	r3, [r7, #3]
	switch (func)
 8002024:	78fb      	ldrb	r3, [r7, #3]
 8002026:	2b04      	cmp	r3, #4
 8002028:	d820      	bhi.n	800206c <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x54>
 800202a:	a201      	add	r2, pc, #4	; (adr r2, 8002030 <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x18>)
 800202c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002030:	08002045 	.word	0x08002045
 8002034:	08002053 	.word	0x08002053
 8002038:	08002061 	.word	0x08002061
 800203c:	08002065 	.word	0x08002065
 8002040:	08002069 	.word	0x08002069
	{
		case GPIO_PIN_RESET:
			return HAL_GPIO_ReadPin(SX1280_RST_GPIO_Port, SX1280_RST_Pin);
 8002044:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002048:	480b      	ldr	r0, [pc, #44]	; (8002078 <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x60>)
 800204a:	f001 f9f3 	bl	8003434 <HAL_GPIO_ReadPin>
 800204e:	4603      	mov	r3, r0
 8002050:	e00d      	b.n	800206e <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x56>
		case GPIO_PIN_BUSY:
			return HAL_GPIO_ReadPin(SX1280_BUSY_GPIO_Port, SX1280_BUSY_Pin);
 8002052:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002056:	4808      	ldr	r0, [pc, #32]	; (8002078 <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x60>)
 8002058:	f001 f9ec 	bl	8003434 <HAL_GPIO_ReadPin>
 800205c:	4603      	mov	r3, r0
 800205e:	e006      	b.n	800206e <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x56>
		case GPIO_PIN_DIO1:
			return 0;
 8002060:	2300      	movs	r3, #0
 8002062:	e004      	b.n	800206e <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x56>
		case GPIO_PIN_DIO2:
			return 0;
 8002064:	2300      	movs	r3, #0
 8002066:	e002      	b.n	800206e <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x56>
		case GPIO_PIN_DIO3:
			return 0;
 8002068:	2300      	movs	r3, #0
 800206a:	e000      	b.n	800206e <_ZN10SX128x_OBJ11HalGpioReadEN6SX128x17GpioPinFunction_tE+0x56>
		default:
			return 0;
 800206c:	2300      	movs	r3, #0
	}
}
 800206e:	4618      	mov	r0, r3
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	40020400 	.word	0x40020400

0800207c <_ZN10SX128x_OBJ12HalGpioWriteEN6SX128x17GpioPinFunction_tEh>:


void SX128x_OBJ::HalGpioWrite(GpioPinFunction_t func, register uint8_t value)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
 8002084:	4613      	mov	r3, r2
 8002086:	460a      	mov	r2, r1
 8002088:	70fa      	strb	r2, [r7, #3]
	switch (func)
 800208a:	78fa      	ldrb	r2, [r7, #3]
 800208c:	2a04      	cmp	r2, #4
 800208e:	d81b      	bhi.n	80020c8 <_ZN10SX128x_OBJ12HalGpioWriteEN6SX128x17GpioPinFunction_tEh+0x4c>
 8002090:	a101      	add	r1, pc, #4	; (adr r1, 8002098 <_ZN10SX128x_OBJ12HalGpioWriteEN6SX128x17GpioPinFunction_tEh+0x1c>)
 8002092:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8002096:	bf00      	nop
 8002098:	080020ad 	.word	0x080020ad
 800209c:	080020bb 	.word	0x080020bb
 80020a0:	080020c9 	.word	0x080020c9
 80020a4:	080020c9 	.word	0x080020c9
 80020a8:	080020c9 	.word	0x080020c9
	{
	case GPIO_PIN_RESET:
		HAL_GPIO_WritePin(SX1280_RST_GPIO_Port, SX1280_RST_Pin, (GPIO_PinState)value);
 80020ac:	461a      	mov	r2, r3
 80020ae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020b2:	4808      	ldr	r0, [pc, #32]	; (80020d4 <_ZN10SX128x_OBJ12HalGpioWriteEN6SX128x17GpioPinFunction_tEh+0x58>)
 80020b4:	f001 f9d6 	bl	8003464 <HAL_GPIO_WritePin>
		break;
 80020b8:	e007      	b.n	80020ca <_ZN10SX128x_OBJ12HalGpioWriteEN6SX128x17GpioPinFunction_tEh+0x4e>
	case GPIO_PIN_BUSY:
		HAL_GPIO_WritePin(SX1280_BUSY_GPIO_Port, SX1280_BUSY_Pin, (GPIO_PinState)value);
 80020ba:	461a      	mov	r2, r3
 80020bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020c0:	4804      	ldr	r0, [pc, #16]	; (80020d4 <_ZN10SX128x_OBJ12HalGpioWriteEN6SX128x17GpioPinFunction_tEh+0x58>)
 80020c2:	f001 f9cf 	bl	8003464 <HAL_GPIO_WritePin>
		break;
 80020c6:	e000      	b.n	80020ca <_ZN10SX128x_OBJ12HalGpioWriteEN6SX128x17GpioPinFunction_tEh+0x4e>
	case GPIO_PIN_DIO2:
		break;
	case GPIO_PIN_DIO3:
		break;
	default:
		break;
 80020c8:	bf00      	nop
	}
}
 80020ca:	bf00      	nop
 80020cc:	3708      	adds	r7, #8
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40020400 	.word	0x40020400

080020d8 <_ZN10SX128x_OBJ14HalSpiTransferEPhPKht>:

void SX128x_OBJ::HalSpiTransfer(uint8_t *buffer_in, const uint8_t *buffer_out, uint16_t size)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b086      	sub	sp, #24
 80020dc:	af02      	add	r7, sp, #8
 80020de:	60f8      	str	r0, [r7, #12]
 80020e0:	60b9      	str	r1, [r7, #8]
 80020e2:	607a      	str	r2, [r7, #4]
 80020e4:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, (GPIO_PinState)0);
 80020e6:	2200      	movs	r2, #0
 80020e8:	2140      	movs	r1, #64	; 0x40
 80020ea:	480a      	ldr	r0, [pc, #40]	; (8002114 <_ZN10SX128x_OBJ14HalSpiTransferEPhPKht+0x3c>)
 80020ec:	f001 f9ba 	bl	8003464 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)buffer_out, buffer_in, size, 1);
 80020f0:	887b      	ldrh	r3, [r7, #2]
 80020f2:	2201      	movs	r2, #1
 80020f4:	9200      	str	r2, [sp, #0]
 80020f6:	68ba      	ldr	r2, [r7, #8]
 80020f8:	6879      	ldr	r1, [r7, #4]
 80020fa:	4807      	ldr	r0, [pc, #28]	; (8002118 <_ZN10SX128x_OBJ14HalSpiTransferEPhPKht+0x40>)
 80020fc:	f002 f8af 	bl	800425e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, (GPIO_PinState)1);
 8002100:	2201      	movs	r2, #1
 8002102:	2140      	movs	r1, #64	; 0x40
 8002104:	4803      	ldr	r0, [pc, #12]	; (8002114 <_ZN10SX128x_OBJ14HalSpiTransferEPhPKht+0x3c>)
 8002106:	f001 f9ad 	bl	8003464 <HAL_GPIO_WritePin>
}
 800210a:	bf00      	nop
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	40020800 	.word	0x40020800
 8002118:	200001f4 	.word	0x200001f4

0800211c <_ZN10SX128x_OBJ19HalSpiTransferDelayEPhPKht>:

void SX128x_OBJ::HalSpiTransferDelay(uint8_t *buffer_in, const uint8_t *buffer_out, uint16_t size)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b086      	sub	sp, #24
 8002120:	af02      	add	r7, sp, #8
 8002122:	60f8      	str	r0, [r7, #12]
 8002124:	60b9      	str	r1, [r7, #8]
 8002126:	607a      	str	r2, [r7, #4]
 8002128:	807b      	strh	r3, [r7, #2]
	HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, (GPIO_PinState)0);
 800212a:	2200      	movs	r2, #0
 800212c:	2140      	movs	r1, #64	; 0x40
 800212e:	480b      	ldr	r0, [pc, #44]	; (800215c <_ZN10SX128x_OBJ19HalSpiTransferDelayEPhPKht+0x40>)
 8002130:	f001 f998 	bl	8003464 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 8002134:	200a      	movs	r0, #10
 8002136:	f000 feb3 	bl	8002ea0 <HAL_Delay>
	HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)buffer_out, buffer_in, size, 1);
 800213a:	887b      	ldrh	r3, [r7, #2]
 800213c:	2201      	movs	r2, #1
 800213e:	9200      	str	r2, [sp, #0]
 8002140:	68ba      	ldr	r2, [r7, #8]
 8002142:	6879      	ldr	r1, [r7, #4]
 8002144:	4806      	ldr	r0, [pc, #24]	; (8002160 <_ZN10SX128x_OBJ19HalSpiTransferDelayEPhPKht+0x44>)
 8002146:	f002 f88a 	bl	800425e <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, (GPIO_PinState)1);
 800214a:	2201      	movs	r2, #1
 800214c:	2140      	movs	r1, #64	; 0x40
 800214e:	4803      	ldr	r0, [pc, #12]	; (800215c <_ZN10SX128x_OBJ19HalSpiTransferDelayEPhPKht+0x40>)
 8002150:	f001 f988 	bl	8003464 <HAL_GPIO_WritePin>
}
 8002154:	bf00      	nop
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40020800 	.word	0x40020800
 8002160:	200001f4 	.word	0x200001f4

08002164 <_ZNSt8functionIFvvEED1Ev>:
    class function<_Res(_ArgTypes...)>
 8002164:	b580      	push	{r7, lr}
 8002166:	b082      	sub	sp, #8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	4618      	mov	r0, r3
 8002170:	f7ff ff3e 	bl	8001ff0 <_ZNSt14_Function_baseD1Ev>
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	4618      	mov	r0, r3
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <_ZNSt8functionIFvN6SX128x14IrqErrorCode_tEEED1Ev>:
 800217e:	b580      	push	{r7, lr}
 8002180:	b082      	sub	sp, #8
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	4618      	mov	r0, r3
 800218a:	f7ff ff31 	bl	8001ff0 <_ZNSt14_Function_baseD1Ev>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	4618      	mov	r0, r3
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <_ZNSt8functionIFvN6SX128x16IrqRangingCode_tEEED1Ev>:
 8002198:	b580      	push	{r7, lr}
 800219a:	b082      	sub	sp, #8
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	4618      	mov	r0, r3
 80021a4:	f7ff ff24 	bl	8001ff0 <_ZNSt14_Function_baseD1Ev>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	4618      	mov	r0, r3
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}

080021b2 <_ZNSt8functionIFvbEED1Ev>:
 80021b2:	b580      	push	{r7, lr}
 80021b4:	b082      	sub	sp, #8
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	6078      	str	r0, [r7, #4]
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	4618      	mov	r0, r3
 80021be:	f7ff ff17 	bl	8001ff0 <_ZNSt14_Function_baseD1Ev>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	4618      	mov	r0, r3
 80021c6:	3708      	adds	r7, #8
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}

080021cc <_ZN6SX128xUt0_D1Ev>:
	struct {
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b082      	sub	sp, #8
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	3380      	adds	r3, #128	; 0x80
 80021d8:	4618      	mov	r0, r3
 80021da:	f7ff ffea 	bl	80021b2 <_ZNSt8functionIFvbEED1Ev>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	3370      	adds	r3, #112	; 0x70
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff ffd8 	bl	8002198 <_ZNSt8functionIFvN6SX128x16IrqRangingCode_tEEED1Ev>
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	3360      	adds	r3, #96	; 0x60
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff ffc6 	bl	800217e <_ZNSt8functionIFvN6SX128x14IrqErrorCode_tEEED1Ev>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	3350      	adds	r3, #80	; 0x50
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff ffb4 	bl	8002164 <_ZNSt8functionIFvvEED1Ev>
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3340      	adds	r3, #64	; 0x40
 8002200:	4618      	mov	r0, r3
 8002202:	f7ff ffaf 	bl	8002164 <_ZNSt8functionIFvvEED1Ev>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	3330      	adds	r3, #48	; 0x30
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff ffaa 	bl	8002164 <_ZNSt8functionIFvvEED1Ev>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	3320      	adds	r3, #32
 8002214:	4618      	mov	r0, r3
 8002216:	f7ff ffa5 	bl	8002164 <_ZNSt8functionIFvvEED1Ev>
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	3310      	adds	r3, #16
 800221e:	4618      	mov	r0, r3
 8002220:	f7ff ffa0 	bl	8002164 <_ZNSt8functionIFvvEED1Ev>
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff ff9c 	bl	8002164 <_ZNSt8functionIFvvEED1Ev>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4618      	mov	r0, r3
 8002230:	3708      	adds	r7, #8
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
	...

08002238 <_ZN6SX128xD1Ev>:

	virtual ~SX128x() = default;
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
 8002240:	4a06      	ldr	r2, [pc, #24]	; (800225c <_ZN6SX128xD1Ev+0x24>)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	601a      	str	r2, [r3, #0]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	3318      	adds	r3, #24
 800224a:	4618      	mov	r0, r3
 800224c:	f7ff ffbe 	bl	80021cc <_ZN6SX128xUt0_D1Ev>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4618      	mov	r0, r3
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	080082ec 	.word	0x080082ec

08002260 <_ZN6SX128xD0Ev>:
 8002260:	b580      	push	{r7, lr}
 8002262:	b082      	sub	sp, #8
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6878      	ldr	r0, [r7, #4]
 800226a:	f7ff ffe5 	bl	8002238 <_ZN6SX128xD1Ev>
 800226e:	21d0      	movs	r1, #208	; 0xd0
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f003 f959 	bl	8005528 <_ZdlPvj>
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4618      	mov	r0, r3
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}

08002280 <_ZN10SX128x_OBJD1Ev>:

#define PACKET_SIZE 8
#define FIFO_SIZE 8
#define IS_TX

class SX128x_OBJ : public SX128x
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
 8002288:	4a05      	ldr	r2, [pc, #20]	; (80022a0 <_ZN10SX128x_OBJD1Ev+0x20>)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	601a      	str	r2, [r3, #0]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff ffd1 	bl	8002238 <_ZN6SX128xD1Ev>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	4618      	mov	r0, r3
 800229a:	3708      	adds	r7, #8
 800229c:	46bd      	mov	sp, r7
 800229e:	bd80      	pop	{r7, pc}
 80022a0:	08008350 	.word	0x08008350

080022a4 <_ZN10SX128x_OBJD0Ev>:
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b082      	sub	sp, #8
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ffe7 	bl	8002280 <_ZN10SX128x_OBJD1Ev>
 80022b2:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80022b6:	6878      	ldr	r0, [r7, #4]
 80022b8:	f003 f936 	bl	8005528 <_ZdlPvj>
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	4618      	mov	r0, r3
 80022c0:	3708      	adds	r7, #8
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bd80      	pop	{r7, pc}
	...

080022c8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80022c8:	b5b0      	push	{r4, r5, r7, lr}
 80022ca:	b0a6      	sub	sp, #152	; 0x98
 80022cc:	af02      	add	r7, sp, #8
    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 80022ce:	f000 fd75 	bl	8002dbc <HAL_Init>
    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();
 80022d2:	f000 f935 	bl	8002540 <_Z18SystemClock_Configv>
    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 80022d6:	f000 fa7f 	bl	80027d8 <_ZL12MX_GPIO_Initv>
    MX_SPI2_Init();
 80022da:	f000 f9b3 	bl	8002644 <_ZL12MX_SPI2_Initv>
    MX_USART2_UART_Init();
 80022de:	f000 fa4d 	bl	800277c <_ZL19MX_USART2_UART_Initv>
    MX_TIM1_Init();
 80022e2:	f000 f9eb 	bl	80026bc <_ZL12MX_TIM1_Initv>
    /* USER CODE BEGIN 2 */

    // for time out
    HAL_TIM_Base_Start(&htim1);
 80022e6:	488d      	ldr	r0, [pc, #564]	; (800251c <main+0x254>)
 80022e8:	f002 fa76 	bl	80047d8 <HAL_TIM_Base_Start>

    // test packet
    uint8_t test_packet[8] = {1, 2, 3, 4, 5, 6, 7, 8};
 80022ec:	4a8c      	ldr	r2, [pc, #560]	; (8002520 <main+0x258>)
 80022ee:	f107 030c 	add.w	r3, r7, #12
 80022f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022f6:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t rx;

    // sx1280 initialize
    rx = sx1280.Init();
 80022fa:	488a      	ldr	r0, [pc, #552]	; (8002524 <main+0x25c>)
 80022fc:	f7ff fc55 	bl	8001baa <_ZN10SX128x_OBJ4InitEv>
 8002300:	4603      	mov	r3, r0
 8002302:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83

    if (rx == 0)
 8002306:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800230a:	2b00      	cmp	r3, #0
 800230c:	d10f      	bne.n	800232e <main+0x66>
    {
        uart_buf_len = sprintf(uart_buf, "SX1280 Initialize success\r\n");
 800230e:	f107 0314 	add.w	r3, r7, #20
 8002312:	4985      	ldr	r1, [pc, #532]	; (8002528 <main+0x260>)
 8002314:	4618      	mov	r0, r3
 8002316:	f003 fef7 	bl	8006108 <siprintf>
 800231a:	67f8      	str	r0, [r7, #124]	; 0x7c
        HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 800231c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800231e:	b29a      	uxth	r2, r3
 8002320:	f107 0114 	add.w	r1, r7, #20
 8002324:	2364      	movs	r3, #100	; 0x64
 8002326:	4881      	ldr	r0, [pc, #516]	; (800252c <main+0x264>)
 8002328:	f002 fd89 	bl	8004e3e <HAL_UART_Transmit>
 800232c:	e010      	b.n	8002350 <main+0x88>
    }
    else
    {
        uart_buf_len = sprintf(uart_buf, "SX1280 Initialize fail\r\n");
 800232e:	f107 0314 	add.w	r3, r7, #20
 8002332:	497f      	ldr	r1, [pc, #508]	; (8002530 <main+0x268>)
 8002334:	4618      	mov	r0, r3
 8002336:	f003 fee7 	bl	8006108 <siprintf>
 800233a:	67f8      	str	r0, [r7, #124]	; 0x7c
        HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 800233c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800233e:	b29a      	uxth	r2, r3
 8002340:	f107 0114 	add.w	r1, r7, #20
 8002344:	2364      	movs	r3, #100	; 0x64
 8002346:	4879      	ldr	r0, [pc, #484]	; (800252c <main+0x264>)
 8002348:	f002 fd79 	bl	8004e3e <HAL_UART_Transmit>
        Error_Handler();
 800234c:	f000 fadc 	bl	8002908 <Error_Handler>
    }

    // sx1280 set transmition
    sx1280.TxSetting();
 8002350:	4874      	ldr	r0, [pc, #464]	; (8002524 <main+0x25c>)
 8002352:	f7ff fbff 	bl	8001b54 <_ZN10SX128x_OBJ9TxSettingEv>

    // sx1280 dummy packet transmit for testing
    rx = sx1280.PutPacket(test_packet); // 1
 8002356:	f107 030c 	add.w	r3, r7, #12
 800235a:	4619      	mov	r1, r3
 800235c:	4871      	ldr	r0, [pc, #452]	; (8002524 <main+0x25c>)
 800235e:	f7ff fd35 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 8002362:	4603      	mov	r3, r0
 8002364:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    rx = sx1280.PutPacket(test_packet); // 2
 8002368:	f107 030c 	add.w	r3, r7, #12
 800236c:	4619      	mov	r1, r3
 800236e:	486d      	ldr	r0, [pc, #436]	; (8002524 <main+0x25c>)
 8002370:	f7ff fd2c 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 8002374:	4603      	mov	r3, r0
 8002376:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    rx = sx1280.PutPacket(test_packet); // 3
 800237a:	f107 030c 	add.w	r3, r7, #12
 800237e:	4619      	mov	r1, r3
 8002380:	4868      	ldr	r0, [pc, #416]	; (8002524 <main+0x25c>)
 8002382:	f7ff fd23 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 8002386:	4603      	mov	r3, r0
 8002388:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    rx = sx1280.PutPacket(test_packet); // 4
 800238c:	f107 030c 	add.w	r3, r7, #12
 8002390:	4619      	mov	r1, r3
 8002392:	4864      	ldr	r0, [pc, #400]	; (8002524 <main+0x25c>)
 8002394:	f7ff fd1a 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 8002398:	4603      	mov	r3, r0
 800239a:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    rx = sx1280.PutPacket(test_packet); // 5
 800239e:	f107 030c 	add.w	r3, r7, #12
 80023a2:	4619      	mov	r1, r3
 80023a4:	485f      	ldr	r0, [pc, #380]	; (8002524 <main+0x25c>)
 80023a6:	f7ff fd11 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 80023aa:	4603      	mov	r3, r0
 80023ac:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    rx = sx1280.PutPacket(test_packet); // 6
 80023b0:	f107 030c 	add.w	r3, r7, #12
 80023b4:	4619      	mov	r1, r3
 80023b6:	485b      	ldr	r0, [pc, #364]	; (8002524 <main+0x25c>)
 80023b8:	f7ff fd08 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 80023bc:	4603      	mov	r3, r0
 80023be:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    rx = sx1280.PutPacket(test_packet); // 7
 80023c2:	f107 030c 	add.w	r3, r7, #12
 80023c6:	4619      	mov	r1, r3
 80023c8:	4856      	ldr	r0, [pc, #344]	; (8002524 <main+0x25c>)
 80023ca:	f7ff fcff 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 80023ce:	4603      	mov	r3, r0
 80023d0:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    rx = sx1280.PutPacket(test_packet); // 8
 80023d4:	f107 030c 	add.w	r3, r7, #12
 80023d8:	4619      	mov	r1, r3
 80023da:	4852      	ldr	r0, [pc, #328]	; (8002524 <main+0x25c>)
 80023dc:	f7ff fcf6 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 80023e0:	4603      	mov	r3, r0
 80023e2:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    rx = sx1280.PutPacket(test_packet); // 9
 80023e6:	f107 030c 	add.w	r3, r7, #12
 80023ea:	4619      	mov	r1, r3
 80023ec:	484d      	ldr	r0, [pc, #308]	; (8002524 <main+0x25c>)
 80023ee:	f7ff fced 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 80023f2:	4603      	mov	r3, r0
 80023f4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    /* USER CODE END 2 */

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    uint16_t time_temp;
    uint32_t counter = 0;
 80023f8:	2300      	movs	r3, #0
 80023fa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    uint32_t counter_ = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint32_t temp_counter[2] = {0};
 8002404:	1d3b      	adds	r3, r7, #4
 8002406:	2200      	movs	r2, #0
 8002408:	601a      	str	r2, [r3, #0]
 800240a:	605a      	str	r2, [r3, #4]

    // initial
    time_temp = HAL_GetTick();
 800240c:	f000 fd3c 	bl	8002e88 <HAL_GetTick>
 8002410:	4603      	mov	r3, r0
 8002412:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    counter = 0;  // number of packet transmitted successfully
 8002416:	2300      	movs	r3, #0
 8002418:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    counter_ = 0; // number of packet try to be tranmitted
 800241c:	2300      	movs	r3, #0
 800241e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    while (1)
    {
        temp_counter[0] = counter;
 8002422:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002426:	607b      	str	r3, [r7, #4]
        while (sx1280.PutPacket((uint8_t *)temp_counter))
 8002428:	e007      	b.n	800243a <main+0x172>
        {
            counter_++;
 800242a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800242e:	3301      	adds	r3, #1
 8002430:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            HAL_Delay(1);
 8002434:	2001      	movs	r0, #1
 8002436:	f000 fd33 	bl	8002ea0 <HAL_Delay>
        while (sx1280.PutPacket((uint8_t *)temp_counter))
 800243a:	1d3b      	adds	r3, r7, #4
 800243c:	4619      	mov	r1, r3
 800243e:	4839      	ldr	r0, [pc, #228]	; (8002524 <main+0x25c>)
 8002440:	f7ff fcc4 	bl	8001dcc <_ZN10SX128x_OBJ9PutPacketEPh>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	bf14      	ite	ne
 800244a:	2301      	movne	r3, #1
 800244c:	2300      	moveq	r3, #0
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b00      	cmp	r3, #0
 8002452:	d1ea      	bne.n	800242a <main+0x162>
        }
        times++;
 8002454:	4b37      	ldr	r3, [pc, #220]	; (8002534 <main+0x26c>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	3301      	adds	r3, #1
 800245a:	4a36      	ldr	r2, [pc, #216]	; (8002534 <main+0x26c>)
 800245c:	6013      	str	r3, [r2, #0]
        counter++;
 800245e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002462:	3301      	adds	r3, #1
 8002464:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
        counter_++;
 8002468:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800246c:	3301      	adds	r3, #1
 800246e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

        // detect if a round is complete
        if (counter >= 100)
 8002472:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002476:	2b63      	cmp	r3, #99	; 0x63
 8002478:	d9d3      	bls.n	8002422 <main+0x15a>
        {
            // time difference
            time_temp = HAL_GetTick() - time_temp;
 800247a:	f000 fd05 	bl	8002e88 <HAL_GetTick>
 800247e:	4603      	mov	r3, r0
 8002480:	b29a      	uxth	r2, r3
 8002482:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8002486:	1ad3      	subs	r3, r2, r3
 8002488:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e

            // calculate bit per second
            float bps = counter * FIFO_SIZE * PACKET_SIZE * 1000. / time_temp;
 800248c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002490:	019b      	lsls	r3, r3, #6
 8002492:	4618      	mov	r0, r3
 8002494:	f7fe f856 	bl	8000544 <__aeabi_ui2d>
 8002498:	f04f 0200 	mov.w	r2, #0
 800249c:	4b26      	ldr	r3, [pc, #152]	; (8002538 <main+0x270>)
 800249e:	f7fe f8cb 	bl	8000638 <__aeabi_dmul>
 80024a2:	4602      	mov	r2, r0
 80024a4:	460b      	mov	r3, r1
 80024a6:	4614      	mov	r4, r2
 80024a8:	461d      	mov	r5, r3
 80024aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7fe f858 	bl	8000564 <__aeabi_i2d>
 80024b4:	4602      	mov	r2, r0
 80024b6:	460b      	mov	r3, r1
 80024b8:	4620      	mov	r0, r4
 80024ba:	4629      	mov	r1, r5
 80024bc:	f7fe f9e6 	bl	800088c <__aeabi_ddiv>
 80024c0:	4602      	mov	r2, r0
 80024c2:	460b      	mov	r3, r1
 80024c4:	4610      	mov	r0, r2
 80024c6:	4619      	mov	r1, r3
 80024c8:	f7fe fbae 	bl	8000c28 <__aeabi_d2f>
 80024cc:	4603      	mov	r3, r0
 80024ce:	67bb      	str	r3, [r7, #120]	; 0x78

            // print
            uart_buf_len = sprintf(uart_buf, "Bit Rate: %15.5f bps, count: %3lu, total put count:%8lu\r\n", bps, counter, counter_);
 80024d0:	6fb8      	ldr	r0, [r7, #120]	; 0x78
 80024d2:	f7fe f859 	bl	8000588 <__aeabi_f2d>
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	f107 0014 	add.w	r0, r7, #20
 80024de:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 80024e2:	9101      	str	r1, [sp, #4]
 80024e4:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80024e8:	9100      	str	r1, [sp, #0]
 80024ea:	4914      	ldr	r1, [pc, #80]	; (800253c <main+0x274>)
 80024ec:	f003 fe0c 	bl	8006108 <siprintf>
 80024f0:	67f8      	str	r0, [r7, #124]	; 0x7c
            HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);
 80024f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80024f4:	b29a      	uxth	r2, r3
 80024f6:	f107 0114 	add.w	r1, r7, #20
 80024fa:	2364      	movs	r3, #100	; 0x64
 80024fc:	480b      	ldr	r0, [pc, #44]	; (800252c <main+0x264>)
 80024fe:	f002 fc9e 	bl	8004e3e <HAL_UART_Transmit>

            // round reset
            counter = 0;
 8002502:	2300      	movs	r3, #0
 8002504:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            counter_ = 0;
 8002508:	2300      	movs	r3, #0
 800250a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            time_temp = HAL_GetTick();
 800250e:	f000 fcbb 	bl	8002e88 <HAL_GetTick>
 8002512:	4603      	mov	r3, r0
 8002514:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
        }
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
    }
 8002518:	e783      	b.n	8002422 <main+0x15a>
 800251a:	bf00      	nop
 800251c:	2000024c 	.word	0x2000024c
 8002520:	080082dc 	.word	0x080082dc
 8002524:	200002d8 	.word	0x200002d8
 8002528:	08008268 	.word	0x08008268
 800252c:	20000294 	.word	0x20000294
 8002530:	08008284 	.word	0x08008284
 8002534:	20000420 	.word	0x20000420
 8002538:	408f4000 	.word	0x408f4000
 800253c:	080082a0 	.word	0x080082a0

08002540 <_Z18SystemClock_Configv>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	b094      	sub	sp, #80	; 0x50
 8002544:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002546:	f107 031c 	add.w	r3, r7, #28
 800254a:	2234      	movs	r2, #52	; 0x34
 800254c:	2100      	movs	r1, #0
 800254e:	4618      	mov	r0, r3
 8002550:	f003 fe3d 	bl	80061ce <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002554:	f107 0308 	add.w	r3, r7, #8
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	605a      	str	r2, [r3, #4]
 800255e:	609a      	str	r2, [r3, #8]
 8002560:	60da      	str	r2, [r3, #12]
 8002562:	611a      	str	r2, [r3, #16]

    /** Configure the main internal regulator output voltage
     */
    __HAL_RCC_PWR_CLK_ENABLE();
 8002564:	2300      	movs	r3, #0
 8002566:	607b      	str	r3, [r7, #4]
 8002568:	4b34      	ldr	r3, [pc, #208]	; (800263c <_Z18SystemClock_Configv+0xfc>)
 800256a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256c:	4a33      	ldr	r2, [pc, #204]	; (800263c <_Z18SystemClock_Configv+0xfc>)
 800256e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002572:	6413      	str	r3, [r2, #64]	; 0x40
 8002574:	4b31      	ldr	r3, [pc, #196]	; (800263c <_Z18SystemClock_Configv+0xfc>)
 8002576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002578:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800257c:	607b      	str	r3, [r7, #4]
 800257e:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002580:	2300      	movs	r3, #0
 8002582:	603b      	str	r3, [r7, #0]
 8002584:	4b2e      	ldr	r3, [pc, #184]	; (8002640 <_Z18SystemClock_Configv+0x100>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a2d      	ldr	r2, [pc, #180]	; (8002640 <_Z18SystemClock_Configv+0x100>)
 800258a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800258e:	6013      	str	r3, [r2, #0]
 8002590:	4b2b      	ldr	r3, [pc, #172]	; (8002640 <_Z18SystemClock_Configv+0x100>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002598:	603b      	str	r3, [r7, #0]
 800259a:	683b      	ldr	r3, [r7, #0]

    /** Initializes the RCC Oscillators according to the specified parameters
     * in the RCC_OscInitTypeDef structure.
     */
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800259c:	2301      	movs	r3, #1
 800259e:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025a4:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025a6:	2302      	movs	r3, #2
 80025a8:	637b      	str	r3, [r7, #52]	; 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025aa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80025ae:	63bb      	str	r3, [r7, #56]	; 0x38
    RCC_OscInitStruct.PLL.PLLM = 8;
 80025b0:	2308      	movs	r3, #8
 80025b2:	63fb      	str	r3, [r7, #60]	; 0x3c
    RCC_OscInitStruct.PLL.PLLN = 180;
 80025b4:	23b4      	movs	r3, #180	; 0xb4
 80025b6:	643b      	str	r3, [r7, #64]	; 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025b8:	2302      	movs	r3, #2
 80025ba:	647b      	str	r3, [r7, #68]	; 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 80025bc:	2302      	movs	r3, #2
 80025be:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 80025c0:	2302      	movs	r3, #2
 80025c2:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025c4:	f107 031c 	add.w	r3, r7, #28
 80025c8:	4618      	mov	r0, r3
 80025ca:	f001 fb21 	bl	8003c10 <HAL_RCC_OscConfig>
 80025ce:	4603      	mov	r3, r0
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	bf14      	ite	ne
 80025d4:	2301      	movne	r3, #1
 80025d6:	2300      	moveq	r3, #0
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d001      	beq.n	80025e2 <_Z18SystemClock_Configv+0xa2>
    {
        Error_Handler();
 80025de:	f000 f993 	bl	8002908 <Error_Handler>
    }

    /** Activate the Over-Drive mode
     */
    if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80025e2:	f000 ff7d 	bl	80034e0 <HAL_PWREx_EnableOverDrive>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	bf14      	ite	ne
 80025ec:	2301      	movne	r3, #1
 80025ee:	2300      	moveq	r3, #0
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <_Z18SystemClock_Configv+0xba>
    {
        Error_Handler();
 80025f6:	f000 f987 	bl	8002908 <Error_Handler>
    }

    /** Initializes the CPU, AHB and APB buses clocks
     */
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80025fa:	230f      	movs	r3, #15
 80025fc:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80025fe:	2302      	movs	r3, #2
 8002600:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002602:	2300      	movs	r3, #0
 8002604:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002606:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800260a:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800260c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002610:	61bb      	str	r3, [r7, #24]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002612:	f107 0308 	add.w	r3, r7, #8
 8002616:	2105      	movs	r1, #5
 8002618:	4618      	mov	r0, r3
 800261a:	f000 ffb1 	bl	8003580 <HAL_RCC_ClockConfig>
 800261e:	4603      	mov	r3, r0
 8002620:	2b00      	cmp	r3, #0
 8002622:	bf14      	ite	ne
 8002624:	2301      	movne	r3, #1
 8002626:	2300      	moveq	r3, #0
 8002628:	b2db      	uxtb	r3, r3
 800262a:	2b00      	cmp	r3, #0
 800262c:	d001      	beq.n	8002632 <_Z18SystemClock_Configv+0xf2>
    {
        Error_Handler();
 800262e:	f000 f96b 	bl	8002908 <Error_Handler>
    }
}
 8002632:	bf00      	nop
 8002634:	3750      	adds	r7, #80	; 0x50
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	40023800 	.word	0x40023800
 8002640:	40007000 	.word	0x40007000

08002644 <_ZL12MX_SPI2_Initv>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN SPI2_Init 1 */

    /* USER CODE END SPI2_Init 1 */
    /* SPI2 parameter configuration*/
    hspi2.Instance = SPI2;
 8002648:	4b1a      	ldr	r3, [pc, #104]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 800264a:	4a1b      	ldr	r2, [pc, #108]	; (80026b8 <_ZL12MX_SPI2_Initv+0x74>)
 800264c:	601a      	str	r2, [r3, #0]
    hspi2.Init.Mode = SPI_MODE_MASTER;
 800264e:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 8002650:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002654:	605a      	str	r2, [r3, #4]
    hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002656:	4b17      	ldr	r3, [pc, #92]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 8002658:	2200      	movs	r2, #0
 800265a:	609a      	str	r2, [r3, #8]
    hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800265c:	4b15      	ldr	r3, [pc, #84]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 800265e:	2200      	movs	r2, #0
 8002660:	60da      	str	r2, [r3, #12]
    hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002662:	4b14      	ldr	r3, [pc, #80]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 8002664:	2200      	movs	r2, #0
 8002666:	611a      	str	r2, [r3, #16]
    hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002668:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 800266a:	2200      	movs	r2, #0
 800266c:	615a      	str	r2, [r3, #20]
    hspi2.Init.NSS = SPI_NSS_SOFT;
 800266e:	4b11      	ldr	r3, [pc, #68]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 8002670:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002674:	619a      	str	r2, [r3, #24]
    hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002676:	4b0f      	ldr	r3, [pc, #60]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 8002678:	2208      	movs	r2, #8
 800267a:	61da      	str	r2, [r3, #28]
    hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800267c:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 800267e:	2200      	movs	r2, #0
 8002680:	621a      	str	r2, [r3, #32]
    hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002682:	4b0c      	ldr	r3, [pc, #48]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 8002684:	2200      	movs	r2, #0
 8002686:	625a      	str	r2, [r3, #36]	; 0x24
    hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002688:	4b0a      	ldr	r3, [pc, #40]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 800268a:	2200      	movs	r2, #0
 800268c:	629a      	str	r2, [r3, #40]	; 0x28
    hspi2.Init.CRCPolynomial = 10;
 800268e:	4b09      	ldr	r3, [pc, #36]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 8002690:	220a      	movs	r2, #10
 8002692:	62da      	str	r2, [r3, #44]	; 0x2c
    if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002694:	4807      	ldr	r0, [pc, #28]	; (80026b4 <_ZL12MX_SPI2_Initv+0x70>)
 8002696:	f001 fd59 	bl	800414c <HAL_SPI_Init>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	bf14      	ite	ne
 80026a0:	2301      	movne	r3, #1
 80026a2:	2300      	moveq	r3, #0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <_ZL12MX_SPI2_Initv+0x6a>
    {
        Error_Handler();
 80026aa:	f000 f92d 	bl	8002908 <Error_Handler>
    }
    /* USER CODE BEGIN SPI2_Init 2 */

    /* USER CODE END SPI2_Init 2 */
}
 80026ae:	bf00      	nop
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	200001f4 	.word	0x200001f4
 80026b8:	40003800 	.word	0x40003800

080026bc <_ZL12MX_TIM1_Initv>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0

    /* USER CODE BEGIN TIM1_Init 0 */

    /* USER CODE END TIM1_Init 0 */

    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026c2:	f107 0308 	add.w	r3, r7, #8
 80026c6:	2200      	movs	r2, #0
 80026c8:	601a      	str	r2, [r3, #0]
 80026ca:	605a      	str	r2, [r3, #4]
 80026cc:	609a      	str	r2, [r3, #8]
 80026ce:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026d0:	463b      	mov	r3, r7
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	605a      	str	r2, [r3, #4]

    /* USER CODE BEGIN TIM1_Init 1 */

    /* USER CODE END TIM1_Init 1 */
    htim1.Instance = TIM1;
 80026d8:	4b26      	ldr	r3, [pc, #152]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 80026da:	4a27      	ldr	r2, [pc, #156]	; (8002778 <_ZL12MX_TIM1_Initv+0xbc>)
 80026dc:	601a      	str	r2, [r3, #0]
    htim1.Init.Prescaler = 179;
 80026de:	4b25      	ldr	r3, [pc, #148]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 80026e0:	22b3      	movs	r2, #179	; 0xb3
 80026e2:	605a      	str	r2, [r3, #4]
    htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026e4:	4b23      	ldr	r3, [pc, #140]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	609a      	str	r2, [r3, #8]
    htim1.Init.Period = 999;
 80026ea:	4b22      	ldr	r3, [pc, #136]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 80026ec:	f240 32e7 	movw	r2, #999	; 0x3e7
 80026f0:	60da      	str	r2, [r3, #12]
    htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026f2:	4b20      	ldr	r3, [pc, #128]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	611a      	str	r2, [r3, #16]
    htim1.Init.RepetitionCounter = 0;
 80026f8:	4b1e      	ldr	r3, [pc, #120]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 80026fa:	2200      	movs	r2, #0
 80026fc:	615a      	str	r2, [r3, #20]
    htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026fe:	4b1d      	ldr	r3, [pc, #116]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 8002700:	2200      	movs	r2, #0
 8002702:	619a      	str	r2, [r3, #24]
    if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002704:	481b      	ldr	r0, [pc, #108]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 8002706:	f002 f817 	bl	8004738 <HAL_TIM_Base_Init>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	bf14      	ite	ne
 8002710:	2301      	movne	r3, #1
 8002712:	2300      	moveq	r3, #0
 8002714:	b2db      	uxtb	r3, r3
 8002716:	2b00      	cmp	r3, #0
 8002718:	d001      	beq.n	800271e <_ZL12MX_TIM1_Initv+0x62>
    {
        Error_Handler();
 800271a:	f000 f8f5 	bl	8002908 <Error_Handler>
    }
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800271e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002722:	60bb      	str	r3, [r7, #8]
    if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002724:	f107 0308 	add.w	r3, r7, #8
 8002728:	4619      	mov	r1, r3
 800272a:	4812      	ldr	r0, [pc, #72]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 800272c:	f002 f8bc 	bl	80048a8 <HAL_TIM_ConfigClockSource>
 8002730:	4603      	mov	r3, r0
 8002732:	2b00      	cmp	r3, #0
 8002734:	bf14      	ite	ne
 8002736:	2301      	movne	r3, #1
 8002738:	2300      	moveq	r3, #0
 800273a:	b2db      	uxtb	r3, r3
 800273c:	2b00      	cmp	r3, #0
 800273e:	d001      	beq.n	8002744 <_ZL12MX_TIM1_Initv+0x88>
    {
        Error_Handler();
 8002740:	f000 f8e2 	bl	8002908 <Error_Handler>
    }
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002744:	2300      	movs	r3, #0
 8002746:	603b      	str	r3, [r7, #0]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002748:	2300      	movs	r3, #0
 800274a:	607b      	str	r3, [r7, #4]
    if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800274c:	463b      	mov	r3, r7
 800274e:	4619      	mov	r1, r3
 8002750:	4808      	ldr	r0, [pc, #32]	; (8002774 <_ZL12MX_TIM1_Initv+0xb8>)
 8002752:	f002 faab 	bl	8004cac <HAL_TIMEx_MasterConfigSynchronization>
 8002756:	4603      	mov	r3, r0
 8002758:	2b00      	cmp	r3, #0
 800275a:	bf14      	ite	ne
 800275c:	2301      	movne	r3, #1
 800275e:	2300      	moveq	r3, #0
 8002760:	b2db      	uxtb	r3, r3
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <_ZL12MX_TIM1_Initv+0xae>
    {
        Error_Handler();
 8002766:	f000 f8cf 	bl	8002908 <Error_Handler>
    }
    /* USER CODE BEGIN TIM1_Init 2 */

    /* USER CODE END TIM1_Init 2 */
}
 800276a:	bf00      	nop
 800276c:	3718      	adds	r7, #24
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	2000024c 	.word	0x2000024c
 8002778:	40010000 	.word	0x40010000

0800277c <_ZL19MX_USART2_UART_Initv>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
    /* USER CODE END USART2_Init 0 */

    /* USER CODE BEGIN USART2_Init 1 */

    /* USER CODE END USART2_Init 1 */
    huart2.Instance = USART2;
 8002780:	4b13      	ldr	r3, [pc, #76]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002782:	4a14      	ldr	r2, [pc, #80]	; (80027d4 <_ZL19MX_USART2_UART_Initv+0x58>)
 8002784:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8002786:	4b12      	ldr	r3, [pc, #72]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002788:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800278c:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800278e:	4b10      	ldr	r3, [pc, #64]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8002794:	4b0e      	ldr	r3, [pc, #56]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 8002796:	2200      	movs	r2, #0
 8002798:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 800279a:	4b0d      	ldr	r3, [pc, #52]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 800279c:	2200      	movs	r2, #0
 800279e:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 80027a0:	4b0b      	ldr	r3, [pc, #44]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027a2:	220c      	movs	r2, #12
 80027a4:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027a6:	4b0a      	ldr	r3, [pc, #40]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027ac:	4b08      	ldr	r3, [pc, #32]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&huart2) != HAL_OK)
 80027b2:	4807      	ldr	r0, [pc, #28]	; (80027d0 <_ZL19MX_USART2_UART_Initv+0x54>)
 80027b4:	f002 faf6 	bl	8004da4 <HAL_UART_Init>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	bf14      	ite	ne
 80027be:	2301      	movne	r3, #1
 80027c0:	2300      	moveq	r3, #0
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d001      	beq.n	80027cc <_ZL19MX_USART2_UART_Initv+0x50>
    {
        Error_Handler();
 80027c8:	f000 f89e 	bl	8002908 <Error_Handler>
    }
    /* USER CODE BEGIN USART2_Init 2 */

    /* USER CODE END USART2_Init 2 */
}
 80027cc:	bf00      	nop
 80027ce:	bd80      	pop	{r7, pc}
 80027d0:	20000294 	.word	0x20000294
 80027d4:	40004400 	.word	0x40004400

080027d8 <_ZL12MX_GPIO_Initv>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b08a      	sub	sp, #40	; 0x28
 80027dc:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027de:	f107 0314 	add.w	r3, r7, #20
 80027e2:	2200      	movs	r2, #0
 80027e4:	601a      	str	r2, [r3, #0]
 80027e6:	605a      	str	r2, [r3, #4]
 80027e8:	609a      	str	r2, [r3, #8]
 80027ea:	60da      	str	r2, [r3, #12]
 80027ec:	611a      	str	r2, [r3, #16]
    /* USER CODE BEGIN MX_GPIO_Init_1 */
    /* USER CODE END MX_GPIO_Init_1 */

    /* GPIO Ports Clock Enable */
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80027ee:	2300      	movs	r3, #0
 80027f0:	613b      	str	r3, [r7, #16]
 80027f2:	4b42      	ldr	r3, [pc, #264]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	4a41      	ldr	r2, [pc, #260]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 80027f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80027fc:	6313      	str	r3, [r2, #48]	; 0x30
 80027fe:	4b3f      	ldr	r3, [pc, #252]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 8002800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002802:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002806:	613b      	str	r3, [r7, #16]
 8002808:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800280a:	2300      	movs	r3, #0
 800280c:	60fb      	str	r3, [r7, #12]
 800280e:	4b3b      	ldr	r3, [pc, #236]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002812:	4a3a      	ldr	r2, [pc, #232]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 8002814:	f043 0304 	orr.w	r3, r3, #4
 8002818:	6313      	str	r3, [r2, #48]	; 0x30
 800281a:	4b38      	ldr	r3, [pc, #224]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 800281c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800281e:	f003 0304 	and.w	r3, r3, #4
 8002822:	60fb      	str	r3, [r7, #12]
 8002824:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002826:	2300      	movs	r3, #0
 8002828:	60bb      	str	r3, [r7, #8]
 800282a:	4b34      	ldr	r3, [pc, #208]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 800282c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800282e:	4a33      	ldr	r2, [pc, #204]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	6313      	str	r3, [r2, #48]	; 0x30
 8002836:	4b31      	ldr	r3, [pc, #196]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 8002838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283a:	f003 0301 	and.w	r3, r3, #1
 800283e:	60bb      	str	r3, [r7, #8]
 8002840:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002842:	2300      	movs	r3, #0
 8002844:	607b      	str	r3, [r7, #4]
 8002846:	4b2d      	ldr	r3, [pc, #180]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 8002848:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284a:	4a2c      	ldr	r2, [pc, #176]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	6313      	str	r3, [r2, #48]	; 0x30
 8002852:	4b2a      	ldr	r3, [pc, #168]	; (80028fc <_ZL12MX_GPIO_Initv+0x124>)
 8002854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	607b      	str	r3, [r7, #4]
 800285c:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(SX1280_RST_GPIO_Port, SX1280_RST_Pin, GPIO_PIN_SET);
 800285e:	2201      	movs	r2, #1
 8002860:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002864:	4826      	ldr	r0, [pc, #152]	; (8002900 <_ZL12MX_GPIO_Initv+0x128>)
 8002866:	f000 fdfd 	bl	8003464 <HAL_GPIO_WritePin>

    /*Configure GPIO pin Output Level */
    HAL_GPIO_WritePin(SX1280_NSS_GPIO_Port, SX1280_NSS_Pin, GPIO_PIN_SET);
 800286a:	2201      	movs	r2, #1
 800286c:	2140      	movs	r1, #64	; 0x40
 800286e:	4825      	ldr	r0, [pc, #148]	; (8002904 <_ZL12MX_GPIO_Initv+0x12c>)
 8002870:	f000 fdf8 	bl	8003464 <HAL_GPIO_WritePin>

    /*Configure GPIO pin : SX1280_DIO1_Pin */
    GPIO_InitStruct.Pin = SX1280_DIO1_Pin;
 8002874:	2310      	movs	r3, #16
 8002876:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002878:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800287c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800287e:	2300      	movs	r3, #0
 8002880:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SX1280_DIO1_GPIO_Port, &GPIO_InitStruct);
 8002882:	f107 0314 	add.w	r3, r7, #20
 8002886:	4619      	mov	r1, r3
 8002888:	481e      	ldr	r0, [pc, #120]	; (8002904 <_ZL12MX_GPIO_Initv+0x12c>)
 800288a:	f000 fc3f 	bl	800310c <HAL_GPIO_Init>

    /*Configure GPIO pin : SX1280_RST_Pin */
    GPIO_InitStruct.Pin = SX1280_RST_Pin;
 800288e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002892:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002894:	2301      	movs	r3, #1
 8002896:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002898:	2300      	movs	r3, #0
 800289a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800289c:	2303      	movs	r3, #3
 800289e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SX1280_RST_GPIO_Port, &GPIO_InitStruct);
 80028a0:	f107 0314 	add.w	r3, r7, #20
 80028a4:	4619      	mov	r1, r3
 80028a6:	4816      	ldr	r0, [pc, #88]	; (8002900 <_ZL12MX_GPIO_Initv+0x128>)
 80028a8:	f000 fc30 	bl	800310c <HAL_GPIO_Init>

    /*Configure GPIO pin : SX1280_BUSY_Pin */
    GPIO_InitStruct.Pin = SX1280_BUSY_Pin;
 80028ac:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80028b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028b2:	2300      	movs	r3, #0
 80028b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(SX1280_BUSY_GPIO_Port, &GPIO_InitStruct);
 80028ba:	f107 0314 	add.w	r3, r7, #20
 80028be:	4619      	mov	r1, r3
 80028c0:	480f      	ldr	r0, [pc, #60]	; (8002900 <_ZL12MX_GPIO_Initv+0x128>)
 80028c2:	f000 fc23 	bl	800310c <HAL_GPIO_Init>

    /*Configure GPIO pin : SX1280_NSS_Pin */
    GPIO_InitStruct.Pin = SX1280_NSS_Pin;
 80028c6:	2340      	movs	r3, #64	; 0x40
 80028c8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ca:	2301      	movs	r3, #1
 80028cc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ce:	2300      	movs	r3, #0
 80028d0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028d2:	2302      	movs	r3, #2
 80028d4:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(SX1280_NSS_GPIO_Port, &GPIO_InitStruct);
 80028d6:	f107 0314 	add.w	r3, r7, #20
 80028da:	4619      	mov	r1, r3
 80028dc:	4809      	ldr	r0, [pc, #36]	; (8002904 <_ZL12MX_GPIO_Initv+0x12c>)
 80028de:	f000 fc15 	bl	800310c <HAL_GPIO_Init>

    /* EXTI interrupt init*/
    HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80028e2:	2200      	movs	r2, #0
 80028e4:	2100      	movs	r1, #0
 80028e6:	200a      	movs	r0, #10
 80028e8:	f000 fbd9 	bl	800309e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80028ec:	200a      	movs	r0, #10
 80028ee:	f000 fbf2 	bl	80030d6 <HAL_NVIC_EnableIRQ>

    /* USER CODE BEGIN MX_GPIO_Init_2 */
    /* USER CODE END MX_GPIO_Init_2 */
}
 80028f2:	bf00      	nop
 80028f4:	3728      	adds	r7, #40	; 0x28
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bd80      	pop	{r7, pc}
 80028fa:	bf00      	nop
 80028fc:	40023800 	.word	0x40023800
 8002900:	40020400 	.word	0x40020400
 8002904:	40020800 	.word	0x40020800

08002908 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800290c:	b672      	cpsid	i
}
 800290e:	bf00      	nop
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (1)
 8002910:	e7fe      	b.n	8002910 <Error_Handler+0x8>
	...

08002914 <_Z41__static_initialization_and_destruction_0ii>:
    {
    }
    /* USER CODE END Error_Handler_Debug */
}
 8002914:	b580      	push	{r7, lr}
 8002916:	b082      	sub	sp, #8
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
 800291c:	6039      	str	r1, [r7, #0]
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2b01      	cmp	r3, #1
 8002922:	d107      	bne.n	8002934 <_Z41__static_initialization_and_destruction_0ii+0x20>
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800292a:	4293      	cmp	r3, r2
 800292c:	d102      	bne.n	8002934 <_Z41__static_initialization_and_destruction_0ii+0x20>
SX128x_OBJ sx1280;
 800292e:	4809      	ldr	r0, [pc, #36]	; (8002954 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002930:	f7ff f9f0 	bl	8001d14 <_ZN10SX128x_OBJC1Ev>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d107      	bne.n	800294a <_Z41__static_initialization_and_destruction_0ii+0x36>
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002940:	4293      	cmp	r3, r2
 8002942:	d102      	bne.n	800294a <_Z41__static_initialization_and_destruction_0ii+0x36>
 8002944:	4803      	ldr	r0, [pc, #12]	; (8002954 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002946:	f7ff fc9b 	bl	8002280 <_ZN10SX128x_OBJD1Ev>
}
 800294a:	bf00      	nop
 800294c:	3708      	adds	r7, #8
 800294e:	46bd      	mov	sp, r7
 8002950:	bd80      	pop	{r7, pc}
 8002952:	bf00      	nop
 8002954:	200002d8 	.word	0x200002d8

08002958 <_GLOBAL__sub_I_hspi2>:
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
 800295c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002960:	2001      	movs	r0, #1
 8002962:	f7ff ffd7 	bl	8002914 <_Z41__static_initialization_and_destruction_0ii>
 8002966:	bd80      	pop	{r7, pc}

08002968 <_GLOBAL__sub_D_hspi2>:
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
 800296c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002970:	2000      	movs	r0, #0
 8002972:	f7ff ffcf 	bl	8002914 <_Z41__static_initialization_and_destruction_0ii>
 8002976:	bd80      	pop	{r7, pc}

08002978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002978:	b480      	push	{r7}
 800297a:	b083      	sub	sp, #12
 800297c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800297e:	2300      	movs	r3, #0
 8002980:	607b      	str	r3, [r7, #4]
 8002982:	4b10      	ldr	r3, [pc, #64]	; (80029c4 <HAL_MspInit+0x4c>)
 8002984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002986:	4a0f      	ldr	r2, [pc, #60]	; (80029c4 <HAL_MspInit+0x4c>)
 8002988:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800298c:	6453      	str	r3, [r2, #68]	; 0x44
 800298e:	4b0d      	ldr	r3, [pc, #52]	; (80029c4 <HAL_MspInit+0x4c>)
 8002990:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002992:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002996:	607b      	str	r3, [r7, #4]
 8002998:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800299a:	2300      	movs	r3, #0
 800299c:	603b      	str	r3, [r7, #0]
 800299e:	4b09      	ldr	r3, [pc, #36]	; (80029c4 <HAL_MspInit+0x4c>)
 80029a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a2:	4a08      	ldr	r2, [pc, #32]	; (80029c4 <HAL_MspInit+0x4c>)
 80029a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80029a8:	6413      	str	r3, [r2, #64]	; 0x40
 80029aa:	4b06      	ldr	r3, [pc, #24]	; (80029c4 <HAL_MspInit+0x4c>)
 80029ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80029b2:	603b      	str	r3, [r7, #0]
 80029b4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80029b6:	bf00      	nop
 80029b8:	370c      	adds	r7, #12
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40023800 	.word	0x40023800

080029c8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b08a      	sub	sp, #40	; 0x28
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	f107 0314 	add.w	r3, r7, #20
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a21      	ldr	r2, [pc, #132]	; (8002a6c <HAL_SPI_MspInit+0xa4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d13b      	bne.n	8002a62 <HAL_SPI_MspInit+0x9a>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80029ea:	2300      	movs	r3, #0
 80029ec:	613b      	str	r3, [r7, #16]
 80029ee:	4b20      	ldr	r3, [pc, #128]	; (8002a70 <HAL_SPI_MspInit+0xa8>)
 80029f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f2:	4a1f      	ldr	r2, [pc, #124]	; (8002a70 <HAL_SPI_MspInit+0xa8>)
 80029f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029f8:	6413      	str	r3, [r2, #64]	; 0x40
 80029fa:	4b1d      	ldr	r3, [pc, #116]	; (8002a70 <HAL_SPI_MspInit+0xa8>)
 80029fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002a02:	613b      	str	r3, [r7, #16]
 8002a04:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a06:	2300      	movs	r3, #0
 8002a08:	60fb      	str	r3, [r7, #12]
 8002a0a:	4b19      	ldr	r3, [pc, #100]	; (8002a70 <HAL_SPI_MspInit+0xa8>)
 8002a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0e:	4a18      	ldr	r2, [pc, #96]	; (8002a70 <HAL_SPI_MspInit+0xa8>)
 8002a10:	f043 0304 	orr.w	r3, r3, #4
 8002a14:	6313      	str	r3, [r2, #48]	; 0x30
 8002a16:	4b16      	ldr	r3, [pc, #88]	; (8002a70 <HAL_SPI_MspInit+0xa8>)
 8002a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a1a:	f003 0304 	and.w	r3, r3, #4
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PC7     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002a22:	2302      	movs	r3, #2
 8002a24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a26:	2302      	movs	r3, #2
 8002a28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a2e:	2303      	movs	r3, #3
 8002a30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8002a32:	2307      	movs	r3, #7
 8002a34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a36:	f107 0314 	add.w	r3, r7, #20
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	480d      	ldr	r0, [pc, #52]	; (8002a74 <HAL_SPI_MspInit+0xac>)
 8002a3e:	f000 fb65 	bl	800310c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 8002a42:	2384      	movs	r3, #132	; 0x84
 8002a44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a46:	2302      	movs	r3, #2
 8002a48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a4e:	2303      	movs	r3, #3
 8002a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002a52:	2305      	movs	r3, #5
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a56:	f107 0314 	add.w	r3, r7, #20
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	4805      	ldr	r0, [pc, #20]	; (8002a74 <HAL_SPI_MspInit+0xac>)
 8002a5e:	f000 fb55 	bl	800310c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002a62:	bf00      	nop
 8002a64:	3728      	adds	r7, #40	; 0x28
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	40003800 	.word	0x40003800
 8002a70:	40023800 	.word	0x40023800
 8002a74:	40020800 	.word	0x40020800

08002a78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b085      	sub	sp, #20
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	4a0b      	ldr	r2, [pc, #44]	; (8002ab4 <HAL_TIM_Base_MspInit+0x3c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d10d      	bne.n	8002aa6 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]
 8002a8e:	4b0a      	ldr	r3, [pc, #40]	; (8002ab8 <HAL_TIM_Base_MspInit+0x40>)
 8002a90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a92:	4a09      	ldr	r2, [pc, #36]	; (8002ab8 <HAL_TIM_Base_MspInit+0x40>)
 8002a94:	f043 0301 	orr.w	r3, r3, #1
 8002a98:	6453      	str	r3, [r2, #68]	; 0x44
 8002a9a:	4b07      	ldr	r3, [pc, #28]	; (8002ab8 <HAL_TIM_Base_MspInit+0x40>)
 8002a9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a9e:	f003 0301 	and.w	r3, r3, #1
 8002aa2:	60fb      	str	r3, [r7, #12]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002aa6:	bf00      	nop
 8002aa8:	3714      	adds	r7, #20
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab0:	4770      	bx	lr
 8002ab2:	bf00      	nop
 8002ab4:	40010000 	.word	0x40010000
 8002ab8:	40023800 	.word	0x40023800

08002abc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b08a      	sub	sp, #40	; 0x28
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ac4:	f107 0314 	add.w	r3, r7, #20
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	609a      	str	r2, [r3, #8]
 8002ad0:	60da      	str	r2, [r3, #12]
 8002ad2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4a19      	ldr	r2, [pc, #100]	; (8002b40 <HAL_UART_MspInit+0x84>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d12b      	bne.n	8002b36 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002ade:	2300      	movs	r3, #0
 8002ae0:	613b      	str	r3, [r7, #16]
 8002ae2:	4b18      	ldr	r3, [pc, #96]	; (8002b44 <HAL_UART_MspInit+0x88>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	4a17      	ldr	r2, [pc, #92]	; (8002b44 <HAL_UART_MspInit+0x88>)
 8002ae8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002aec:	6413      	str	r3, [r2, #64]	; 0x40
 8002aee:	4b15      	ldr	r3, [pc, #84]	; (8002b44 <HAL_UART_MspInit+0x88>)
 8002af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af6:	613b      	str	r3, [r7, #16]
 8002af8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002afa:	2300      	movs	r3, #0
 8002afc:	60fb      	str	r3, [r7, #12]
 8002afe:	4b11      	ldr	r3, [pc, #68]	; (8002b44 <HAL_UART_MspInit+0x88>)
 8002b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b02:	4a10      	ldr	r2, [pc, #64]	; (8002b44 <HAL_UART_MspInit+0x88>)
 8002b04:	f043 0301 	orr.w	r3, r3, #1
 8002b08:	6313      	str	r3, [r2, #48]	; 0x30
 8002b0a:	4b0e      	ldr	r3, [pc, #56]	; (8002b44 <HAL_UART_MspInit+0x88>)
 8002b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b0e:	f003 0301 	and.w	r3, r3, #1
 8002b12:	60fb      	str	r3, [r7, #12]
 8002b14:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002b16:	230c      	movs	r3, #12
 8002b18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b1a:	2302      	movs	r3, #2
 8002b1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b22:	2303      	movs	r3, #3
 8002b24:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b26:	2307      	movs	r3, #7
 8002b28:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b2a:	f107 0314 	add.w	r3, r7, #20
 8002b2e:	4619      	mov	r1, r3
 8002b30:	4805      	ldr	r0, [pc, #20]	; (8002b48 <HAL_UART_MspInit+0x8c>)
 8002b32:	f000 faeb 	bl	800310c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b36:	bf00      	nop
 8002b38:	3728      	adds	r7, #40	; 0x28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40004400 	.word	0x40004400
 8002b44:	40023800 	.word	0x40023800
 8002b48:	40020000 	.word	0x40020000

08002b4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002b50:	e7fe      	b.n	8002b50 <NMI_Handler+0x4>

08002b52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b52:	b480      	push	{r7}
 8002b54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b56:	e7fe      	b.n	8002b56 <HardFault_Handler+0x4>

08002b58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b5c:	e7fe      	b.n	8002b5c <MemManage_Handler+0x4>

08002b5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b5e:	b480      	push	{r7}
 8002b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b62:	e7fe      	b.n	8002b62 <BusFault_Handler+0x4>

08002b64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b68:	e7fe      	b.n	8002b68 <UsageFault_Handler+0x4>

08002b6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b6a:	b480      	push	{r7}
 8002b6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b6e:	bf00      	nop
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr

08002b78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr

08002b86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b86:	b480      	push	{r7}
 8002b88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b8a:	bf00      	nop
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b92:	4770      	bx	lr

08002b94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002b98:	f000 f962 	bl	8002e60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b9c:	bf00      	nop
 8002b9e:	bd80      	pop	{r7, pc}

08002ba0 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */
  sx1280.tx_recursion();
 8002ba4:	4803      	ldr	r0, [pc, #12]	; (8002bb4 <EXTI4_IRQHandler+0x14>)
 8002ba6:	f7ff f96d 	bl	8001e84 <_ZN10SX128x_OBJ12tx_recursionEv>
  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SX1280_DIO1_Pin);
 8002baa:	2010      	movs	r0, #16
 8002bac:	f000 fc74 	bl	8003498 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002bb0:	bf00      	nop
 8002bb2:	bd80      	pop	{r7, pc}
 8002bb4:	200002d8 	.word	0x200002d8

08002bb8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return 1;
 8002bbc:	2301      	movs	r3, #1
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	46bd      	mov	sp, r7
 8002bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc6:	4770      	bx	lr

08002bc8 <_kill>:

int _kill(int pid, int sig)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b082      	sub	sp, #8
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
 8002bd0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bd2:	f003 fba3 	bl	800631c <__errno>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2216      	movs	r2, #22
 8002bda:	601a      	str	r2, [r3, #0]
  return -1;
 8002bdc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <_exit>:

void _exit (int status)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8002bf4:	6878      	ldr	r0, [r7, #4]
 8002bf6:	f7ff ffe7 	bl	8002bc8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bfa:	e7fe      	b.n	8002bfa <_exit+0x12>

08002bfc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b086      	sub	sp, #24
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	60f8      	str	r0, [r7, #12]
 8002c04:	60b9      	str	r1, [r7, #8]
 8002c06:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c08:	2300      	movs	r3, #0
 8002c0a:	617b      	str	r3, [r7, #20]
 8002c0c:	e00a      	b.n	8002c24 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c0e:	f3af 8000 	nop.w
 8002c12:	4601      	mov	r1, r0
 8002c14:	68bb      	ldr	r3, [r7, #8]
 8002c16:	1c5a      	adds	r2, r3, #1
 8002c18:	60ba      	str	r2, [r7, #8]
 8002c1a:	b2ca      	uxtb	r2, r1
 8002c1c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c1e:	697b      	ldr	r3, [r7, #20]
 8002c20:	3301      	adds	r3, #1
 8002c22:	617b      	str	r3, [r7, #20]
 8002c24:	697a      	ldr	r2, [r7, #20]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	dbf0      	blt.n	8002c0e <_read+0x12>
  }

  return len;
 8002c2c:	687b      	ldr	r3, [r7, #4]
}
 8002c2e:	4618      	mov	r0, r3
 8002c30:	3718      	adds	r7, #24
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bd80      	pop	{r7, pc}

08002c36 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c36:	b580      	push	{r7, lr}
 8002c38:	b086      	sub	sp, #24
 8002c3a:	af00      	add	r7, sp, #0
 8002c3c:	60f8      	str	r0, [r7, #12]
 8002c3e:	60b9      	str	r1, [r7, #8]
 8002c40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c42:	2300      	movs	r3, #0
 8002c44:	617b      	str	r3, [r7, #20]
 8002c46:	e009      	b.n	8002c5c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	1c5a      	adds	r2, r3, #1
 8002c4c:	60ba      	str	r2, [r7, #8]
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	4618      	mov	r0, r3
 8002c52:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	3301      	adds	r3, #1
 8002c5a:	617b      	str	r3, [r7, #20]
 8002c5c:	697a      	ldr	r2, [r7, #20]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	429a      	cmp	r2, r3
 8002c62:	dbf1      	blt.n	8002c48 <_write+0x12>
  }
  return len;
 8002c64:	687b      	ldr	r3, [r7, #4]
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3718      	adds	r7, #24
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <_close>:

int _close(int file)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	370c      	adds	r7, #12
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c84:	4770      	bx	lr

08002c86 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c86:	b480      	push	{r7}
 8002c88:	b083      	sub	sp, #12
 8002c8a:	af00      	add	r7, sp, #0
 8002c8c:	6078      	str	r0, [r7, #4]
 8002c8e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c96:	605a      	str	r2, [r3, #4]
  return 0;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr

08002ca6 <_isatty>:

int _isatty(int file)
{
 8002ca6:	b480      	push	{r7}
 8002ca8:	b083      	sub	sp, #12
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cae:	2301      	movs	r3, #1
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	370c      	adds	r7, #12
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cba:	4770      	bx	lr

08002cbc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b085      	sub	sp, #20
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	60f8      	str	r0, [r7, #12]
 8002cc4:	60b9      	str	r1, [r7, #8]
 8002cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cc8:	2300      	movs	r3, #0
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3714      	adds	r7, #20
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b086      	sub	sp, #24
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ce0:	4a14      	ldr	r2, [pc, #80]	; (8002d34 <_sbrk+0x5c>)
 8002ce2:	4b15      	ldr	r3, [pc, #84]	; (8002d38 <_sbrk+0x60>)
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ce8:	697b      	ldr	r3, [r7, #20]
 8002cea:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cec:	4b13      	ldr	r3, [pc, #76]	; (8002d3c <_sbrk+0x64>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d102      	bne.n	8002cfa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cf4:	4b11      	ldr	r3, [pc, #68]	; (8002d3c <_sbrk+0x64>)
 8002cf6:	4a12      	ldr	r2, [pc, #72]	; (8002d40 <_sbrk+0x68>)
 8002cf8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cfa:	4b10      	ldr	r3, [pc, #64]	; (8002d3c <_sbrk+0x64>)
 8002cfc:	681a      	ldr	r2, [r3, #0]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	4413      	add	r3, r2
 8002d02:	693a      	ldr	r2, [r7, #16]
 8002d04:	429a      	cmp	r2, r3
 8002d06:	d207      	bcs.n	8002d18 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d08:	f003 fb08 	bl	800631c <__errno>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	220c      	movs	r2, #12
 8002d10:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d12:	f04f 33ff 	mov.w	r3, #4294967295
 8002d16:	e009      	b.n	8002d2c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d18:	4b08      	ldr	r3, [pc, #32]	; (8002d3c <_sbrk+0x64>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d1e:	4b07      	ldr	r3, [pc, #28]	; (8002d3c <_sbrk+0x64>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	4413      	add	r3, r2
 8002d26:	4a05      	ldr	r2, [pc, #20]	; (8002d3c <_sbrk+0x64>)
 8002d28:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	3718      	adds	r7, #24
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bd80      	pop	{r7, pc}
 8002d34:	20020000 	.word	0x20020000
 8002d38:	00000400 	.word	0x00000400
 8002d3c:	20000424 	.word	0x20000424
 8002d40:	20000578 	.word	0x20000578

08002d44 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d48:	4b06      	ldr	r3, [pc, #24]	; (8002d64 <SystemInit+0x20>)
 8002d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d4e:	4a05      	ldr	r2, [pc, #20]	; (8002d64 <SystemInit+0x20>)
 8002d50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d58:	bf00      	nop
 8002d5a:	46bd      	mov	sp, r7
 8002d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d60:	4770      	bx	lr
 8002d62:	bf00      	nop
 8002d64:	e000ed00 	.word	0xe000ed00

08002d68 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002d68:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002da0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d6c:	480d      	ldr	r0, [pc, #52]	; (8002da4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d6e:	490e      	ldr	r1, [pc, #56]	; (8002da8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d70:	4a0e      	ldr	r2, [pc, #56]	; (8002dac <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d72:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d74:	e002      	b.n	8002d7c <LoopCopyDataInit>

08002d76 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d76:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d78:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d7a:	3304      	adds	r3, #4

08002d7c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d7c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d7e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d80:	d3f9      	bcc.n	8002d76 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d82:	4a0b      	ldr	r2, [pc, #44]	; (8002db0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d84:	4c0b      	ldr	r4, [pc, #44]	; (8002db4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d86:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d88:	e001      	b.n	8002d8e <LoopFillZerobss>

08002d8a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d8a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d8c:	3204      	adds	r2, #4

08002d8e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d8e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d90:	d3fb      	bcc.n	8002d8a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d92:	f7ff ffd7 	bl	8002d44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d96:	f003 fac7 	bl	8006328 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d9a:	f7ff fa95 	bl	80022c8 <main>
  bx  lr    
 8002d9e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002da0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002da4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002da8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002dac:	0800874c 	.word	0x0800874c
  ldr r2, =_sbss
 8002db0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002db4:	20000578 	.word	0x20000578

08002db8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002db8:	e7fe      	b.n	8002db8 <ADC_IRQHandler>
	...

08002dbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002dbc:	b580      	push	{r7, lr}
 8002dbe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002dc0:	4b0e      	ldr	r3, [pc, #56]	; (8002dfc <HAL_Init+0x40>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	4a0d      	ldr	r2, [pc, #52]	; (8002dfc <HAL_Init+0x40>)
 8002dc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002dcc:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <HAL_Init+0x40>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a0a      	ldr	r2, [pc, #40]	; (8002dfc <HAL_Init+0x40>)
 8002dd2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dd6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dd8:	4b08      	ldr	r3, [pc, #32]	; (8002dfc <HAL_Init+0x40>)
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4a07      	ldr	r2, [pc, #28]	; (8002dfc <HAL_Init+0x40>)
 8002dde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002de2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002de4:	2003      	movs	r0, #3
 8002de6:	f000 f94f 	bl	8003088 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dea:	200f      	movs	r0, #15
 8002dec:	f000 f808 	bl	8002e00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002df0:	f7ff fdc2 	bl	8002978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	bd80      	pop	{r7, pc}
 8002dfa:	bf00      	nop
 8002dfc:	40023c00 	.word	0x40023c00

08002e00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b082      	sub	sp, #8
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e08:	4b12      	ldr	r3, [pc, #72]	; (8002e54 <HAL_InitTick+0x54>)
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	4b12      	ldr	r3, [pc, #72]	; (8002e58 <HAL_InitTick+0x58>)
 8002e0e:	781b      	ldrb	r3, [r3, #0]
 8002e10:	4619      	mov	r1, r3
 8002e12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e16:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f000 f967 	bl	80030f2 <HAL_SYSTICK_Config>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d001      	beq.n	8002e2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e2a:	2301      	movs	r3, #1
 8002e2c:	e00e      	b.n	8002e4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2b0f      	cmp	r3, #15
 8002e32:	d80a      	bhi.n	8002e4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e34:	2200      	movs	r2, #0
 8002e36:	6879      	ldr	r1, [r7, #4]
 8002e38:	f04f 30ff 	mov.w	r0, #4294967295
 8002e3c:	f000 f92f 	bl	800309e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e40:	4a06      	ldr	r2, [pc, #24]	; (8002e5c <HAL_InitTick+0x5c>)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e46:	2300      	movs	r3, #0
 8002e48:	e000      	b.n	8002e4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e4a:	2301      	movs	r3, #1
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	3708      	adds	r7, #8
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}
 8002e54:	20000000 	.word	0x20000000
 8002e58:	20000008 	.word	0x20000008
 8002e5c:	20000004 	.word	0x20000004

08002e60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002e64:	4b06      	ldr	r3, [pc, #24]	; (8002e80 <HAL_IncTick+0x20>)
 8002e66:	781b      	ldrb	r3, [r3, #0]
 8002e68:	461a      	mov	r2, r3
 8002e6a:	4b06      	ldr	r3, [pc, #24]	; (8002e84 <HAL_IncTick+0x24>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4413      	add	r3, r2
 8002e70:	4a04      	ldr	r2, [pc, #16]	; (8002e84 <HAL_IncTick+0x24>)
 8002e72:	6013      	str	r3, [r2, #0]
}
 8002e74:	bf00      	nop
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr
 8002e7e:	bf00      	nop
 8002e80:	20000008 	.word	0x20000008
 8002e84:	20000428 	.word	0x20000428

08002e88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	af00      	add	r7, sp, #0
  return uwTick;
 8002e8c:	4b03      	ldr	r3, [pc, #12]	; (8002e9c <HAL_GetTick+0x14>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	46bd      	mov	sp, r7
 8002e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e98:	4770      	bx	lr
 8002e9a:	bf00      	nop
 8002e9c:	20000428 	.word	0x20000428

08002ea0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b084      	sub	sp, #16
 8002ea4:	af00      	add	r7, sp, #0
 8002ea6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002ea8:	f7ff ffee 	bl	8002e88 <HAL_GetTick>
 8002eac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eb8:	d005      	beq.n	8002ec6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002eba:	4b0a      	ldr	r3, [pc, #40]	; (8002ee4 <HAL_Delay+0x44>)
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	4413      	add	r3, r2
 8002ec4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002ec6:	bf00      	nop
 8002ec8:	f7ff ffde 	bl	8002e88 <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	68fa      	ldr	r2, [r7, #12]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d8f7      	bhi.n	8002ec8 <HAL_Delay+0x28>
  {
  }
}
 8002ed8:	bf00      	nop
 8002eda:	bf00      	nop
 8002edc:	3710      	adds	r7, #16
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}
 8002ee2:	bf00      	nop
 8002ee4:	20000008 	.word	0x20000008

08002ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ee8:	b480      	push	{r7}
 8002eea:	b085      	sub	sp, #20
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	f003 0307 	and.w	r3, r3, #7
 8002ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ef8:	4b0c      	ldr	r3, [pc, #48]	; (8002f2c <__NVIC_SetPriorityGrouping+0x44>)
 8002efa:	68db      	ldr	r3, [r3, #12]
 8002efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002efe:	68ba      	ldr	r2, [r7, #8]
 8002f00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f04:	4013      	ands	r3, r2
 8002f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f1a:	4a04      	ldr	r2, [pc, #16]	; (8002f2c <__NVIC_SetPriorityGrouping+0x44>)
 8002f1c:	68bb      	ldr	r3, [r7, #8]
 8002f1e:	60d3      	str	r3, [r2, #12]
}
 8002f20:	bf00      	nop
 8002f22:	3714      	adds	r7, #20
 8002f24:	46bd      	mov	sp, r7
 8002f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2a:	4770      	bx	lr
 8002f2c:	e000ed00 	.word	0xe000ed00

08002f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f30:	b480      	push	{r7}
 8002f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f34:	4b04      	ldr	r3, [pc, #16]	; (8002f48 <__NVIC_GetPriorityGrouping+0x18>)
 8002f36:	68db      	ldr	r3, [r3, #12]
 8002f38:	0a1b      	lsrs	r3, r3, #8
 8002f3a:	f003 0307 	and.w	r3, r3, #7
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	46bd      	mov	sp, r7
 8002f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f46:	4770      	bx	lr
 8002f48:	e000ed00 	.word	0xe000ed00

08002f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	4603      	mov	r3, r0
 8002f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	db0b      	blt.n	8002f76 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	f003 021f 	and.w	r2, r3, #31
 8002f64:	4907      	ldr	r1, [pc, #28]	; (8002f84 <__NVIC_EnableIRQ+0x38>)
 8002f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f6a:	095b      	lsrs	r3, r3, #5
 8002f6c:	2001      	movs	r0, #1
 8002f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f76:	bf00      	nop
 8002f78:	370c      	adds	r7, #12
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	e000e100 	.word	0xe000e100

08002f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b083      	sub	sp, #12
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	4603      	mov	r3, r0
 8002f90:	6039      	str	r1, [r7, #0]
 8002f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	db0a      	blt.n	8002fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	b2da      	uxtb	r2, r3
 8002fa0:	490c      	ldr	r1, [pc, #48]	; (8002fd4 <__NVIC_SetPriority+0x4c>)
 8002fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa6:	0112      	lsls	r2, r2, #4
 8002fa8:	b2d2      	uxtb	r2, r2
 8002faa:	440b      	add	r3, r1
 8002fac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb0:	e00a      	b.n	8002fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fb2:	683b      	ldr	r3, [r7, #0]
 8002fb4:	b2da      	uxtb	r2, r3
 8002fb6:	4908      	ldr	r1, [pc, #32]	; (8002fd8 <__NVIC_SetPriority+0x50>)
 8002fb8:	79fb      	ldrb	r3, [r7, #7]
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	3b04      	subs	r3, #4
 8002fc0:	0112      	lsls	r2, r2, #4
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	761a      	strb	r2, [r3, #24]
}
 8002fc8:	bf00      	nop
 8002fca:	370c      	adds	r7, #12
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	e000e100 	.word	0xe000e100
 8002fd8:	e000ed00 	.word	0xe000ed00

08002fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b089      	sub	sp, #36	; 0x24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	60f8      	str	r0, [r7, #12]
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	f003 0307 	and.w	r3, r3, #7
 8002fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff0:	69fb      	ldr	r3, [r7, #28]
 8002ff2:	f1c3 0307 	rsb	r3, r3, #7
 8002ff6:	2b04      	cmp	r3, #4
 8002ff8:	bf28      	it	cs
 8002ffa:	2304      	movcs	r3, #4
 8002ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ffe:	69fb      	ldr	r3, [r7, #28]
 8003000:	3304      	adds	r3, #4
 8003002:	2b06      	cmp	r3, #6
 8003004:	d902      	bls.n	800300c <NVIC_EncodePriority+0x30>
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	3b03      	subs	r3, #3
 800300a:	e000      	b.n	800300e <NVIC_EncodePriority+0x32>
 800300c:	2300      	movs	r3, #0
 800300e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003010:	f04f 32ff 	mov.w	r2, #4294967295
 8003014:	69bb      	ldr	r3, [r7, #24]
 8003016:	fa02 f303 	lsl.w	r3, r2, r3
 800301a:	43da      	mvns	r2, r3
 800301c:	68bb      	ldr	r3, [r7, #8]
 800301e:	401a      	ands	r2, r3
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003024:	f04f 31ff 	mov.w	r1, #4294967295
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	fa01 f303 	lsl.w	r3, r1, r3
 800302e:	43d9      	mvns	r1, r3
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003034:	4313      	orrs	r3, r2
         );
}
 8003036:	4618      	mov	r0, r3
 8003038:	3724      	adds	r7, #36	; 0x24
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr
	...

08003044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	3b01      	subs	r3, #1
 8003050:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003054:	d301      	bcc.n	800305a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003056:	2301      	movs	r3, #1
 8003058:	e00f      	b.n	800307a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800305a:	4a0a      	ldr	r2, [pc, #40]	; (8003084 <SysTick_Config+0x40>)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	3b01      	subs	r3, #1
 8003060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003062:	210f      	movs	r1, #15
 8003064:	f04f 30ff 	mov.w	r0, #4294967295
 8003068:	f7ff ff8e 	bl	8002f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800306c:	4b05      	ldr	r3, [pc, #20]	; (8003084 <SysTick_Config+0x40>)
 800306e:	2200      	movs	r2, #0
 8003070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003072:	4b04      	ldr	r3, [pc, #16]	; (8003084 <SysTick_Config+0x40>)
 8003074:	2207      	movs	r2, #7
 8003076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003078:	2300      	movs	r3, #0
}
 800307a:	4618      	mov	r0, r3
 800307c:	3708      	adds	r7, #8
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	e000e010 	.word	0xe000e010

08003088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003090:	6878      	ldr	r0, [r7, #4]
 8003092:	f7ff ff29 	bl	8002ee8 <__NVIC_SetPriorityGrouping>
}
 8003096:	bf00      	nop
 8003098:	3708      	adds	r7, #8
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}

0800309e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800309e:	b580      	push	{r7, lr}
 80030a0:	b086      	sub	sp, #24
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	4603      	mov	r3, r0
 80030a6:	60b9      	str	r1, [r7, #8]
 80030a8:	607a      	str	r2, [r7, #4]
 80030aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030ac:	2300      	movs	r3, #0
 80030ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030b0:	f7ff ff3e 	bl	8002f30 <__NVIC_GetPriorityGrouping>
 80030b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	68b9      	ldr	r1, [r7, #8]
 80030ba:	6978      	ldr	r0, [r7, #20]
 80030bc:	f7ff ff8e 	bl	8002fdc <NVIC_EncodePriority>
 80030c0:	4602      	mov	r2, r0
 80030c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030c6:	4611      	mov	r1, r2
 80030c8:	4618      	mov	r0, r3
 80030ca:	f7ff ff5d 	bl	8002f88 <__NVIC_SetPriority>
}
 80030ce:	bf00      	nop
 80030d0:	3718      	adds	r7, #24
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}

080030d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030d6:	b580      	push	{r7, lr}
 80030d8:	b082      	sub	sp, #8
 80030da:	af00      	add	r7, sp, #0
 80030dc:	4603      	mov	r3, r0
 80030de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e4:	4618      	mov	r0, r3
 80030e6:	f7ff ff31 	bl	8002f4c <__NVIC_EnableIRQ>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b082      	sub	sp, #8
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f7ff ffa2 	bl	8003044 <SysTick_Config>
 8003100:	4603      	mov	r3, r0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3708      	adds	r7, #8
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
	...

0800310c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800310c:	b480      	push	{r7}
 800310e:	b089      	sub	sp, #36	; 0x24
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003116:	2300      	movs	r3, #0
 8003118:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800311a:	2300      	movs	r3, #0
 800311c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800311e:	2300      	movs	r3, #0
 8003120:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003122:	2300      	movs	r3, #0
 8003124:	61fb      	str	r3, [r7, #28]
 8003126:	e165      	b.n	80033f4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003128:	2201      	movs	r2, #1
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	fa02 f303 	lsl.w	r3, r2, r3
 8003130:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	4013      	ands	r3, r2
 800313a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800313c:	693a      	ldr	r2, [r7, #16]
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	429a      	cmp	r2, r3
 8003142:	f040 8154 	bne.w	80033ee <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	685b      	ldr	r3, [r3, #4]
 800314a:	f003 0303 	and.w	r3, r3, #3
 800314e:	2b01      	cmp	r3, #1
 8003150:	d005      	beq.n	800315e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800315a:	2b02      	cmp	r3, #2
 800315c:	d130      	bne.n	80031c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	689b      	ldr	r3, [r3, #8]
 8003162:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	005b      	lsls	r3, r3, #1
 8003168:	2203      	movs	r2, #3
 800316a:	fa02 f303 	lsl.w	r3, r2, r3
 800316e:	43db      	mvns	r3, r3
 8003170:	69ba      	ldr	r2, [r7, #24]
 8003172:	4013      	ands	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	68da      	ldr	r2, [r3, #12]
 800317a:	69fb      	ldr	r3, [r7, #28]
 800317c:	005b      	lsls	r3, r3, #1
 800317e:	fa02 f303 	lsl.w	r3, r2, r3
 8003182:	69ba      	ldr	r2, [r7, #24]
 8003184:	4313      	orrs	r3, r2
 8003186:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	69ba      	ldr	r2, [r7, #24]
 800318c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	685b      	ldr	r3, [r3, #4]
 8003192:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003194:	2201      	movs	r2, #1
 8003196:	69fb      	ldr	r3, [r7, #28]
 8003198:	fa02 f303 	lsl.w	r3, r2, r3
 800319c:	43db      	mvns	r3, r3
 800319e:	69ba      	ldr	r2, [r7, #24]
 80031a0:	4013      	ands	r3, r2
 80031a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	091b      	lsrs	r3, r3, #4
 80031aa:	f003 0201 	and.w	r2, r3, #1
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	fa02 f303 	lsl.w	r3, r2, r3
 80031b4:	69ba      	ldr	r2, [r7, #24]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	69ba      	ldr	r2, [r7, #24]
 80031be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	f003 0303 	and.w	r3, r3, #3
 80031c8:	2b03      	cmp	r3, #3
 80031ca:	d017      	beq.n	80031fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031d2:	69fb      	ldr	r3, [r7, #28]
 80031d4:	005b      	lsls	r3, r3, #1
 80031d6:	2203      	movs	r2, #3
 80031d8:	fa02 f303 	lsl.w	r3, r2, r3
 80031dc:	43db      	mvns	r3, r3
 80031de:	69ba      	ldr	r2, [r7, #24]
 80031e0:	4013      	ands	r3, r2
 80031e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	69fb      	ldr	r3, [r7, #28]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	fa02 f303 	lsl.w	r3, r2, r3
 80031f0:	69ba      	ldr	r2, [r7, #24]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f003 0303 	and.w	r3, r3, #3
 8003204:	2b02      	cmp	r3, #2
 8003206:	d123      	bne.n	8003250 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003208:	69fb      	ldr	r3, [r7, #28]
 800320a:	08da      	lsrs	r2, r3, #3
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	3208      	adds	r2, #8
 8003210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003214:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003216:	69fb      	ldr	r3, [r7, #28]
 8003218:	f003 0307 	and.w	r3, r3, #7
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	220f      	movs	r2, #15
 8003220:	fa02 f303 	lsl.w	r3, r2, r3
 8003224:	43db      	mvns	r3, r3
 8003226:	69ba      	ldr	r2, [r7, #24]
 8003228:	4013      	ands	r3, r2
 800322a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	691a      	ldr	r2, [r3, #16]
 8003230:	69fb      	ldr	r3, [r7, #28]
 8003232:	f003 0307 	and.w	r3, r3, #7
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	fa02 f303 	lsl.w	r3, r2, r3
 800323c:	69ba      	ldr	r2, [r7, #24]
 800323e:	4313      	orrs	r3, r2
 8003240:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003242:	69fb      	ldr	r3, [r7, #28]
 8003244:	08da      	lsrs	r2, r3, #3
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	3208      	adds	r2, #8
 800324a:	69b9      	ldr	r1, [r7, #24]
 800324c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003256:	69fb      	ldr	r3, [r7, #28]
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	2203      	movs	r2, #3
 800325c:	fa02 f303 	lsl.w	r3, r2, r3
 8003260:	43db      	mvns	r3, r3
 8003262:	69ba      	ldr	r2, [r7, #24]
 8003264:	4013      	ands	r3, r2
 8003266:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	685b      	ldr	r3, [r3, #4]
 800326c:	f003 0203 	and.w	r2, r3, #3
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	fa02 f303 	lsl.w	r3, r2, r3
 8003278:	69ba      	ldr	r2, [r7, #24]
 800327a:	4313      	orrs	r3, r2
 800327c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	69ba      	ldr	r2, [r7, #24]
 8003282:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003284:	683b      	ldr	r3, [r7, #0]
 8003286:	685b      	ldr	r3, [r3, #4]
 8003288:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 80ae 	beq.w	80033ee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003292:	2300      	movs	r3, #0
 8003294:	60fb      	str	r3, [r7, #12]
 8003296:	4b5d      	ldr	r3, [pc, #372]	; (800340c <HAL_GPIO_Init+0x300>)
 8003298:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800329a:	4a5c      	ldr	r2, [pc, #368]	; (800340c <HAL_GPIO_Init+0x300>)
 800329c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032a0:	6453      	str	r3, [r2, #68]	; 0x44
 80032a2:	4b5a      	ldr	r3, [pc, #360]	; (800340c <HAL_GPIO_Init+0x300>)
 80032a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032aa:	60fb      	str	r3, [r7, #12]
 80032ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032ae:	4a58      	ldr	r2, [pc, #352]	; (8003410 <HAL_GPIO_Init+0x304>)
 80032b0:	69fb      	ldr	r3, [r7, #28]
 80032b2:	089b      	lsrs	r3, r3, #2
 80032b4:	3302      	adds	r3, #2
 80032b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	f003 0303 	and.w	r3, r3, #3
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	220f      	movs	r2, #15
 80032c6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ca:	43db      	mvns	r3, r3
 80032cc:	69ba      	ldr	r2, [r7, #24]
 80032ce:	4013      	ands	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	4a4f      	ldr	r2, [pc, #316]	; (8003414 <HAL_GPIO_Init+0x308>)
 80032d6:	4293      	cmp	r3, r2
 80032d8:	d025      	beq.n	8003326 <HAL_GPIO_Init+0x21a>
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	4a4e      	ldr	r2, [pc, #312]	; (8003418 <HAL_GPIO_Init+0x30c>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d01f      	beq.n	8003322 <HAL_GPIO_Init+0x216>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a4d      	ldr	r2, [pc, #308]	; (800341c <HAL_GPIO_Init+0x310>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d019      	beq.n	800331e <HAL_GPIO_Init+0x212>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a4c      	ldr	r2, [pc, #304]	; (8003420 <HAL_GPIO_Init+0x314>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d013      	beq.n	800331a <HAL_GPIO_Init+0x20e>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	4a4b      	ldr	r2, [pc, #300]	; (8003424 <HAL_GPIO_Init+0x318>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d00d      	beq.n	8003316 <HAL_GPIO_Init+0x20a>
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	4a4a      	ldr	r2, [pc, #296]	; (8003428 <HAL_GPIO_Init+0x31c>)
 80032fe:	4293      	cmp	r3, r2
 8003300:	d007      	beq.n	8003312 <HAL_GPIO_Init+0x206>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4a49      	ldr	r2, [pc, #292]	; (800342c <HAL_GPIO_Init+0x320>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d101      	bne.n	800330e <HAL_GPIO_Init+0x202>
 800330a:	2306      	movs	r3, #6
 800330c:	e00c      	b.n	8003328 <HAL_GPIO_Init+0x21c>
 800330e:	2307      	movs	r3, #7
 8003310:	e00a      	b.n	8003328 <HAL_GPIO_Init+0x21c>
 8003312:	2305      	movs	r3, #5
 8003314:	e008      	b.n	8003328 <HAL_GPIO_Init+0x21c>
 8003316:	2304      	movs	r3, #4
 8003318:	e006      	b.n	8003328 <HAL_GPIO_Init+0x21c>
 800331a:	2303      	movs	r3, #3
 800331c:	e004      	b.n	8003328 <HAL_GPIO_Init+0x21c>
 800331e:	2302      	movs	r3, #2
 8003320:	e002      	b.n	8003328 <HAL_GPIO_Init+0x21c>
 8003322:	2301      	movs	r3, #1
 8003324:	e000      	b.n	8003328 <HAL_GPIO_Init+0x21c>
 8003326:	2300      	movs	r3, #0
 8003328:	69fa      	ldr	r2, [r7, #28]
 800332a:	f002 0203 	and.w	r2, r2, #3
 800332e:	0092      	lsls	r2, r2, #2
 8003330:	4093      	lsls	r3, r2
 8003332:	69ba      	ldr	r2, [r7, #24]
 8003334:	4313      	orrs	r3, r2
 8003336:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003338:	4935      	ldr	r1, [pc, #212]	; (8003410 <HAL_GPIO_Init+0x304>)
 800333a:	69fb      	ldr	r3, [r7, #28]
 800333c:	089b      	lsrs	r3, r3, #2
 800333e:	3302      	adds	r3, #2
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003346:	4b3a      	ldr	r3, [pc, #232]	; (8003430 <HAL_GPIO_Init+0x324>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	43db      	mvns	r3, r3
 8003350:	69ba      	ldr	r2, [r7, #24]
 8003352:	4013      	ands	r3, r2
 8003354:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800335e:	2b00      	cmp	r3, #0
 8003360:	d003      	beq.n	800336a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003362:	69ba      	ldr	r2, [r7, #24]
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	4313      	orrs	r3, r2
 8003368:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800336a:	4a31      	ldr	r2, [pc, #196]	; (8003430 <HAL_GPIO_Init+0x324>)
 800336c:	69bb      	ldr	r3, [r7, #24]
 800336e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003370:	4b2f      	ldr	r3, [pc, #188]	; (8003430 <HAL_GPIO_Init+0x324>)
 8003372:	68db      	ldr	r3, [r3, #12]
 8003374:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003376:	693b      	ldr	r3, [r7, #16]
 8003378:	43db      	mvns	r3, r3
 800337a:	69ba      	ldr	r2, [r7, #24]
 800337c:	4013      	ands	r3, r2
 800337e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d003      	beq.n	8003394 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	693b      	ldr	r3, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003394:	4a26      	ldr	r2, [pc, #152]	; (8003430 <HAL_GPIO_Init+0x324>)
 8003396:	69bb      	ldr	r3, [r7, #24]
 8003398:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800339a:	4b25      	ldr	r3, [pc, #148]	; (8003430 <HAL_GPIO_Init+0x324>)
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033a0:	693b      	ldr	r3, [r7, #16]
 80033a2:	43db      	mvns	r3, r3
 80033a4:	69ba      	ldr	r2, [r7, #24]
 80033a6:	4013      	ands	r3, r2
 80033a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d003      	beq.n	80033be <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033be:	4a1c      	ldr	r2, [pc, #112]	; (8003430 <HAL_GPIO_Init+0x324>)
 80033c0:	69bb      	ldr	r3, [r7, #24]
 80033c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033c4:	4b1a      	ldr	r3, [pc, #104]	; (8003430 <HAL_GPIO_Init+0x324>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	43db      	mvns	r3, r3
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4013      	ands	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d003      	beq.n	80033e8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	4313      	orrs	r3, r2
 80033e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033e8:	4a11      	ldr	r2, [pc, #68]	; (8003430 <HAL_GPIO_Init+0x324>)
 80033ea:	69bb      	ldr	r3, [r7, #24]
 80033ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033ee:	69fb      	ldr	r3, [r7, #28]
 80033f0:	3301      	adds	r3, #1
 80033f2:	61fb      	str	r3, [r7, #28]
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	2b0f      	cmp	r3, #15
 80033f8:	f67f ae96 	bls.w	8003128 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80033fc:	bf00      	nop
 80033fe:	bf00      	nop
 8003400:	3724      	adds	r7, #36	; 0x24
 8003402:	46bd      	mov	sp, r7
 8003404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003408:	4770      	bx	lr
 800340a:	bf00      	nop
 800340c:	40023800 	.word	0x40023800
 8003410:	40013800 	.word	0x40013800
 8003414:	40020000 	.word	0x40020000
 8003418:	40020400 	.word	0x40020400
 800341c:	40020800 	.word	0x40020800
 8003420:	40020c00 	.word	0x40020c00
 8003424:	40021000 	.word	0x40021000
 8003428:	40021400 	.word	0x40021400
 800342c:	40021800 	.word	0x40021800
 8003430:	40013c00 	.word	0x40013c00

08003434 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	460b      	mov	r3, r1
 800343e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	691a      	ldr	r2, [r3, #16]
 8003444:	887b      	ldrh	r3, [r7, #2]
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d002      	beq.n	8003452 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800344c:	2301      	movs	r3, #1
 800344e:	73fb      	strb	r3, [r7, #15]
 8003450:	e001      	b.n	8003456 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003452:	2300      	movs	r3, #0
 8003454:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003456:	7bfb      	ldrb	r3, [r7, #15]
}
 8003458:	4618      	mov	r0, r3
 800345a:	3714      	adds	r7, #20
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr

08003464 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	460b      	mov	r3, r1
 800346e:	807b      	strh	r3, [r7, #2]
 8003470:	4613      	mov	r3, r2
 8003472:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003474:	787b      	ldrb	r3, [r7, #1]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d003      	beq.n	8003482 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800347a:	887a      	ldrh	r2, [r7, #2]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003480:	e003      	b.n	800348a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003482:	887b      	ldrh	r3, [r7, #2]
 8003484:	041a      	lsls	r2, r3, #16
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	619a      	str	r2, [r3, #24]
}
 800348a:	bf00      	nop
 800348c:	370c      	adds	r7, #12
 800348e:	46bd      	mov	sp, r7
 8003490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003494:	4770      	bx	lr
	...

08003498 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b082      	sub	sp, #8
 800349c:	af00      	add	r7, sp, #0
 800349e:	4603      	mov	r3, r0
 80034a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80034a2:	4b08      	ldr	r3, [pc, #32]	; (80034c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034a4:	695a      	ldr	r2, [r3, #20]
 80034a6:	88fb      	ldrh	r3, [r7, #6]
 80034a8:	4013      	ands	r3, r2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d006      	beq.n	80034bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80034ae:	4a05      	ldr	r2, [pc, #20]	; (80034c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80034b0:	88fb      	ldrh	r3, [r7, #6]
 80034b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80034b4:	88fb      	ldrh	r3, [r7, #6]
 80034b6:	4618      	mov	r0, r3
 80034b8:	f000 f806 	bl	80034c8 <HAL_GPIO_EXTI_Callback>
  }
}
 80034bc:	bf00      	nop
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	40013c00 	.word	0x40013c00

080034c8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80034c8:	b480      	push	{r7}
 80034ca:	b083      	sub	sp, #12
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	4603      	mov	r3, r0
 80034d0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80034d2:	bf00      	nop
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr
	...

080034e0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80034e6:	2300      	movs	r3, #0
 80034e8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80034ea:	2300      	movs	r3, #0
 80034ec:	603b      	str	r3, [r7, #0]
 80034ee:	4b20      	ldr	r3, [pc, #128]	; (8003570 <HAL_PWREx_EnableOverDrive+0x90>)
 80034f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034f2:	4a1f      	ldr	r2, [pc, #124]	; (8003570 <HAL_PWREx_EnableOverDrive+0x90>)
 80034f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80034f8:	6413      	str	r3, [r2, #64]	; 0x40
 80034fa:	4b1d      	ldr	r3, [pc, #116]	; (8003570 <HAL_PWREx_EnableOverDrive+0x90>)
 80034fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003502:	603b      	str	r3, [r7, #0]
 8003504:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003506:	4b1b      	ldr	r3, [pc, #108]	; (8003574 <HAL_PWREx_EnableOverDrive+0x94>)
 8003508:	2201      	movs	r2, #1
 800350a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800350c:	f7ff fcbc 	bl	8002e88 <HAL_GetTick>
 8003510:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003512:	e009      	b.n	8003528 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003514:	f7ff fcb8 	bl	8002e88 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003522:	d901      	bls.n	8003528 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e01f      	b.n	8003568 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003528:	4b13      	ldr	r3, [pc, #76]	; (8003578 <HAL_PWREx_EnableOverDrive+0x98>)
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003530:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003534:	d1ee      	bne.n	8003514 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003536:	4b11      	ldr	r3, [pc, #68]	; (800357c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003538:	2201      	movs	r2, #1
 800353a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800353c:	f7ff fca4 	bl	8002e88 <HAL_GetTick>
 8003540:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003542:	e009      	b.n	8003558 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003544:	f7ff fca0 	bl	8002e88 <HAL_GetTick>
 8003548:	4602      	mov	r2, r0
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003552:	d901      	bls.n	8003558 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003554:	2303      	movs	r3, #3
 8003556:	e007      	b.n	8003568 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003558:	4b07      	ldr	r3, [pc, #28]	; (8003578 <HAL_PWREx_EnableOverDrive+0x98>)
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003560:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003564:	d1ee      	bne.n	8003544 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003566:	2300      	movs	r3, #0
}
 8003568:	4618      	mov	r0, r3
 800356a:	3708      	adds	r7, #8
 800356c:	46bd      	mov	sp, r7
 800356e:	bd80      	pop	{r7, pc}
 8003570:	40023800 	.word	0x40023800
 8003574:	420e0040 	.word	0x420e0040
 8003578:	40007000 	.word	0x40007000
 800357c:	420e0044 	.word	0x420e0044

08003580 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	b084      	sub	sp, #16
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
 8003588:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	2b00      	cmp	r3, #0
 800358e:	d101      	bne.n	8003594 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e0cc      	b.n	800372e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003594:	4b68      	ldr	r3, [pc, #416]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f003 030f 	and.w	r3, r3, #15
 800359c:	683a      	ldr	r2, [r7, #0]
 800359e:	429a      	cmp	r2, r3
 80035a0:	d90c      	bls.n	80035bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035a2:	4b65      	ldr	r3, [pc, #404]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	b2d2      	uxtb	r2, r2
 80035a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035aa:	4b63      	ldr	r3, [pc, #396]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 030f 	and.w	r3, r3, #15
 80035b2:	683a      	ldr	r2, [r7, #0]
 80035b4:	429a      	cmp	r2, r3
 80035b6:	d001      	beq.n	80035bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80035b8:	2301      	movs	r3, #1
 80035ba:	e0b8      	b.n	800372e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0302 	and.w	r3, r3, #2
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d020      	beq.n	800360a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f003 0304 	and.w	r3, r3, #4
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d005      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035d4:	4b59      	ldr	r3, [pc, #356]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	4a58      	ldr	r2, [pc, #352]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0308 	and.w	r3, r3, #8
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d005      	beq.n	80035f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035ec:	4b53      	ldr	r3, [pc, #332]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	4a52      	ldr	r2, [pc, #328]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 80035f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035f8:	4b50      	ldr	r3, [pc, #320]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 80035fa:	689b      	ldr	r3, [r3, #8]
 80035fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	689b      	ldr	r3, [r3, #8]
 8003604:	494d      	ldr	r1, [pc, #308]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 8003606:	4313      	orrs	r3, r2
 8003608:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b00      	cmp	r3, #0
 8003614:	d044      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d107      	bne.n	800362e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800361e:	4b47      	ldr	r3, [pc, #284]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003626:	2b00      	cmp	r3, #0
 8003628:	d119      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800362a:	2301      	movs	r3, #1
 800362c:	e07f      	b.n	800372e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	685b      	ldr	r3, [r3, #4]
 8003632:	2b02      	cmp	r3, #2
 8003634:	d003      	beq.n	800363e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800363a:	2b03      	cmp	r3, #3
 800363c:	d107      	bne.n	800364e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800363e:	4b3f      	ldr	r3, [pc, #252]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d109      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e06f      	b.n	800372e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364e:	4b3b      	ldr	r3, [pc, #236]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0302 	and.w	r3, r3, #2
 8003656:	2b00      	cmp	r3, #0
 8003658:	d101      	bne.n	800365e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e067      	b.n	800372e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800365e:	4b37      	ldr	r3, [pc, #220]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	f023 0203 	bic.w	r2, r3, #3
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	4934      	ldr	r1, [pc, #208]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 800366c:	4313      	orrs	r3, r2
 800366e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003670:	f7ff fc0a 	bl	8002e88 <HAL_GetTick>
 8003674:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003676:	e00a      	b.n	800368e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003678:	f7ff fc06 	bl	8002e88 <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f241 3288 	movw	r2, #5000	; 0x1388
 8003686:	4293      	cmp	r3, r2
 8003688:	d901      	bls.n	800368e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e04f      	b.n	800372e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800368e:	4b2b      	ldr	r3, [pc, #172]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f003 020c 	and.w	r2, r3, #12
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	685b      	ldr	r3, [r3, #4]
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	429a      	cmp	r2, r3
 800369e:	d1eb      	bne.n	8003678 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80036a0:	4b25      	ldr	r3, [pc, #148]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 030f 	and.w	r3, r3, #15
 80036a8:	683a      	ldr	r2, [r7, #0]
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d20c      	bcs.n	80036c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80036ae:	4b22      	ldr	r3, [pc, #136]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80036b0:	683a      	ldr	r2, [r7, #0]
 80036b2:	b2d2      	uxtb	r2, r2
 80036b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80036b6:	4b20      	ldr	r3, [pc, #128]	; (8003738 <HAL_RCC_ClockConfig+0x1b8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	683a      	ldr	r2, [r7, #0]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d001      	beq.n	80036c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80036c4:	2301      	movs	r3, #1
 80036c6:	e032      	b.n	800372e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f003 0304 	and.w	r3, r3, #4
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d008      	beq.n	80036e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036d4:	4b19      	ldr	r3, [pc, #100]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	689b      	ldr	r3, [r3, #8]
 80036d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	68db      	ldr	r3, [r3, #12]
 80036e0:	4916      	ldr	r1, [pc, #88]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f003 0308 	and.w	r3, r3, #8
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d009      	beq.n	8003706 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036f2:	4b12      	ldr	r3, [pc, #72]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	00db      	lsls	r3, r3, #3
 8003700:	490e      	ldr	r1, [pc, #56]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 8003702:	4313      	orrs	r3, r2
 8003704:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003706:	f000 f855 	bl	80037b4 <HAL_RCC_GetSysClockFreq>
 800370a:	4602      	mov	r2, r0
 800370c:	4b0b      	ldr	r3, [pc, #44]	; (800373c <HAL_RCC_ClockConfig+0x1bc>)
 800370e:	689b      	ldr	r3, [r3, #8]
 8003710:	091b      	lsrs	r3, r3, #4
 8003712:	f003 030f 	and.w	r3, r3, #15
 8003716:	490a      	ldr	r1, [pc, #40]	; (8003740 <HAL_RCC_ClockConfig+0x1c0>)
 8003718:	5ccb      	ldrb	r3, [r1, r3]
 800371a:	fa22 f303 	lsr.w	r3, r2, r3
 800371e:	4a09      	ldr	r2, [pc, #36]	; (8003744 <HAL_RCC_ClockConfig+0x1c4>)
 8003720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003722:	4b09      	ldr	r3, [pc, #36]	; (8003748 <HAL_RCC_ClockConfig+0x1c8>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff fb6a 	bl	8002e00 <HAL_InitTick>

  return HAL_OK;
 800372c:	2300      	movs	r3, #0
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	40023c00 	.word	0x40023c00
 800373c:	40023800 	.word	0x40023800
 8003740:	080083ac 	.word	0x080083ac
 8003744:	20000000 	.word	0x20000000
 8003748:	20000004 	.word	0x20000004

0800374c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003750:	4b03      	ldr	r3, [pc, #12]	; (8003760 <HAL_RCC_GetHCLKFreq+0x14>)
 8003752:	681b      	ldr	r3, [r3, #0]
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	20000000 	.word	0x20000000

08003764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003764:	b580      	push	{r7, lr}
 8003766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003768:	f7ff fff0 	bl	800374c <HAL_RCC_GetHCLKFreq>
 800376c:	4602      	mov	r2, r0
 800376e:	4b05      	ldr	r3, [pc, #20]	; (8003784 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	0a9b      	lsrs	r3, r3, #10
 8003774:	f003 0307 	and.w	r3, r3, #7
 8003778:	4903      	ldr	r1, [pc, #12]	; (8003788 <HAL_RCC_GetPCLK1Freq+0x24>)
 800377a:	5ccb      	ldrb	r3, [r1, r3]
 800377c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003780:	4618      	mov	r0, r3
 8003782:	bd80      	pop	{r7, pc}
 8003784:	40023800 	.word	0x40023800
 8003788:	080083bc 	.word	0x080083bc

0800378c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003790:	f7ff ffdc 	bl	800374c <HAL_RCC_GetHCLKFreq>
 8003794:	4602      	mov	r2, r0
 8003796:	4b05      	ldr	r3, [pc, #20]	; (80037ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8003798:	689b      	ldr	r3, [r3, #8]
 800379a:	0b5b      	lsrs	r3, r3, #13
 800379c:	f003 0307 	and.w	r3, r3, #7
 80037a0:	4903      	ldr	r1, [pc, #12]	; (80037b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80037a2:	5ccb      	ldrb	r3, [r1, r3]
 80037a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a8:	4618      	mov	r0, r3
 80037aa:	bd80      	pop	{r7, pc}
 80037ac:	40023800 	.word	0x40023800
 80037b0:	080083bc 	.word	0x080083bc

080037b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80037b8:	b0ae      	sub	sp, #184	; 0xb8
 80037ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 80037c2:	2300      	movs	r3, #0
 80037c4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 80037c8:	2300      	movs	r3, #0
 80037ca:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80037ce:	2300      	movs	r3, #0
 80037d0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037da:	4bcb      	ldr	r3, [pc, #812]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f003 030c 	and.w	r3, r3, #12
 80037e2:	2b0c      	cmp	r3, #12
 80037e4:	f200 8204 	bhi.w	8003bf0 <HAL_RCC_GetSysClockFreq+0x43c>
 80037e8:	a201      	add	r2, pc, #4	; (adr r2, 80037f0 <HAL_RCC_GetSysClockFreq+0x3c>)
 80037ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ee:	bf00      	nop
 80037f0:	08003825 	.word	0x08003825
 80037f4:	08003bf1 	.word	0x08003bf1
 80037f8:	08003bf1 	.word	0x08003bf1
 80037fc:	08003bf1 	.word	0x08003bf1
 8003800:	0800382d 	.word	0x0800382d
 8003804:	08003bf1 	.word	0x08003bf1
 8003808:	08003bf1 	.word	0x08003bf1
 800380c:	08003bf1 	.word	0x08003bf1
 8003810:	08003835 	.word	0x08003835
 8003814:	08003bf1 	.word	0x08003bf1
 8003818:	08003bf1 	.word	0x08003bf1
 800381c:	08003bf1 	.word	0x08003bf1
 8003820:	08003a25 	.word	0x08003a25
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003824:	4bb9      	ldr	r3, [pc, #740]	; (8003b0c <HAL_RCC_GetSysClockFreq+0x358>)
 8003826:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 800382a:	e1e5      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800382c:	4bb7      	ldr	r3, [pc, #732]	; (8003b0c <HAL_RCC_GetSysClockFreq+0x358>)
 800382e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003832:	e1e1      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003834:	4bb4      	ldr	r3, [pc, #720]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003836:	685b      	ldr	r3, [r3, #4]
 8003838:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800383c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003840:	4bb1      	ldr	r3, [pc, #708]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d071      	beq.n	8003930 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800384c:	4bae      	ldr	r3, [pc, #696]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	099b      	lsrs	r3, r3, #6
 8003852:	2200      	movs	r2, #0
 8003854:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003858:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 800385c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003864:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003868:	2300      	movs	r3, #0
 800386a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800386e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003872:	4622      	mov	r2, r4
 8003874:	462b      	mov	r3, r5
 8003876:	f04f 0000 	mov.w	r0, #0
 800387a:	f04f 0100 	mov.w	r1, #0
 800387e:	0159      	lsls	r1, r3, #5
 8003880:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003884:	0150      	lsls	r0, r2, #5
 8003886:	4602      	mov	r2, r0
 8003888:	460b      	mov	r3, r1
 800388a:	4621      	mov	r1, r4
 800388c:	1a51      	subs	r1, r2, r1
 800388e:	6439      	str	r1, [r7, #64]	; 0x40
 8003890:	4629      	mov	r1, r5
 8003892:	eb63 0301 	sbc.w	r3, r3, r1
 8003896:	647b      	str	r3, [r7, #68]	; 0x44
 8003898:	f04f 0200 	mov.w	r2, #0
 800389c:	f04f 0300 	mov.w	r3, #0
 80038a0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 80038a4:	4649      	mov	r1, r9
 80038a6:	018b      	lsls	r3, r1, #6
 80038a8:	4641      	mov	r1, r8
 80038aa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80038ae:	4641      	mov	r1, r8
 80038b0:	018a      	lsls	r2, r1, #6
 80038b2:	4641      	mov	r1, r8
 80038b4:	1a51      	subs	r1, r2, r1
 80038b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80038b8:	4649      	mov	r1, r9
 80038ba:	eb63 0301 	sbc.w	r3, r3, r1
 80038be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80038c0:	f04f 0200 	mov.w	r2, #0
 80038c4:	f04f 0300 	mov.w	r3, #0
 80038c8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80038cc:	4649      	mov	r1, r9
 80038ce:	00cb      	lsls	r3, r1, #3
 80038d0:	4641      	mov	r1, r8
 80038d2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80038d6:	4641      	mov	r1, r8
 80038d8:	00ca      	lsls	r2, r1, #3
 80038da:	4610      	mov	r0, r2
 80038dc:	4619      	mov	r1, r3
 80038de:	4603      	mov	r3, r0
 80038e0:	4622      	mov	r2, r4
 80038e2:	189b      	adds	r3, r3, r2
 80038e4:	633b      	str	r3, [r7, #48]	; 0x30
 80038e6:	462b      	mov	r3, r5
 80038e8:	460a      	mov	r2, r1
 80038ea:	eb42 0303 	adc.w	r3, r2, r3
 80038ee:	637b      	str	r3, [r7, #52]	; 0x34
 80038f0:	f04f 0200 	mov.w	r2, #0
 80038f4:	f04f 0300 	mov.w	r3, #0
 80038f8:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80038fc:	4629      	mov	r1, r5
 80038fe:	028b      	lsls	r3, r1, #10
 8003900:	4621      	mov	r1, r4
 8003902:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003906:	4621      	mov	r1, r4
 8003908:	028a      	lsls	r2, r1, #10
 800390a:	4610      	mov	r0, r2
 800390c:	4619      	mov	r1, r3
 800390e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003912:	2200      	movs	r2, #0
 8003914:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003918:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800391c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003920:	f7fd f9d2 	bl	8000cc8 <__aeabi_uldivmod>
 8003924:	4602      	mov	r2, r0
 8003926:	460b      	mov	r3, r1
 8003928:	4613      	mov	r3, r2
 800392a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800392e:	e067      	b.n	8003a00 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003930:	4b75      	ldr	r3, [pc, #468]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	099b      	lsrs	r3, r3, #6
 8003936:	2200      	movs	r2, #0
 8003938:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800393c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003940:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003944:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003948:	67bb      	str	r3, [r7, #120]	; 0x78
 800394a:	2300      	movs	r3, #0
 800394c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800394e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003952:	4622      	mov	r2, r4
 8003954:	462b      	mov	r3, r5
 8003956:	f04f 0000 	mov.w	r0, #0
 800395a:	f04f 0100 	mov.w	r1, #0
 800395e:	0159      	lsls	r1, r3, #5
 8003960:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003964:	0150      	lsls	r0, r2, #5
 8003966:	4602      	mov	r2, r0
 8003968:	460b      	mov	r3, r1
 800396a:	4621      	mov	r1, r4
 800396c:	1a51      	subs	r1, r2, r1
 800396e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003970:	4629      	mov	r1, r5
 8003972:	eb63 0301 	sbc.w	r3, r3, r1
 8003976:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003978:	f04f 0200 	mov.w	r2, #0
 800397c:	f04f 0300 	mov.w	r3, #0
 8003980:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003984:	4649      	mov	r1, r9
 8003986:	018b      	lsls	r3, r1, #6
 8003988:	4641      	mov	r1, r8
 800398a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800398e:	4641      	mov	r1, r8
 8003990:	018a      	lsls	r2, r1, #6
 8003992:	4641      	mov	r1, r8
 8003994:	ebb2 0a01 	subs.w	sl, r2, r1
 8003998:	4649      	mov	r1, r9
 800399a:	eb63 0b01 	sbc.w	fp, r3, r1
 800399e:	f04f 0200 	mov.w	r2, #0
 80039a2:	f04f 0300 	mov.w	r3, #0
 80039a6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80039aa:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80039ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80039b2:	4692      	mov	sl, r2
 80039b4:	469b      	mov	fp, r3
 80039b6:	4623      	mov	r3, r4
 80039b8:	eb1a 0303 	adds.w	r3, sl, r3
 80039bc:	623b      	str	r3, [r7, #32]
 80039be:	462b      	mov	r3, r5
 80039c0:	eb4b 0303 	adc.w	r3, fp, r3
 80039c4:	627b      	str	r3, [r7, #36]	; 0x24
 80039c6:	f04f 0200 	mov.w	r2, #0
 80039ca:	f04f 0300 	mov.w	r3, #0
 80039ce:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80039d2:	4629      	mov	r1, r5
 80039d4:	028b      	lsls	r3, r1, #10
 80039d6:	4621      	mov	r1, r4
 80039d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80039dc:	4621      	mov	r1, r4
 80039de:	028a      	lsls	r2, r1, #10
 80039e0:	4610      	mov	r0, r2
 80039e2:	4619      	mov	r1, r3
 80039e4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80039e8:	2200      	movs	r2, #0
 80039ea:	673b      	str	r3, [r7, #112]	; 0x70
 80039ec:	677a      	str	r2, [r7, #116]	; 0x74
 80039ee:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80039f2:	f7fd f969 	bl	8000cc8 <__aeabi_uldivmod>
 80039f6:	4602      	mov	r2, r0
 80039f8:	460b      	mov	r3, r1
 80039fa:	4613      	mov	r3, r2
 80039fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a00:	4b41      	ldr	r3, [pc, #260]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	0c1b      	lsrs	r3, r3, #16
 8003a06:	f003 0303 	and.w	r3, r3, #3
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	005b      	lsls	r3, r3, #1
 8003a0e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003a12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003a16:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003a1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003a22:	e0e9      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x444>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a24:	4b38      	ldr	r3, [pc, #224]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a2c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a30:	4b35      	ldr	r3, [pc, #212]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a32:	685b      	ldr	r3, [r3, #4]
 8003a34:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d069      	beq.n	8003b10 <HAL_RCC_GetSysClockFreq+0x35c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a3c:	4b32      	ldr	r3, [pc, #200]	; (8003b08 <HAL_RCC_GetSysClockFreq+0x354>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	099b      	lsrs	r3, r3, #6
 8003a42:	2200      	movs	r2, #0
 8003a44:	66bb      	str	r3, [r7, #104]	; 0x68
 8003a46:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003a48:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a4e:	663b      	str	r3, [r7, #96]	; 0x60
 8003a50:	2300      	movs	r3, #0
 8003a52:	667b      	str	r3, [r7, #100]	; 0x64
 8003a54:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003a58:	4622      	mov	r2, r4
 8003a5a:	462b      	mov	r3, r5
 8003a5c:	f04f 0000 	mov.w	r0, #0
 8003a60:	f04f 0100 	mov.w	r1, #0
 8003a64:	0159      	lsls	r1, r3, #5
 8003a66:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a6a:	0150      	lsls	r0, r2, #5
 8003a6c:	4602      	mov	r2, r0
 8003a6e:	460b      	mov	r3, r1
 8003a70:	4621      	mov	r1, r4
 8003a72:	1a51      	subs	r1, r2, r1
 8003a74:	61b9      	str	r1, [r7, #24]
 8003a76:	4629      	mov	r1, r5
 8003a78:	eb63 0301 	sbc.w	r3, r3, r1
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	f04f 0200 	mov.w	r2, #0
 8003a82:	f04f 0300 	mov.w	r3, #0
 8003a86:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003a8a:	4659      	mov	r1, fp
 8003a8c:	018b      	lsls	r3, r1, #6
 8003a8e:	4651      	mov	r1, sl
 8003a90:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a94:	4651      	mov	r1, sl
 8003a96:	018a      	lsls	r2, r1, #6
 8003a98:	4651      	mov	r1, sl
 8003a9a:	ebb2 0801 	subs.w	r8, r2, r1
 8003a9e:	4659      	mov	r1, fp
 8003aa0:	eb63 0901 	sbc.w	r9, r3, r1
 8003aa4:	f04f 0200 	mov.w	r2, #0
 8003aa8:	f04f 0300 	mov.w	r3, #0
 8003aac:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ab0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ab4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ab8:	4690      	mov	r8, r2
 8003aba:	4699      	mov	r9, r3
 8003abc:	4623      	mov	r3, r4
 8003abe:	eb18 0303 	adds.w	r3, r8, r3
 8003ac2:	613b      	str	r3, [r7, #16]
 8003ac4:	462b      	mov	r3, r5
 8003ac6:	eb49 0303 	adc.w	r3, r9, r3
 8003aca:	617b      	str	r3, [r7, #20]
 8003acc:	f04f 0200 	mov.w	r2, #0
 8003ad0:	f04f 0300 	mov.w	r3, #0
 8003ad4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003ad8:	4629      	mov	r1, r5
 8003ada:	028b      	lsls	r3, r1, #10
 8003adc:	4621      	mov	r1, r4
 8003ade:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ae2:	4621      	mov	r1, r4
 8003ae4:	028a      	lsls	r2, r1, #10
 8003ae6:	4610      	mov	r0, r2
 8003ae8:	4619      	mov	r1, r3
 8003aea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003aee:	2200      	movs	r2, #0
 8003af0:	65bb      	str	r3, [r7, #88]	; 0x58
 8003af2:	65fa      	str	r2, [r7, #92]	; 0x5c
 8003af4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003af8:	f7fd f8e6 	bl	8000cc8 <__aeabi_uldivmod>
 8003afc:	4602      	mov	r2, r0
 8003afe:	460b      	mov	r3, r1
 8003b00:	4613      	mov	r3, r2
 8003b02:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003b06:	e063      	b.n	8003bd0 <HAL_RCC_GetSysClockFreq+0x41c>
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	00f42400 	.word	0x00f42400
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b10:	4b3d      	ldr	r3, [pc, #244]	; (8003c08 <HAL_RCC_GetSysClockFreq+0x454>)
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	099b      	lsrs	r3, r3, #6
 8003b16:	2200      	movs	r2, #0
 8003b18:	4618      	mov	r0, r3
 8003b1a:	4611      	mov	r1, r2
 8003b1c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b20:	653b      	str	r3, [r7, #80]	; 0x50
 8003b22:	2300      	movs	r3, #0
 8003b24:	657b      	str	r3, [r7, #84]	; 0x54
 8003b26:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8003b2a:	4642      	mov	r2, r8
 8003b2c:	464b      	mov	r3, r9
 8003b2e:	f04f 0000 	mov.w	r0, #0
 8003b32:	f04f 0100 	mov.w	r1, #0
 8003b36:	0159      	lsls	r1, r3, #5
 8003b38:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b3c:	0150      	lsls	r0, r2, #5
 8003b3e:	4602      	mov	r2, r0
 8003b40:	460b      	mov	r3, r1
 8003b42:	4641      	mov	r1, r8
 8003b44:	1a51      	subs	r1, r2, r1
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	4649      	mov	r1, r9
 8003b4a:	eb63 0301 	sbc.w	r3, r3, r1
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	f04f 0200 	mov.w	r2, #0
 8003b54:	f04f 0300 	mov.w	r3, #0
 8003b58:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003b5c:	4659      	mov	r1, fp
 8003b5e:	018b      	lsls	r3, r1, #6
 8003b60:	4651      	mov	r1, sl
 8003b62:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b66:	4651      	mov	r1, sl
 8003b68:	018a      	lsls	r2, r1, #6
 8003b6a:	4651      	mov	r1, sl
 8003b6c:	1a54      	subs	r4, r2, r1
 8003b6e:	4659      	mov	r1, fp
 8003b70:	eb63 0501 	sbc.w	r5, r3, r1
 8003b74:	f04f 0200 	mov.w	r2, #0
 8003b78:	f04f 0300 	mov.w	r3, #0
 8003b7c:	00eb      	lsls	r3, r5, #3
 8003b7e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b82:	00e2      	lsls	r2, r4, #3
 8003b84:	4614      	mov	r4, r2
 8003b86:	461d      	mov	r5, r3
 8003b88:	4643      	mov	r3, r8
 8003b8a:	18e3      	adds	r3, r4, r3
 8003b8c:	603b      	str	r3, [r7, #0]
 8003b8e:	464b      	mov	r3, r9
 8003b90:	eb45 0303 	adc.w	r3, r5, r3
 8003b94:	607b      	str	r3, [r7, #4]
 8003b96:	f04f 0200 	mov.w	r2, #0
 8003b9a:	f04f 0300 	mov.w	r3, #0
 8003b9e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003ba2:	4629      	mov	r1, r5
 8003ba4:	028b      	lsls	r3, r1, #10
 8003ba6:	4621      	mov	r1, r4
 8003ba8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003bac:	4621      	mov	r1, r4
 8003bae:	028a      	lsls	r2, r1, #10
 8003bb0:	4610      	mov	r0, r2
 8003bb2:	4619      	mov	r1, r3
 8003bb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003bb8:	2200      	movs	r2, #0
 8003bba:	64bb      	str	r3, [r7, #72]	; 0x48
 8003bbc:	64fa      	str	r2, [r7, #76]	; 0x4c
 8003bbe:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003bc2:	f7fd f881 	bl	8000cc8 <__aeabi_uldivmod>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4613      	mov	r3, r2
 8003bcc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003bd0:	4b0d      	ldr	r3, [pc, #52]	; (8003c08 <HAL_RCC_GetSysClockFreq+0x454>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	0f1b      	lsrs	r3, r3, #28
 8003bd6:	f003 0307 	and.w	r3, r3, #7
 8003bda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8003bde:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003be2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8003be6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003bee:	e003      	b.n	8003bf8 <HAL_RCC_GetSysClockFreq+0x444>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bf0:	4b06      	ldr	r3, [pc, #24]	; (8003c0c <HAL_RCC_GetSysClockFreq+0x458>)
 8003bf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003bf6:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bf8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	37b8      	adds	r7, #184	; 0xb8
 8003c00:	46bd      	mov	sp, r7
 8003c02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c06:	bf00      	nop
 8003c08:	40023800 	.word	0x40023800
 8003c0c:	00f42400 	.word	0x00f42400

08003c10 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c10:	b580      	push	{r7, lr}
 8003c12:	b086      	sub	sp, #24
 8003c14:	af00      	add	r7, sp, #0
 8003c16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d101      	bne.n	8003c22 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e28d      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 0301 	and.w	r3, r3, #1
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	f000 8083 	beq.w	8003d36 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c30:	4b94      	ldr	r3, [pc, #592]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	f003 030c 	and.w	r3, r3, #12
 8003c38:	2b04      	cmp	r3, #4
 8003c3a:	d019      	beq.n	8003c70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c3c:	4b91      	ldr	r3, [pc, #580]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003c44:	2b08      	cmp	r3, #8
 8003c46:	d106      	bne.n	8003c56 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c48:	4b8e      	ldr	r3, [pc, #568]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c54:	d00c      	beq.n	8003c70 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c56:	4b8b      	ldr	r3, [pc, #556]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c5e:	2b0c      	cmp	r3, #12
 8003c60:	d112      	bne.n	8003c88 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c62:	4b88      	ldr	r3, [pc, #544]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c6a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c6e:	d10b      	bne.n	8003c88 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c70:	4b84      	ldr	r3, [pc, #528]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d05b      	beq.n	8003d34 <HAL_RCC_OscConfig+0x124>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	685b      	ldr	r3, [r3, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d157      	bne.n	8003d34 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e25a      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c90:	d106      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x90>
 8003c92:	4b7c      	ldr	r3, [pc, #496]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a7b      	ldr	r2, [pc, #492]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c9c:	6013      	str	r3, [r2, #0]
 8003c9e:	e01d      	b.n	8003cdc <HAL_RCC_OscConfig+0xcc>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	685b      	ldr	r3, [r3, #4]
 8003ca4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ca8:	d10c      	bne.n	8003cc4 <HAL_RCC_OscConfig+0xb4>
 8003caa:	4b76      	ldr	r3, [pc, #472]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	4a75      	ldr	r2, [pc, #468]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003cb0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003cb4:	6013      	str	r3, [r2, #0]
 8003cb6:	4b73      	ldr	r3, [pc, #460]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a72      	ldr	r2, [pc, #456]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003cc0:	6013      	str	r3, [r2, #0]
 8003cc2:	e00b      	b.n	8003cdc <HAL_RCC_OscConfig+0xcc>
 8003cc4:	4b6f      	ldr	r3, [pc, #444]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a6e      	ldr	r2, [pc, #440]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003cca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cce:	6013      	str	r3, [r2, #0]
 8003cd0:	4b6c      	ldr	r3, [pc, #432]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	4a6b      	ldr	r2, [pc, #428]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003cd6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003cda:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d013      	beq.n	8003d0c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ce4:	f7ff f8d0 	bl	8002e88 <HAL_GetTick>
 8003ce8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cea:	e008      	b.n	8003cfe <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cec:	f7ff f8cc 	bl	8002e88 <HAL_GetTick>
 8003cf0:	4602      	mov	r2, r0
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	1ad3      	subs	r3, r2, r3
 8003cf6:	2b64      	cmp	r3, #100	; 0x64
 8003cf8:	d901      	bls.n	8003cfe <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e21f      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cfe:	4b61      	ldr	r3, [pc, #388]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d0f0      	beq.n	8003cec <HAL_RCC_OscConfig+0xdc>
 8003d0a:	e014      	b.n	8003d36 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d0c:	f7ff f8bc 	bl	8002e88 <HAL_GetTick>
 8003d10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d12:	e008      	b.n	8003d26 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d14:	f7ff f8b8 	bl	8002e88 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	2b64      	cmp	r3, #100	; 0x64
 8003d20:	d901      	bls.n	8003d26 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003d22:	2303      	movs	r3, #3
 8003d24:	e20b      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d26:	4b57      	ldr	r3, [pc, #348]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d1f0      	bne.n	8003d14 <HAL_RCC_OscConfig+0x104>
 8003d32:	e000      	b.n	8003d36 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d34:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d06f      	beq.n	8003e22 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003d42:	4b50      	ldr	r3, [pc, #320]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f003 030c 	and.w	r3, r3, #12
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d017      	beq.n	8003d7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d4e:	4b4d      	ldr	r3, [pc, #308]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003d56:	2b08      	cmp	r3, #8
 8003d58:	d105      	bne.n	8003d66 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d5a:	4b4a      	ldr	r3, [pc, #296]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
 8003d5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00b      	beq.n	8003d7e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d66:	4b47      	ldr	r3, [pc, #284]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d6e:	2b0c      	cmp	r3, #12
 8003d70:	d11c      	bne.n	8003dac <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d72:	4b44      	ldr	r3, [pc, #272]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d74:	685b      	ldr	r3, [r3, #4]
 8003d76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d116      	bne.n	8003dac <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d7e:	4b41      	ldr	r3, [pc, #260]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0302 	and.w	r3, r3, #2
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d005      	beq.n	8003d96 <HAL_RCC_OscConfig+0x186>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	2b01      	cmp	r3, #1
 8003d90:	d001      	beq.n	8003d96 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003d92:	2301      	movs	r3, #1
 8003d94:	e1d3      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d96:	4b3b      	ldr	r3, [pc, #236]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	4937      	ldr	r1, [pc, #220]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003daa:	e03a      	b.n	8003e22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d020      	beq.n	8003df6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003db4:	4b34      	ldr	r3, [pc, #208]	; (8003e88 <HAL_RCC_OscConfig+0x278>)
 8003db6:	2201      	movs	r2, #1
 8003db8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dba:	f7ff f865 	bl	8002e88 <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dc0:	e008      	b.n	8003dd4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dc2:	f7ff f861 	bl	8002e88 <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	2b02      	cmp	r3, #2
 8003dce:	d901      	bls.n	8003dd4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003dd0:	2303      	movs	r3, #3
 8003dd2:	e1b4      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003dd4:	4b2b      	ldr	r3, [pc, #172]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f003 0302 	and.w	r3, r3, #2
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d0f0      	beq.n	8003dc2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de0:	4b28      	ldr	r3, [pc, #160]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	00db      	lsls	r3, r3, #3
 8003dee:	4925      	ldr	r1, [pc, #148]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003df0:	4313      	orrs	r3, r2
 8003df2:	600b      	str	r3, [r1, #0]
 8003df4:	e015      	b.n	8003e22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003df6:	4b24      	ldr	r3, [pc, #144]	; (8003e88 <HAL_RCC_OscConfig+0x278>)
 8003df8:	2200      	movs	r2, #0
 8003dfa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dfc:	f7ff f844 	bl	8002e88 <HAL_GetTick>
 8003e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e02:	e008      	b.n	8003e16 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e04:	f7ff f840 	bl	8002e88 <HAL_GetTick>
 8003e08:	4602      	mov	r2, r0
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	2b02      	cmp	r3, #2
 8003e10:	d901      	bls.n	8003e16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e193      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e16:	4b1b      	ldr	r3, [pc, #108]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1f0      	bne.n	8003e04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f003 0308 	and.w	r3, r3, #8
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d036      	beq.n	8003e9c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	695b      	ldr	r3, [r3, #20]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d016      	beq.n	8003e64 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e36:	4b15      	ldr	r3, [pc, #84]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e3c:	f7ff f824 	bl	8002e88 <HAL_GetTick>
 8003e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e44:	f7ff f820 	bl	8002e88 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b02      	cmp	r3, #2
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e173      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e56:	4b0b      	ldr	r3, [pc, #44]	; (8003e84 <HAL_RCC_OscConfig+0x274>)
 8003e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e5a:	f003 0302 	and.w	r3, r3, #2
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d0f0      	beq.n	8003e44 <HAL_RCC_OscConfig+0x234>
 8003e62:	e01b      	b.n	8003e9c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e64:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <HAL_RCC_OscConfig+0x27c>)
 8003e66:	2200      	movs	r2, #0
 8003e68:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e6a:	f7ff f80d 	bl	8002e88 <HAL_GetTick>
 8003e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e70:	e00e      	b.n	8003e90 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e72:	f7ff f809 	bl	8002e88 <HAL_GetTick>
 8003e76:	4602      	mov	r2, r0
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	1ad3      	subs	r3, r2, r3
 8003e7c:	2b02      	cmp	r3, #2
 8003e7e:	d907      	bls.n	8003e90 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003e80:	2303      	movs	r3, #3
 8003e82:	e15c      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
 8003e84:	40023800 	.word	0x40023800
 8003e88:	42470000 	.word	0x42470000
 8003e8c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e90:	4b8a      	ldr	r3, [pc, #552]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003e92:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e94:	f003 0302 	and.w	r3, r3, #2
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1ea      	bne.n	8003e72 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0304 	and.w	r3, r3, #4
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	f000 8097 	beq.w	8003fd8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003eae:	4b83      	ldr	r3, [pc, #524]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003eb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d10f      	bne.n	8003eda <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60bb      	str	r3, [r7, #8]
 8003ebe:	4b7f      	ldr	r3, [pc, #508]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ec2:	4a7e      	ldr	r2, [pc, #504]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8003eca:	4b7c      	ldr	r3, [pc, #496]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ed2:	60bb      	str	r3, [r7, #8]
 8003ed4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eda:	4b79      	ldr	r3, [pc, #484]	; (80040c0 <HAL_RCC_OscConfig+0x4b0>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d118      	bne.n	8003f18 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003ee6:	4b76      	ldr	r3, [pc, #472]	; (80040c0 <HAL_RCC_OscConfig+0x4b0>)
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a75      	ldr	r2, [pc, #468]	; (80040c0 <HAL_RCC_OscConfig+0x4b0>)
 8003eec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ef0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003ef2:	f7fe ffc9 	bl	8002e88 <HAL_GetTick>
 8003ef6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ef8:	e008      	b.n	8003f0c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003efa:	f7fe ffc5 	bl	8002e88 <HAL_GetTick>
 8003efe:	4602      	mov	r2, r0
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	2b02      	cmp	r3, #2
 8003f06:	d901      	bls.n	8003f0c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003f08:	2303      	movs	r3, #3
 8003f0a:	e118      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f0c:	4b6c      	ldr	r3, [pc, #432]	; (80040c0 <HAL_RCC_OscConfig+0x4b0>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d0f0      	beq.n	8003efa <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	689b      	ldr	r3, [r3, #8]
 8003f1c:	2b01      	cmp	r3, #1
 8003f1e:	d106      	bne.n	8003f2e <HAL_RCC_OscConfig+0x31e>
 8003f20:	4b66      	ldr	r3, [pc, #408]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f24:	4a65      	ldr	r2, [pc, #404]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f26:	f043 0301 	orr.w	r3, r3, #1
 8003f2a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f2c:	e01c      	b.n	8003f68 <HAL_RCC_OscConfig+0x358>
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
 8003f32:	2b05      	cmp	r3, #5
 8003f34:	d10c      	bne.n	8003f50 <HAL_RCC_OscConfig+0x340>
 8003f36:	4b61      	ldr	r3, [pc, #388]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f3a:	4a60      	ldr	r2, [pc, #384]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f3c:	f043 0304 	orr.w	r3, r3, #4
 8003f40:	6713      	str	r3, [r2, #112]	; 0x70
 8003f42:	4b5e      	ldr	r3, [pc, #376]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f46:	4a5d      	ldr	r2, [pc, #372]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f48:	f043 0301 	orr.w	r3, r3, #1
 8003f4c:	6713      	str	r3, [r2, #112]	; 0x70
 8003f4e:	e00b      	b.n	8003f68 <HAL_RCC_OscConfig+0x358>
 8003f50:	4b5a      	ldr	r3, [pc, #360]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f54:	4a59      	ldr	r2, [pc, #356]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f56:	f023 0301 	bic.w	r3, r3, #1
 8003f5a:	6713      	str	r3, [r2, #112]	; 0x70
 8003f5c:	4b57      	ldr	r3, [pc, #348]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f60:	4a56      	ldr	r2, [pc, #344]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f62:	f023 0304 	bic.w	r3, r3, #4
 8003f66:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d015      	beq.n	8003f9c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f70:	f7fe ff8a 	bl	8002e88 <HAL_GetTick>
 8003f74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f76:	e00a      	b.n	8003f8e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f78:	f7fe ff86 	bl	8002e88 <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	1ad3      	subs	r3, r2, r3
 8003f82:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e0d7      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f8e:	4b4b      	ldr	r3, [pc, #300]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f92:	f003 0302 	and.w	r3, r3, #2
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0ee      	beq.n	8003f78 <HAL_RCC_OscConfig+0x368>
 8003f9a:	e014      	b.n	8003fc6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f9c:	f7fe ff74 	bl	8002e88 <HAL_GetTick>
 8003fa0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fa2:	e00a      	b.n	8003fba <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fa4:	f7fe ff70 	bl	8002e88 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d901      	bls.n	8003fba <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e0c1      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fba:	4b40      	ldr	r3, [pc, #256]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003fbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fbe:	f003 0302 	and.w	r3, r3, #2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d1ee      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003fc6:	7dfb      	ldrb	r3, [r7, #23]
 8003fc8:	2b01      	cmp	r3, #1
 8003fca:	d105      	bne.n	8003fd8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003fcc:	4b3b      	ldr	r3, [pc, #236]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fd0:	4a3a      	ldr	r2, [pc, #232]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003fd6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	699b      	ldr	r3, [r3, #24]
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	f000 80ad 	beq.w	800413c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003fe2:	4b36      	ldr	r3, [pc, #216]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f003 030c 	and.w	r3, r3, #12
 8003fea:	2b08      	cmp	r3, #8
 8003fec:	d060      	beq.n	80040b0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	699b      	ldr	r3, [r3, #24]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d145      	bne.n	8004082 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ff6:	4b33      	ldr	r3, [pc, #204]	; (80040c4 <HAL_RCC_OscConfig+0x4b4>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ffc:	f7fe ff44 	bl	8002e88 <HAL_GetTick>
 8004000:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004002:	e008      	b.n	8004016 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004004:	f7fe ff40 	bl	8002e88 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b02      	cmp	r3, #2
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e093      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004016:	4b29      	ldr	r3, [pc, #164]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d1f0      	bne.n	8004004 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	69da      	ldr	r2, [r3, #28]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	431a      	orrs	r2, r3
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004030:	019b      	lsls	r3, r3, #6
 8004032:	431a      	orrs	r2, r3
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004038:	085b      	lsrs	r3, r3, #1
 800403a:	3b01      	subs	r3, #1
 800403c:	041b      	lsls	r3, r3, #16
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004044:	061b      	lsls	r3, r3, #24
 8004046:	431a      	orrs	r2, r3
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800404c:	071b      	lsls	r3, r3, #28
 800404e:	491b      	ldr	r1, [pc, #108]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8004050:	4313      	orrs	r3, r2
 8004052:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004054:	4b1b      	ldr	r3, [pc, #108]	; (80040c4 <HAL_RCC_OscConfig+0x4b4>)
 8004056:	2201      	movs	r2, #1
 8004058:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800405a:	f7fe ff15 	bl	8002e88 <HAL_GetTick>
 800405e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004060:	e008      	b.n	8004074 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004062:	f7fe ff11 	bl	8002e88 <HAL_GetTick>
 8004066:	4602      	mov	r2, r0
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	1ad3      	subs	r3, r2, r3
 800406c:	2b02      	cmp	r3, #2
 800406e:	d901      	bls.n	8004074 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004070:	2303      	movs	r3, #3
 8004072:	e064      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004074:	4b11      	ldr	r3, [pc, #68]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d0f0      	beq.n	8004062 <HAL_RCC_OscConfig+0x452>
 8004080:	e05c      	b.n	800413c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004082:	4b10      	ldr	r3, [pc, #64]	; (80040c4 <HAL_RCC_OscConfig+0x4b4>)
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004088:	f7fe fefe 	bl	8002e88 <HAL_GetTick>
 800408c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800408e:	e008      	b.n	80040a2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004090:	f7fe fefa 	bl	8002e88 <HAL_GetTick>
 8004094:	4602      	mov	r2, r0
 8004096:	693b      	ldr	r3, [r7, #16]
 8004098:	1ad3      	subs	r3, r2, r3
 800409a:	2b02      	cmp	r3, #2
 800409c:	d901      	bls.n	80040a2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800409e:	2303      	movs	r3, #3
 80040a0:	e04d      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040a2:	4b06      	ldr	r3, [pc, #24]	; (80040bc <HAL_RCC_OscConfig+0x4ac>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1f0      	bne.n	8004090 <HAL_RCC_OscConfig+0x480>
 80040ae:	e045      	b.n	800413c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	2b01      	cmp	r3, #1
 80040b6:	d107      	bne.n	80040c8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e040      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
 80040bc:	40023800 	.word	0x40023800
 80040c0:	40007000 	.word	0x40007000
 80040c4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80040c8:	4b1f      	ldr	r3, [pc, #124]	; (8004148 <HAL_RCC_OscConfig+0x538>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	699b      	ldr	r3, [r3, #24]
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d030      	beq.n	8004138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80040e0:	429a      	cmp	r2, r3
 80040e2:	d129      	bne.n	8004138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80040ee:	429a      	cmp	r2, r3
 80040f0:	d122      	bne.n	8004138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80040f8:	4013      	ands	r3, r2
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80040fe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004100:	4293      	cmp	r3, r2
 8004102:	d119      	bne.n	8004138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800410e:	085b      	lsrs	r3, r3, #1
 8004110:	3b01      	subs	r3, #1
 8004112:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004114:	429a      	cmp	r2, r3
 8004116:	d10f      	bne.n	8004138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004122:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004124:	429a      	cmp	r2, r3
 8004126:	d107      	bne.n	8004138 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004132:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004134:	429a      	cmp	r2, r3
 8004136:	d001      	beq.n	800413c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8004138:	2301      	movs	r3, #1
 800413a:	e000      	b.n	800413e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	40023800 	.word	0x40023800

0800414c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b082      	sub	sp, #8
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d101      	bne.n	800415e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800415a:	2301      	movs	r3, #1
 800415c:	e07b      	b.n	8004256 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004162:	2b00      	cmp	r3, #0
 8004164:	d108      	bne.n	8004178 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	685b      	ldr	r3, [r3, #4]
 800416a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800416e:	d009      	beq.n	8004184 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2200      	movs	r2, #0
 8004174:	61da      	str	r2, [r3, #28]
 8004176:	e005      	b.n	8004184 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2200      	movs	r2, #0
 800417c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004190:	b2db      	uxtb	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	d106      	bne.n	80041a4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f7fe fc12 	bl	80029c8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2202      	movs	r2, #2
 80041a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80041ba:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	685b      	ldr	r3, [r3, #4]
 80041c0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	689b      	ldr	r3, [r3, #8]
 80041c8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80041cc:	431a      	orrs	r2, r3
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	691b      	ldr	r3, [r3, #16]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	431a      	orrs	r2, r3
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	f003 0301 	and.w	r3, r3, #1
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	699b      	ldr	r3, [r3, #24]
 80041f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80041f4:	431a      	orrs	r2, r3
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	69db      	ldr	r3, [r3, #28]
 80041fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a1b      	ldr	r3, [r3, #32]
 8004204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004208:	ea42 0103 	orr.w	r1, r2, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004210:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	430a      	orrs	r2, r1
 800421a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	699b      	ldr	r3, [r3, #24]
 8004220:	0c1b      	lsrs	r3, r3, #16
 8004222:	f003 0104 	and.w	r1, r3, #4
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422a:	f003 0210 	and.w	r2, r3, #16
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	430a      	orrs	r2, r1
 8004234:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	69da      	ldr	r2, [r3, #28]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004244:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}

0800425e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800425e:	b580      	push	{r7, lr}
 8004260:	b08c      	sub	sp, #48	; 0x30
 8004262:	af00      	add	r7, sp, #0
 8004264:	60f8      	str	r0, [r7, #12]
 8004266:	60b9      	str	r1, [r7, #8]
 8004268:	607a      	str	r2, [r7, #4]
 800426a:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800426c:	2301      	movs	r3, #1
 800426e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004270:	2300      	movs	r3, #0
 8004272:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_SPI_TransmitReceive+0x26>
 8004280:	2302      	movs	r3, #2
 8004282:	e18a      	b.n	800459a <HAL_SPI_TransmitReceive+0x33c>
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800428c:	f7fe fdfc 	bl	8002e88 <HAL_GetTick>
 8004290:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004298:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80042a2:	887b      	ldrh	r3, [r7, #2]
 80042a4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80042a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d00f      	beq.n	80042ce <HAL_SPI_TransmitReceive+0x70>
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80042b4:	d107      	bne.n	80042c6 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d103      	bne.n	80042c6 <HAL_SPI_TransmitReceive+0x68>
 80042be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	d003      	beq.n	80042ce <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80042c6:	2302      	movs	r3, #2
 80042c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80042cc:	e15b      	b.n	8004586 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d005      	beq.n	80042e0 <HAL_SPI_TransmitReceive+0x82>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d002      	beq.n	80042e0 <HAL_SPI_TransmitReceive+0x82>
 80042da:	887b      	ldrh	r3, [r7, #2]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d103      	bne.n	80042e8 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80042e6:	e14e      	b.n	8004586 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80042ee:	b2db      	uxtb	r3, r3
 80042f0:	2b04      	cmp	r3, #4
 80042f2:	d003      	beq.n	80042fc <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2205      	movs	r2, #5
 80042f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	2200      	movs	r2, #0
 8004300:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	887a      	ldrh	r2, [r7, #2]
 800430c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	887a      	ldrh	r2, [r7, #2]
 8004312:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	68ba      	ldr	r2, [r7, #8]
 8004318:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	887a      	ldrh	r2, [r7, #2]
 800431e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	887a      	ldrh	r2, [r7, #2]
 8004324:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2200      	movs	r2, #0
 800432a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800433c:	2b40      	cmp	r3, #64	; 0x40
 800433e:	d007      	beq.n	8004350 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800434e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	68db      	ldr	r3, [r3, #12]
 8004354:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004358:	d178      	bne.n	800444c <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d002      	beq.n	8004368 <HAL_SPI_TransmitReceive+0x10a>
 8004362:	8b7b      	ldrh	r3, [r7, #26]
 8004364:	2b01      	cmp	r3, #1
 8004366:	d166      	bne.n	8004436 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800436c:	881a      	ldrh	r2, [r3, #0]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004378:	1c9a      	adds	r2, r3, #2
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004382:	b29b      	uxth	r3, r3
 8004384:	3b01      	subs	r3, #1
 8004386:	b29a      	uxth	r2, r3
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800438c:	e053      	b.n	8004436 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	689b      	ldr	r3, [r3, #8]
 8004394:	f003 0302 	and.w	r3, r3, #2
 8004398:	2b02      	cmp	r3, #2
 800439a:	d11b      	bne.n	80043d4 <HAL_SPI_TransmitReceive+0x176>
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d016      	beq.n	80043d4 <HAL_SPI_TransmitReceive+0x176>
 80043a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d113      	bne.n	80043d4 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b0:	881a      	ldrh	r2, [r3, #0]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043bc:	1c9a      	adds	r2, r3, #2
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	3b01      	subs	r3, #1
 80043ca:	b29a      	uxth	r2, r3
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043d0:	2300      	movs	r3, #0
 80043d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	689b      	ldr	r3, [r3, #8]
 80043da:	f003 0301 	and.w	r3, r3, #1
 80043de:	2b01      	cmp	r3, #1
 80043e0:	d119      	bne.n	8004416 <HAL_SPI_TransmitReceive+0x1b8>
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043e6:	b29b      	uxth	r3, r3
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d014      	beq.n	8004416 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	68da      	ldr	r2, [r3, #12]
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043f6:	b292      	uxth	r2, r2
 80043f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043fe:	1c9a      	adds	r2, r3, #2
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004408:	b29b      	uxth	r3, r3
 800440a:	3b01      	subs	r3, #1
 800440c:	b29a      	uxth	r2, r3
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004412:	2301      	movs	r3, #1
 8004414:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004416:	f7fe fd37 	bl	8002e88 <HAL_GetTick>
 800441a:	4602      	mov	r2, r0
 800441c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800441e:	1ad3      	subs	r3, r2, r3
 8004420:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004422:	429a      	cmp	r2, r3
 8004424:	d807      	bhi.n	8004436 <HAL_SPI_TransmitReceive+0x1d8>
 8004426:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800442c:	d003      	beq.n	8004436 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800442e:	2303      	movs	r3, #3
 8004430:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004434:	e0a7      	b.n	8004586 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800443a:	b29b      	uxth	r3, r3
 800443c:	2b00      	cmp	r3, #0
 800443e:	d1a6      	bne.n	800438e <HAL_SPI_TransmitReceive+0x130>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004444:	b29b      	uxth	r3, r3
 8004446:	2b00      	cmp	r3, #0
 8004448:	d1a1      	bne.n	800438e <HAL_SPI_TransmitReceive+0x130>
 800444a:	e07c      	b.n	8004546 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d002      	beq.n	800445a <HAL_SPI_TransmitReceive+0x1fc>
 8004454:	8b7b      	ldrh	r3, [r7, #26]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d16b      	bne.n	8004532 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	330c      	adds	r3, #12
 8004464:	7812      	ldrb	r2, [r2, #0]
 8004466:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446c:	1c5a      	adds	r2, r3, #1
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004476:	b29b      	uxth	r3, r3
 8004478:	3b01      	subs	r3, #1
 800447a:	b29a      	uxth	r2, r3
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004480:	e057      	b.n	8004532 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	f003 0302 	and.w	r3, r3, #2
 800448c:	2b02      	cmp	r3, #2
 800448e:	d11c      	bne.n	80044ca <HAL_SPI_TransmitReceive+0x26c>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004494:	b29b      	uxth	r3, r3
 8004496:	2b00      	cmp	r3, #0
 8004498:	d017      	beq.n	80044ca <HAL_SPI_TransmitReceive+0x26c>
 800449a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800449c:	2b01      	cmp	r3, #1
 800449e:	d114      	bne.n	80044ca <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	330c      	adds	r3, #12
 80044aa:	7812      	ldrb	r2, [r2, #0]
 80044ac:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b2:	1c5a      	adds	r2, r3, #1
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044bc:	b29b      	uxth	r3, r3
 80044be:	3b01      	subs	r3, #1
 80044c0:	b29a      	uxth	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80044c6:	2300      	movs	r3, #0
 80044c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	689b      	ldr	r3, [r3, #8]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b01      	cmp	r3, #1
 80044d6:	d119      	bne.n	800450c <HAL_SPI_TransmitReceive+0x2ae>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044dc:	b29b      	uxth	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d014      	beq.n	800450c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	68da      	ldr	r2, [r3, #12]
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ec:	b2d2      	uxtb	r2, r2
 80044ee:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044f4:	1c5a      	adds	r2, r3, #1
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80044fe:	b29b      	uxth	r3, r3
 8004500:	3b01      	subs	r3, #1
 8004502:	b29a      	uxth	r2, r3
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004508:	2301      	movs	r3, #1
 800450a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800450c:	f7fe fcbc 	bl	8002e88 <HAL_GetTick>
 8004510:	4602      	mov	r2, r0
 8004512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004514:	1ad3      	subs	r3, r2, r3
 8004516:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004518:	429a      	cmp	r2, r3
 800451a:	d803      	bhi.n	8004524 <HAL_SPI_TransmitReceive+0x2c6>
 800451c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800451e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004522:	d102      	bne.n	800452a <HAL_SPI_TransmitReceive+0x2cc>
 8004524:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004526:	2b00      	cmp	r3, #0
 8004528:	d103      	bne.n	8004532 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004530:	e029      	b.n	8004586 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004536:	b29b      	uxth	r3, r3
 8004538:	2b00      	cmp	r3, #0
 800453a:	d1a2      	bne.n	8004482 <HAL_SPI_TransmitReceive+0x224>
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004540:	b29b      	uxth	r3, r3
 8004542:	2b00      	cmp	r3, #0
 8004544:	d19d      	bne.n	8004482 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004546:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004548:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800454a:	68f8      	ldr	r0, [r7, #12]
 800454c:	f000 f8b2 	bl	80046b4 <SPI_EndRxTxTransaction>
 8004550:	4603      	mov	r3, r0
 8004552:	2b00      	cmp	r3, #0
 8004554:	d006      	beq.n	8004564 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2220      	movs	r2, #32
 8004560:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004562:	e010      	b.n	8004586 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	689b      	ldr	r3, [r3, #8]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d10b      	bne.n	8004584 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800456c:	2300      	movs	r3, #0
 800456e:	617b      	str	r3, [r7, #20]
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	617b      	str	r3, [r7, #20]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	617b      	str	r3, [r7, #20]
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	e000      	b.n	8004586 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004584:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2201      	movs	r2, #1
 800458a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004596:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800459a:	4618      	mov	r0, r3
 800459c:	3730      	adds	r7, #48	; 0x30
 800459e:	46bd      	mov	sp, r7
 80045a0:	bd80      	pop	{r7, pc}
	...

080045a4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b088      	sub	sp, #32
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	603b      	str	r3, [r7, #0]
 80045b0:	4613      	mov	r3, r2
 80045b2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80045b4:	f7fe fc68 	bl	8002e88 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045bc:	1a9b      	subs	r3, r3, r2
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	4413      	add	r3, r2
 80045c2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80045c4:	f7fe fc60 	bl	8002e88 <HAL_GetTick>
 80045c8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80045ca:	4b39      	ldr	r3, [pc, #228]	; (80046b0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	015b      	lsls	r3, r3, #5
 80045d0:	0d1b      	lsrs	r3, r3, #20
 80045d2:	69fa      	ldr	r2, [r7, #28]
 80045d4:	fb02 f303 	mul.w	r3, r2, r3
 80045d8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80045da:	e054      	b.n	8004686 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045e2:	d050      	beq.n	8004686 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80045e4:	f7fe fc50 	bl	8002e88 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	69bb      	ldr	r3, [r7, #24]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	69fa      	ldr	r2, [r7, #28]
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d902      	bls.n	80045fa <SPI_WaitFlagStateUntilTimeout+0x56>
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d13d      	bne.n	8004676 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	685a      	ldr	r2, [r3, #4]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004608:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	685b      	ldr	r3, [r3, #4]
 800460e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004612:	d111      	bne.n	8004638 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800461c:	d004      	beq.n	8004628 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004626:	d107      	bne.n	8004638 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004636:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004640:	d10f      	bne.n	8004662 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681a      	ldr	r2, [r3, #0]
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004660:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2201      	movs	r2, #1
 8004666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	2200      	movs	r2, #0
 800466e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e017      	b.n	80046a6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004676:	697b      	ldr	r3, [r7, #20]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d101      	bne.n	8004680 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800467c:	2300      	movs	r3, #0
 800467e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004680:	697b      	ldr	r3, [r7, #20]
 8004682:	3b01      	subs	r3, #1
 8004684:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	689a      	ldr	r2, [r3, #8]
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	4013      	ands	r3, r2
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	429a      	cmp	r2, r3
 8004694:	bf0c      	ite	eq
 8004696:	2301      	moveq	r3, #1
 8004698:	2300      	movne	r3, #0
 800469a:	b2db      	uxtb	r3, r3
 800469c:	461a      	mov	r2, r3
 800469e:	79fb      	ldrb	r3, [r7, #7]
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d19b      	bne.n	80045dc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80046a4:	2300      	movs	r3, #0
}
 80046a6:	4618      	mov	r0, r3
 80046a8:	3720      	adds	r7, #32
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	20000000 	.word	0x20000000

080046b4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b088      	sub	sp, #32
 80046b8:	af02      	add	r7, sp, #8
 80046ba:	60f8      	str	r0, [r7, #12]
 80046bc:	60b9      	str	r1, [r7, #8]
 80046be:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80046c0:	4b1b      	ldr	r3, [pc, #108]	; (8004730 <SPI_EndRxTxTransaction+0x7c>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4a1b      	ldr	r2, [pc, #108]	; (8004734 <SPI_EndRxTxTransaction+0x80>)
 80046c6:	fba2 2303 	umull	r2, r3, r2, r3
 80046ca:	0d5b      	lsrs	r3, r3, #21
 80046cc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80046d0:	fb02 f303 	mul.w	r3, r2, r3
 80046d4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	685b      	ldr	r3, [r3, #4]
 80046da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046de:	d112      	bne.n	8004706 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	9300      	str	r3, [sp, #0]
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	2200      	movs	r2, #0
 80046e8:	2180      	movs	r1, #128	; 0x80
 80046ea:	68f8      	ldr	r0, [r7, #12]
 80046ec:	f7ff ff5a 	bl	80045a4 <SPI_WaitFlagStateUntilTimeout>
 80046f0:	4603      	mov	r3, r0
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d016      	beq.n	8004724 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046fa:	f043 0220 	orr.w	r2, r3, #32
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004702:	2303      	movs	r3, #3
 8004704:	e00f      	b.n	8004726 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d00a      	beq.n	8004722 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	3b01      	subs	r3, #1
 8004710:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800471c:	2b80      	cmp	r3, #128	; 0x80
 800471e:	d0f2      	beq.n	8004706 <SPI_EndRxTxTransaction+0x52>
 8004720:	e000      	b.n	8004724 <SPI_EndRxTxTransaction+0x70>
        break;
 8004722:	bf00      	nop
  }

  return HAL_OK;
 8004724:	2300      	movs	r3, #0
}
 8004726:	4618      	mov	r0, r3
 8004728:	3718      	adds	r7, #24
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	20000000 	.word	0x20000000
 8004734:	165e9f81 	.word	0x165e9f81

08004738 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b082      	sub	sp, #8
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2b00      	cmp	r3, #0
 8004744:	d101      	bne.n	800474a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e041      	b.n	80047ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b00      	cmp	r3, #0
 8004754:	d106      	bne.n	8004764 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2200      	movs	r2, #0
 800475a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800475e:	6878      	ldr	r0, [r7, #4]
 8004760:	f7fe f98a 	bl	8002a78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2202      	movs	r2, #2
 8004768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681a      	ldr	r2, [r3, #0]
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	3304      	adds	r3, #4
 8004774:	4619      	mov	r1, r3
 8004776:	4610      	mov	r0, r2
 8004778:	f000 f95e 	bl	8004a38 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2201      	movs	r2, #1
 8004780:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	2201      	movs	r2, #1
 8004788:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047cc:	2300      	movs	r3, #0
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
	...

080047d8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80047d8:	b480      	push	{r7}
 80047da:	b085      	sub	sp, #20
 80047dc:	af00      	add	r7, sp, #0
 80047de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b01      	cmp	r3, #1
 80047ea:	d001      	beq.n	80047f0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e046      	b.n	800487e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	4a23      	ldr	r2, [pc, #140]	; (800488c <HAL_TIM_Base_Start+0xb4>)
 80047fe:	4293      	cmp	r3, r2
 8004800:	d022      	beq.n	8004848 <HAL_TIM_Base_Start+0x70>
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800480a:	d01d      	beq.n	8004848 <HAL_TIM_Base_Start+0x70>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	4a1f      	ldr	r2, [pc, #124]	; (8004890 <HAL_TIM_Base_Start+0xb8>)
 8004812:	4293      	cmp	r3, r2
 8004814:	d018      	beq.n	8004848 <HAL_TIM_Base_Start+0x70>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	4a1e      	ldr	r2, [pc, #120]	; (8004894 <HAL_TIM_Base_Start+0xbc>)
 800481c:	4293      	cmp	r3, r2
 800481e:	d013      	beq.n	8004848 <HAL_TIM_Base_Start+0x70>
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	4a1c      	ldr	r2, [pc, #112]	; (8004898 <HAL_TIM_Base_Start+0xc0>)
 8004826:	4293      	cmp	r3, r2
 8004828:	d00e      	beq.n	8004848 <HAL_TIM_Base_Start+0x70>
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	4a1b      	ldr	r2, [pc, #108]	; (800489c <HAL_TIM_Base_Start+0xc4>)
 8004830:	4293      	cmp	r3, r2
 8004832:	d009      	beq.n	8004848 <HAL_TIM_Base_Start+0x70>
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	4a19      	ldr	r2, [pc, #100]	; (80048a0 <HAL_TIM_Base_Start+0xc8>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d004      	beq.n	8004848 <HAL_TIM_Base_Start+0x70>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a18      	ldr	r2, [pc, #96]	; (80048a4 <HAL_TIM_Base_Start+0xcc>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d111      	bne.n	800486c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	f003 0307 	and.w	r3, r3, #7
 8004852:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2b06      	cmp	r3, #6
 8004858:	d010      	beq.n	800487c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f042 0201 	orr.w	r2, r2, #1
 8004868:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800486a:	e007      	b.n	800487c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	681a      	ldr	r2, [r3, #0]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	f042 0201 	orr.w	r2, r2, #1
 800487a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800487c:	2300      	movs	r3, #0
}
 800487e:	4618      	mov	r0, r3
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	40010000 	.word	0x40010000
 8004890:	40000400 	.word	0x40000400
 8004894:	40000800 	.word	0x40000800
 8004898:	40000c00 	.word	0x40000c00
 800489c:	40010400 	.word	0x40010400
 80048a0:	40014000 	.word	0x40014000
 80048a4:	40001800 	.word	0x40001800

080048a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b084      	sub	sp, #16
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
 80048b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048b2:	2300      	movs	r3, #0
 80048b4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048bc:	2b01      	cmp	r3, #1
 80048be:	d101      	bne.n	80048c4 <HAL_TIM_ConfigClockSource+0x1c>
 80048c0:	2302      	movs	r3, #2
 80048c2:	e0b4      	b.n	8004a2e <HAL_TIM_ConfigClockSource+0x186>
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2202      	movs	r2, #2
 80048d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80048e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048e4:	68bb      	ldr	r3, [r7, #8]
 80048e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80048ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	68ba      	ldr	r2, [r7, #8]
 80048f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048fc:	d03e      	beq.n	800497c <HAL_TIM_ConfigClockSource+0xd4>
 80048fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004902:	f200 8087 	bhi.w	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004906:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800490a:	f000 8086 	beq.w	8004a1a <HAL_TIM_ConfigClockSource+0x172>
 800490e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004912:	d87f      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004914:	2b70      	cmp	r3, #112	; 0x70
 8004916:	d01a      	beq.n	800494e <HAL_TIM_ConfigClockSource+0xa6>
 8004918:	2b70      	cmp	r3, #112	; 0x70
 800491a:	d87b      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 800491c:	2b60      	cmp	r3, #96	; 0x60
 800491e:	d050      	beq.n	80049c2 <HAL_TIM_ConfigClockSource+0x11a>
 8004920:	2b60      	cmp	r3, #96	; 0x60
 8004922:	d877      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004924:	2b50      	cmp	r3, #80	; 0x50
 8004926:	d03c      	beq.n	80049a2 <HAL_TIM_ConfigClockSource+0xfa>
 8004928:	2b50      	cmp	r3, #80	; 0x50
 800492a:	d873      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 800492c:	2b40      	cmp	r3, #64	; 0x40
 800492e:	d058      	beq.n	80049e2 <HAL_TIM_ConfigClockSource+0x13a>
 8004930:	2b40      	cmp	r3, #64	; 0x40
 8004932:	d86f      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004934:	2b30      	cmp	r3, #48	; 0x30
 8004936:	d064      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x15a>
 8004938:	2b30      	cmp	r3, #48	; 0x30
 800493a:	d86b      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 800493c:	2b20      	cmp	r3, #32
 800493e:	d060      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x15a>
 8004940:	2b20      	cmp	r3, #32
 8004942:	d867      	bhi.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
 8004944:	2b00      	cmp	r3, #0
 8004946:	d05c      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x15a>
 8004948:	2b10      	cmp	r3, #16
 800494a:	d05a      	beq.n	8004a02 <HAL_TIM_ConfigClockSource+0x15a>
 800494c:	e062      	b.n	8004a14 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6818      	ldr	r0, [r3, #0]
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	6899      	ldr	r1, [r3, #8]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	685a      	ldr	r2, [r3, #4]
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	f000 f985 	bl	8004c6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	689b      	ldr	r3, [r3, #8]
 8004968:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004970:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	609a      	str	r2, [r3, #8]
      break;
 800497a:	e04f      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6818      	ldr	r0, [r3, #0]
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	6899      	ldr	r1, [r3, #8]
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	685a      	ldr	r2, [r3, #4]
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	68db      	ldr	r3, [r3, #12]
 800498c:	f000 f96e 	bl	8004c6c <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689a      	ldr	r2, [r3, #8]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800499e:	609a      	str	r2, [r3, #8]
      break;
 80049a0:	e03c      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6818      	ldr	r0, [r3, #0]
 80049a6:	683b      	ldr	r3, [r7, #0]
 80049a8:	6859      	ldr	r1, [r3, #4]
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	68db      	ldr	r3, [r3, #12]
 80049ae:	461a      	mov	r2, r3
 80049b0:	f000 f8e2 	bl	8004b78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2150      	movs	r1, #80	; 0x50
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 f93b 	bl	8004c36 <TIM_ITRx_SetConfig>
      break;
 80049c0:	e02c      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6818      	ldr	r0, [r3, #0]
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	6859      	ldr	r1, [r3, #4]
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	461a      	mov	r2, r3
 80049d0:	f000 f901 	bl	8004bd6 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	2160      	movs	r1, #96	; 0x60
 80049da:	4618      	mov	r0, r3
 80049dc:	f000 f92b 	bl	8004c36 <TIM_ITRx_SetConfig>
      break;
 80049e0:	e01c      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6818      	ldr	r0, [r3, #0]
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	6859      	ldr	r1, [r3, #4]
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	461a      	mov	r2, r3
 80049f0:	f000 f8c2 	bl	8004b78 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	2140      	movs	r1, #64	; 0x40
 80049fa:	4618      	mov	r0, r3
 80049fc:	f000 f91b 	bl	8004c36 <TIM_ITRx_SetConfig>
      break;
 8004a00:	e00c      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4610      	mov	r0, r2
 8004a0e:	f000 f912 	bl	8004c36 <TIM_ITRx_SetConfig>
      break;
 8004a12:	e003      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	73fb      	strb	r3, [r7, #15]
      break;
 8004a18:	e000      	b.n	8004a1c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004a1a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a2e:	4618      	mov	r0, r3
 8004a30:	3710      	adds	r7, #16
 8004a32:	46bd      	mov	sp, r7
 8004a34:	bd80      	pop	{r7, pc}
	...

08004a38 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b085      	sub	sp, #20
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	4a40      	ldr	r2, [pc, #256]	; (8004b4c <TIM_Base_SetConfig+0x114>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d013      	beq.n	8004a78 <TIM_Base_SetConfig+0x40>
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a56:	d00f      	beq.n	8004a78 <TIM_Base_SetConfig+0x40>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	4a3d      	ldr	r2, [pc, #244]	; (8004b50 <TIM_Base_SetConfig+0x118>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d00b      	beq.n	8004a78 <TIM_Base_SetConfig+0x40>
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	4a3c      	ldr	r2, [pc, #240]	; (8004b54 <TIM_Base_SetConfig+0x11c>)
 8004a64:	4293      	cmp	r3, r2
 8004a66:	d007      	beq.n	8004a78 <TIM_Base_SetConfig+0x40>
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a3b      	ldr	r2, [pc, #236]	; (8004b58 <TIM_Base_SetConfig+0x120>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d003      	beq.n	8004a78 <TIM_Base_SetConfig+0x40>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	4a3a      	ldr	r2, [pc, #232]	; (8004b5c <TIM_Base_SetConfig+0x124>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	d108      	bne.n	8004a8a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a7e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	685b      	ldr	r3, [r3, #4]
 8004a84:	68fa      	ldr	r2, [r7, #12]
 8004a86:	4313      	orrs	r3, r2
 8004a88:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	4a2f      	ldr	r2, [pc, #188]	; (8004b4c <TIM_Base_SetConfig+0x114>)
 8004a8e:	4293      	cmp	r3, r2
 8004a90:	d02b      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a98:	d027      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	4a2c      	ldr	r2, [pc, #176]	; (8004b50 <TIM_Base_SetConfig+0x118>)
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d023      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	4a2b      	ldr	r2, [pc, #172]	; (8004b54 <TIM_Base_SetConfig+0x11c>)
 8004aa6:	4293      	cmp	r3, r2
 8004aa8:	d01f      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	4a2a      	ldr	r2, [pc, #168]	; (8004b58 <TIM_Base_SetConfig+0x120>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d01b      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	4a29      	ldr	r2, [pc, #164]	; (8004b5c <TIM_Base_SetConfig+0x124>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d017      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	4a28      	ldr	r2, [pc, #160]	; (8004b60 <TIM_Base_SetConfig+0x128>)
 8004abe:	4293      	cmp	r3, r2
 8004ac0:	d013      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	4a27      	ldr	r2, [pc, #156]	; (8004b64 <TIM_Base_SetConfig+0x12c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d00f      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	4a26      	ldr	r2, [pc, #152]	; (8004b68 <TIM_Base_SetConfig+0x130>)
 8004ace:	4293      	cmp	r3, r2
 8004ad0:	d00b      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	4a25      	ldr	r2, [pc, #148]	; (8004b6c <TIM_Base_SetConfig+0x134>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d007      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a24      	ldr	r2, [pc, #144]	; (8004b70 <TIM_Base_SetConfig+0x138>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d003      	beq.n	8004aea <TIM_Base_SetConfig+0xb2>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a23      	ldr	r2, [pc, #140]	; (8004b74 <TIM_Base_SetConfig+0x13c>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d108      	bne.n	8004afc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004af0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004af2:	683b      	ldr	r3, [r7, #0]
 8004af4:	68db      	ldr	r3, [r3, #12]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	695b      	ldr	r3, [r3, #20]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	689a      	ldr	r2, [r3, #8]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004b18:	683b      	ldr	r3, [r7, #0]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	4a0a      	ldr	r2, [pc, #40]	; (8004b4c <TIM_Base_SetConfig+0x114>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d003      	beq.n	8004b30 <TIM_Base_SetConfig+0xf8>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a0c      	ldr	r2, [pc, #48]	; (8004b5c <TIM_Base_SetConfig+0x124>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d103      	bne.n	8004b38 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	691a      	ldr	r2, [r3, #16]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	615a      	str	r2, [r3, #20]
}
 8004b3e:	bf00      	nop
 8004b40:	3714      	adds	r7, #20
 8004b42:	46bd      	mov	sp, r7
 8004b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b48:	4770      	bx	lr
 8004b4a:	bf00      	nop
 8004b4c:	40010000 	.word	0x40010000
 8004b50:	40000400 	.word	0x40000400
 8004b54:	40000800 	.word	0x40000800
 8004b58:	40000c00 	.word	0x40000c00
 8004b5c:	40010400 	.word	0x40010400
 8004b60:	40014000 	.word	0x40014000
 8004b64:	40014400 	.word	0x40014400
 8004b68:	40014800 	.word	0x40014800
 8004b6c:	40001800 	.word	0x40001800
 8004b70:	40001c00 	.word	0x40001c00
 8004b74:	40002000 	.word	0x40002000

08004b78 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b087      	sub	sp, #28
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	60f8      	str	r0, [r7, #12]
 8004b80:	60b9      	str	r1, [r7, #8]
 8004b82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	6a1b      	ldr	r3, [r3, #32]
 8004b88:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	f023 0201 	bic.w	r2, r3, #1
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ba2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	011b      	lsls	r3, r3, #4
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	4313      	orrs	r3, r2
 8004bac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	f023 030a 	bic.w	r3, r3, #10
 8004bb4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004bb6:	697a      	ldr	r2, [r7, #20]
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	693a      	ldr	r2, [r7, #16]
 8004bc2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	697a      	ldr	r2, [r7, #20]
 8004bc8:	621a      	str	r2, [r3, #32]
}
 8004bca:	bf00      	nop
 8004bcc:	371c      	adds	r7, #28
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr

08004bd6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004bd6:	b480      	push	{r7}
 8004bd8:	b087      	sub	sp, #28
 8004bda:	af00      	add	r7, sp, #0
 8004bdc:	60f8      	str	r0, [r7, #12]
 8004bde:	60b9      	str	r1, [r7, #8]
 8004be0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	f023 0210 	bic.w	r2, r3, #16
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	699b      	ldr	r3, [r3, #24]
 8004bf2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004c00:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	031b      	lsls	r3, r3, #12
 8004c06:	697a      	ldr	r2, [r7, #20]
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004c12:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004c14:	68bb      	ldr	r3, [r7, #8]
 8004c16:	011b      	lsls	r3, r3, #4
 8004c18:	693a      	ldr	r2, [r7, #16]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	693a      	ldr	r2, [r7, #16]
 8004c28:	621a      	str	r2, [r3, #32]
}
 8004c2a:	bf00      	nop
 8004c2c:	371c      	adds	r7, #28
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr

08004c36 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b085      	sub	sp, #20
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
 8004c3e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	689b      	ldr	r3, [r3, #8]
 8004c44:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c4c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004c4e:	683a      	ldr	r2, [r7, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	4313      	orrs	r3, r2
 8004c54:	f043 0307 	orr.w	r3, r3, #7
 8004c58:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	609a      	str	r2, [r3, #8]
}
 8004c60:	bf00      	nop
 8004c62:	3714      	adds	r7, #20
 8004c64:	46bd      	mov	sp, r7
 8004c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6a:	4770      	bx	lr

08004c6c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
 8004c78:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004c86:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	021a      	lsls	r2, r3, #8
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	609a      	str	r2, [r3, #8]
}
 8004ca0:	bf00      	nop
 8004ca2:	371c      	adds	r7, #28
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b085      	sub	sp, #20
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
 8004cb4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d101      	bne.n	8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	e05a      	b.n	8004d7a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2201      	movs	r2, #1
 8004cc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2202      	movs	r2, #2
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004cea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	68fa      	ldr	r2, [r7, #12]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a21      	ldr	r2, [pc, #132]	; (8004d88 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004d04:	4293      	cmp	r3, r2
 8004d06:	d022      	beq.n	8004d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d10:	d01d      	beq.n	8004d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a1d      	ldr	r2, [pc, #116]	; (8004d8c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004d18:	4293      	cmp	r3, r2
 8004d1a:	d018      	beq.n	8004d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4a1b      	ldr	r2, [pc, #108]	; (8004d90 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d013      	beq.n	8004d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	4a1a      	ldr	r2, [pc, #104]	; (8004d94 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d00e      	beq.n	8004d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	4a18      	ldr	r2, [pc, #96]	; (8004d98 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d009      	beq.n	8004d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	4a17      	ldr	r2, [pc, #92]	; (8004d9c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d004      	beq.n	8004d4e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a15      	ldr	r2, [pc, #84]	; (8004da0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004d4a:	4293      	cmp	r3, r2
 8004d4c:	d10c      	bne.n	8004d68 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004d56:	683b      	ldr	r3, [r7, #0]
 8004d58:	685b      	ldr	r3, [r3, #4]
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	4313      	orrs	r3, r2
 8004d5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	68ba      	ldr	r2, [r7, #8]
 8004d66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2201      	movs	r2, #1
 8004d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d78:	2300      	movs	r3, #0
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3714      	adds	r7, #20
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d84:	4770      	bx	lr
 8004d86:	bf00      	nop
 8004d88:	40010000 	.word	0x40010000
 8004d8c:	40000400 	.word	0x40000400
 8004d90:	40000800 	.word	0x40000800
 8004d94:	40000c00 	.word	0x40000c00
 8004d98:	40010400 	.word	0x40010400
 8004d9c:	40014000 	.word	0x40014000
 8004da0:	40001800 	.word	0x40001800

08004da4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d101      	bne.n	8004db6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e03f      	b.n	8004e36 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d106      	bne.n	8004dd0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004dca:	6878      	ldr	r0, [r7, #4]
 8004dcc:	f7fd fe76 	bl	8002abc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2224      	movs	r2, #36	; 0x24
 8004dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68da      	ldr	r2, [r3, #12]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004de6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 f929 	bl	8005040 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	691a      	ldr	r2, [r3, #16]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004dfc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	695a      	ldr	r2, [r3, #20]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004e0c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68da      	ldr	r2, [r3, #12]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004e1c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2220      	movs	r2, #32
 8004e28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2220      	movs	r2, #32
 8004e30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e34:	2300      	movs	r3, #0
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3708      	adds	r7, #8
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bd80      	pop	{r7, pc}

08004e3e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e3e:	b580      	push	{r7, lr}
 8004e40:	b08a      	sub	sp, #40	; 0x28
 8004e42:	af02      	add	r7, sp, #8
 8004e44:	60f8      	str	r0, [r7, #12]
 8004e46:	60b9      	str	r1, [r7, #8]
 8004e48:	603b      	str	r3, [r7, #0]
 8004e4a:	4613      	mov	r3, r2
 8004e4c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004e4e:	2300      	movs	r3, #0
 8004e50:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b20      	cmp	r3, #32
 8004e5c:	d17c      	bne.n	8004f58 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e5e:	68bb      	ldr	r3, [r7, #8]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d002      	beq.n	8004e6a <HAL_UART_Transmit+0x2c>
 8004e64:	88fb      	ldrh	r3, [r7, #6]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d101      	bne.n	8004e6e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e6a:	2301      	movs	r3, #1
 8004e6c:	e075      	b.n	8004f5a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	d101      	bne.n	8004e7c <HAL_UART_Transmit+0x3e>
 8004e78:	2302      	movs	r3, #2
 8004e7a:	e06e      	b.n	8004f5a <HAL_UART_Transmit+0x11c>
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2201      	movs	r2, #1
 8004e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	2200      	movs	r2, #0
 8004e88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2221      	movs	r2, #33	; 0x21
 8004e8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e92:	f7fd fff9 	bl	8002e88 <HAL_GetTick>
 8004e96:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	88fa      	ldrh	r2, [r7, #6]
 8004e9c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	88fa      	ldrh	r2, [r7, #6]
 8004ea2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004eac:	d108      	bne.n	8004ec0 <HAL_UART_Transmit+0x82>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	691b      	ldr	r3, [r3, #16]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d104      	bne.n	8004ec0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	61bb      	str	r3, [r7, #24]
 8004ebe:	e003      	b.n	8004ec8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004ed0:	e02a      	b.n	8004f28 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	9300      	str	r3, [sp, #0]
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	2180      	movs	r1, #128	; 0x80
 8004edc:	68f8      	ldr	r0, [r7, #12]
 8004ede:	f000 f840 	bl	8004f62 <UART_WaitOnFlagUntilTimeout>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d001      	beq.n	8004eec <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	e036      	b.n	8004f5a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004eec:	69fb      	ldr	r3, [r7, #28]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d10b      	bne.n	8004f0a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004ef2:	69bb      	ldr	r3, [r7, #24]
 8004ef4:	881b      	ldrh	r3, [r3, #0]
 8004ef6:	461a      	mov	r2, r3
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f00:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004f02:	69bb      	ldr	r3, [r7, #24]
 8004f04:	3302      	adds	r3, #2
 8004f06:	61bb      	str	r3, [r7, #24]
 8004f08:	e007      	b.n	8004f1a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004f0a:	69fb      	ldr	r3, [r7, #28]
 8004f0c:	781a      	ldrb	r2, [r3, #0]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	3301      	adds	r3, #1
 8004f18:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	3b01      	subs	r3, #1
 8004f22:	b29a      	uxth	r2, r3
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004f2c:	b29b      	uxth	r3, r3
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d1cf      	bne.n	8004ed2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004f32:	683b      	ldr	r3, [r7, #0]
 8004f34:	9300      	str	r3, [sp, #0]
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	2140      	movs	r1, #64	; 0x40
 8004f3c:	68f8      	ldr	r0, [r7, #12]
 8004f3e:	f000 f810 	bl	8004f62 <UART_WaitOnFlagUntilTimeout>
 8004f42:	4603      	mov	r3, r0
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d001      	beq.n	8004f4c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e006      	b.n	8004f5a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2220      	movs	r2, #32
 8004f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004f54:	2300      	movs	r3, #0
 8004f56:	e000      	b.n	8004f5a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004f58:	2302      	movs	r3, #2
  }
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3720      	adds	r7, #32
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b090      	sub	sp, #64	; 0x40
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	60f8      	str	r0, [r7, #12]
 8004f6a:	60b9      	str	r1, [r7, #8]
 8004f6c:	603b      	str	r3, [r7, #0]
 8004f6e:	4613      	mov	r3, r2
 8004f70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f72:	e050      	b.n	8005016 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7a:	d04c      	beq.n	8005016 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004f7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d007      	beq.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x30>
 8004f82:	f7fd ff81 	bl	8002e88 <HAL_GetTick>
 8004f86:	4602      	mov	r2, r0
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004f8e:	429a      	cmp	r2, r3
 8004f90:	d241      	bcs.n	8005016 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	330c      	adds	r3, #12
 8004f98:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f9c:	e853 3f00 	ldrex	r3, [r3]
 8004fa0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fa4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004fa8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	330c      	adds	r3, #12
 8004fb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004fb2:	637a      	str	r2, [r7, #52]	; 0x34
 8004fb4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fb6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004fb8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004fba:	e841 2300 	strex	r3, r2, [r1]
 8004fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d1e5      	bne.n	8004f92 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	3314      	adds	r3, #20
 8004fcc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	e853 3f00 	ldrex	r3, [r3]
 8004fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8004fd6:	693b      	ldr	r3, [r7, #16]
 8004fd8:	f023 0301 	bic.w	r3, r3, #1
 8004fdc:	63bb      	str	r3, [r7, #56]	; 0x38
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	3314      	adds	r3, #20
 8004fe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004fe6:	623a      	str	r2, [r7, #32]
 8004fe8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fea:	69f9      	ldr	r1, [r7, #28]
 8004fec:	6a3a      	ldr	r2, [r7, #32]
 8004fee:	e841 2300 	strex	r3, r2, [r1]
 8004ff2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004ff4:	69bb      	ldr	r3, [r7, #24]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d1e5      	bne.n	8004fc6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2220      	movs	r2, #32
 8004ffe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2220      	movs	r2, #32
 8005006:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	2200      	movs	r2, #0
 800500e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005012:	2303      	movs	r3, #3
 8005014:	e00f      	b.n	8005036 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	681a      	ldr	r2, [r3, #0]
 800501c:	68bb      	ldr	r3, [r7, #8]
 800501e:	4013      	ands	r3, r2
 8005020:	68ba      	ldr	r2, [r7, #8]
 8005022:	429a      	cmp	r2, r3
 8005024:	bf0c      	ite	eq
 8005026:	2301      	moveq	r3, #1
 8005028:	2300      	movne	r3, #0
 800502a:	b2db      	uxtb	r3, r3
 800502c:	461a      	mov	r2, r3
 800502e:	79fb      	ldrb	r3, [r7, #7]
 8005030:	429a      	cmp	r2, r3
 8005032:	d09f      	beq.n	8004f74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3740      	adds	r7, #64	; 0x40
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
	...

08005040 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005040:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005044:	b0c0      	sub	sp, #256	; 0x100
 8005046:	af00      	add	r7, sp, #0
 8005048:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800504c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	691b      	ldr	r3, [r3, #16]
 8005054:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800505c:	68d9      	ldr	r1, [r3, #12]
 800505e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005062:	681a      	ldr	r2, [r3, #0]
 8005064:	ea40 0301 	orr.w	r3, r0, r1
 8005068:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800506a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800506e:	689a      	ldr	r2, [r3, #8]
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005074:	691b      	ldr	r3, [r3, #16]
 8005076:	431a      	orrs	r2, r3
 8005078:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	431a      	orrs	r2, r3
 8005080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005084:	69db      	ldr	r3, [r3, #28]
 8005086:	4313      	orrs	r3, r2
 8005088:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800508c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	68db      	ldr	r3, [r3, #12]
 8005094:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005098:	f021 010c 	bic.w	r1, r1, #12
 800509c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80050a6:	430b      	orrs	r3, r1
 80050a8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80050aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	695b      	ldr	r3, [r3, #20]
 80050b2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80050b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050ba:	6999      	ldr	r1, [r3, #24]
 80050bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	ea40 0301 	orr.w	r3, r0, r1
 80050c6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050cc:	681a      	ldr	r2, [r3, #0]
 80050ce:	4b8f      	ldr	r3, [pc, #572]	; (800530c <UART_SetConfig+0x2cc>)
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d005      	beq.n	80050e0 <UART_SetConfig+0xa0>
 80050d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	4b8d      	ldr	r3, [pc, #564]	; (8005310 <UART_SetConfig+0x2d0>)
 80050dc:	429a      	cmp	r2, r3
 80050de:	d104      	bne.n	80050ea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80050e0:	f7fe fb54 	bl	800378c <HAL_RCC_GetPCLK2Freq>
 80050e4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80050e8:	e003      	b.n	80050f2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80050ea:	f7fe fb3b 	bl	8003764 <HAL_RCC_GetPCLK1Freq>
 80050ee:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050fc:	f040 810c 	bne.w	8005318 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005100:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005104:	2200      	movs	r2, #0
 8005106:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800510a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800510e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005112:	4622      	mov	r2, r4
 8005114:	462b      	mov	r3, r5
 8005116:	1891      	adds	r1, r2, r2
 8005118:	65b9      	str	r1, [r7, #88]	; 0x58
 800511a:	415b      	adcs	r3, r3
 800511c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800511e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005122:	4621      	mov	r1, r4
 8005124:	eb12 0801 	adds.w	r8, r2, r1
 8005128:	4629      	mov	r1, r5
 800512a:	eb43 0901 	adc.w	r9, r3, r1
 800512e:	f04f 0200 	mov.w	r2, #0
 8005132:	f04f 0300 	mov.w	r3, #0
 8005136:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800513a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800513e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005142:	4690      	mov	r8, r2
 8005144:	4699      	mov	r9, r3
 8005146:	4623      	mov	r3, r4
 8005148:	eb18 0303 	adds.w	r3, r8, r3
 800514c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005150:	462b      	mov	r3, r5
 8005152:	eb49 0303 	adc.w	r3, r9, r3
 8005156:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800515a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005166:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800516a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800516e:	460b      	mov	r3, r1
 8005170:	18db      	adds	r3, r3, r3
 8005172:	653b      	str	r3, [r7, #80]	; 0x50
 8005174:	4613      	mov	r3, r2
 8005176:	eb42 0303 	adc.w	r3, r2, r3
 800517a:	657b      	str	r3, [r7, #84]	; 0x54
 800517c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005180:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005184:	f7fb fda0 	bl	8000cc8 <__aeabi_uldivmod>
 8005188:	4602      	mov	r2, r0
 800518a:	460b      	mov	r3, r1
 800518c:	4b61      	ldr	r3, [pc, #388]	; (8005314 <UART_SetConfig+0x2d4>)
 800518e:	fba3 2302 	umull	r2, r3, r3, r2
 8005192:	095b      	lsrs	r3, r3, #5
 8005194:	011c      	lsls	r4, r3, #4
 8005196:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800519a:	2200      	movs	r2, #0
 800519c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80051a0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80051a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80051a8:	4642      	mov	r2, r8
 80051aa:	464b      	mov	r3, r9
 80051ac:	1891      	adds	r1, r2, r2
 80051ae:	64b9      	str	r1, [r7, #72]	; 0x48
 80051b0:	415b      	adcs	r3, r3
 80051b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80051b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80051b8:	4641      	mov	r1, r8
 80051ba:	eb12 0a01 	adds.w	sl, r2, r1
 80051be:	4649      	mov	r1, r9
 80051c0:	eb43 0b01 	adc.w	fp, r3, r1
 80051c4:	f04f 0200 	mov.w	r2, #0
 80051c8:	f04f 0300 	mov.w	r3, #0
 80051cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80051d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80051d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051d8:	4692      	mov	sl, r2
 80051da:	469b      	mov	fp, r3
 80051dc:	4643      	mov	r3, r8
 80051de:	eb1a 0303 	adds.w	r3, sl, r3
 80051e2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80051e6:	464b      	mov	r3, r9
 80051e8:	eb4b 0303 	adc.w	r3, fp, r3
 80051ec:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80051f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80051fc:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005200:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005204:	460b      	mov	r3, r1
 8005206:	18db      	adds	r3, r3, r3
 8005208:	643b      	str	r3, [r7, #64]	; 0x40
 800520a:	4613      	mov	r3, r2
 800520c:	eb42 0303 	adc.w	r3, r2, r3
 8005210:	647b      	str	r3, [r7, #68]	; 0x44
 8005212:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005216:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800521a:	f7fb fd55 	bl	8000cc8 <__aeabi_uldivmod>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	4611      	mov	r1, r2
 8005224:	4b3b      	ldr	r3, [pc, #236]	; (8005314 <UART_SetConfig+0x2d4>)
 8005226:	fba3 2301 	umull	r2, r3, r3, r1
 800522a:	095b      	lsrs	r3, r3, #5
 800522c:	2264      	movs	r2, #100	; 0x64
 800522e:	fb02 f303 	mul.w	r3, r2, r3
 8005232:	1acb      	subs	r3, r1, r3
 8005234:	00db      	lsls	r3, r3, #3
 8005236:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800523a:	4b36      	ldr	r3, [pc, #216]	; (8005314 <UART_SetConfig+0x2d4>)
 800523c:	fba3 2302 	umull	r2, r3, r3, r2
 8005240:	095b      	lsrs	r3, r3, #5
 8005242:	005b      	lsls	r3, r3, #1
 8005244:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005248:	441c      	add	r4, r3
 800524a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800524e:	2200      	movs	r2, #0
 8005250:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005254:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005258:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800525c:	4642      	mov	r2, r8
 800525e:	464b      	mov	r3, r9
 8005260:	1891      	adds	r1, r2, r2
 8005262:	63b9      	str	r1, [r7, #56]	; 0x38
 8005264:	415b      	adcs	r3, r3
 8005266:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005268:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800526c:	4641      	mov	r1, r8
 800526e:	1851      	adds	r1, r2, r1
 8005270:	6339      	str	r1, [r7, #48]	; 0x30
 8005272:	4649      	mov	r1, r9
 8005274:	414b      	adcs	r3, r1
 8005276:	637b      	str	r3, [r7, #52]	; 0x34
 8005278:	f04f 0200 	mov.w	r2, #0
 800527c:	f04f 0300 	mov.w	r3, #0
 8005280:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005284:	4659      	mov	r1, fp
 8005286:	00cb      	lsls	r3, r1, #3
 8005288:	4651      	mov	r1, sl
 800528a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800528e:	4651      	mov	r1, sl
 8005290:	00ca      	lsls	r2, r1, #3
 8005292:	4610      	mov	r0, r2
 8005294:	4619      	mov	r1, r3
 8005296:	4603      	mov	r3, r0
 8005298:	4642      	mov	r2, r8
 800529a:	189b      	adds	r3, r3, r2
 800529c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80052a0:	464b      	mov	r3, r9
 80052a2:	460a      	mov	r2, r1
 80052a4:	eb42 0303 	adc.w	r3, r2, r3
 80052a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80052ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80052b8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80052bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80052c0:	460b      	mov	r3, r1
 80052c2:	18db      	adds	r3, r3, r3
 80052c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80052c6:	4613      	mov	r3, r2
 80052c8:	eb42 0303 	adc.w	r3, r2, r3
 80052cc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80052d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80052d6:	f7fb fcf7 	bl	8000cc8 <__aeabi_uldivmod>
 80052da:	4602      	mov	r2, r0
 80052dc:	460b      	mov	r3, r1
 80052de:	4b0d      	ldr	r3, [pc, #52]	; (8005314 <UART_SetConfig+0x2d4>)
 80052e0:	fba3 1302 	umull	r1, r3, r3, r2
 80052e4:	095b      	lsrs	r3, r3, #5
 80052e6:	2164      	movs	r1, #100	; 0x64
 80052e8:	fb01 f303 	mul.w	r3, r1, r3
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	00db      	lsls	r3, r3, #3
 80052f0:	3332      	adds	r3, #50	; 0x32
 80052f2:	4a08      	ldr	r2, [pc, #32]	; (8005314 <UART_SetConfig+0x2d4>)
 80052f4:	fba2 2303 	umull	r2, r3, r2, r3
 80052f8:	095b      	lsrs	r3, r3, #5
 80052fa:	f003 0207 	and.w	r2, r3, #7
 80052fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4422      	add	r2, r4
 8005306:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005308:	e106      	b.n	8005518 <UART_SetConfig+0x4d8>
 800530a:	bf00      	nop
 800530c:	40011000 	.word	0x40011000
 8005310:	40011400 	.word	0x40011400
 8005314:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005318:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800531c:	2200      	movs	r2, #0
 800531e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005322:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005326:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800532a:	4642      	mov	r2, r8
 800532c:	464b      	mov	r3, r9
 800532e:	1891      	adds	r1, r2, r2
 8005330:	6239      	str	r1, [r7, #32]
 8005332:	415b      	adcs	r3, r3
 8005334:	627b      	str	r3, [r7, #36]	; 0x24
 8005336:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800533a:	4641      	mov	r1, r8
 800533c:	1854      	adds	r4, r2, r1
 800533e:	4649      	mov	r1, r9
 8005340:	eb43 0501 	adc.w	r5, r3, r1
 8005344:	f04f 0200 	mov.w	r2, #0
 8005348:	f04f 0300 	mov.w	r3, #0
 800534c:	00eb      	lsls	r3, r5, #3
 800534e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005352:	00e2      	lsls	r2, r4, #3
 8005354:	4614      	mov	r4, r2
 8005356:	461d      	mov	r5, r3
 8005358:	4643      	mov	r3, r8
 800535a:	18e3      	adds	r3, r4, r3
 800535c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005360:	464b      	mov	r3, r9
 8005362:	eb45 0303 	adc.w	r3, r5, r3
 8005366:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800536a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	2200      	movs	r2, #0
 8005372:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005376:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800537a:	f04f 0200 	mov.w	r2, #0
 800537e:	f04f 0300 	mov.w	r3, #0
 8005382:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005386:	4629      	mov	r1, r5
 8005388:	008b      	lsls	r3, r1, #2
 800538a:	4621      	mov	r1, r4
 800538c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005390:	4621      	mov	r1, r4
 8005392:	008a      	lsls	r2, r1, #2
 8005394:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005398:	f7fb fc96 	bl	8000cc8 <__aeabi_uldivmod>
 800539c:	4602      	mov	r2, r0
 800539e:	460b      	mov	r3, r1
 80053a0:	4b60      	ldr	r3, [pc, #384]	; (8005524 <UART_SetConfig+0x4e4>)
 80053a2:	fba3 2302 	umull	r2, r3, r3, r2
 80053a6:	095b      	lsrs	r3, r3, #5
 80053a8:	011c      	lsls	r4, r3, #4
 80053aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053ae:	2200      	movs	r2, #0
 80053b0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80053b4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80053b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80053bc:	4642      	mov	r2, r8
 80053be:	464b      	mov	r3, r9
 80053c0:	1891      	adds	r1, r2, r2
 80053c2:	61b9      	str	r1, [r7, #24]
 80053c4:	415b      	adcs	r3, r3
 80053c6:	61fb      	str	r3, [r7, #28]
 80053c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053cc:	4641      	mov	r1, r8
 80053ce:	1851      	adds	r1, r2, r1
 80053d0:	6139      	str	r1, [r7, #16]
 80053d2:	4649      	mov	r1, r9
 80053d4:	414b      	adcs	r3, r1
 80053d6:	617b      	str	r3, [r7, #20]
 80053d8:	f04f 0200 	mov.w	r2, #0
 80053dc:	f04f 0300 	mov.w	r3, #0
 80053e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053e4:	4659      	mov	r1, fp
 80053e6:	00cb      	lsls	r3, r1, #3
 80053e8:	4651      	mov	r1, sl
 80053ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053ee:	4651      	mov	r1, sl
 80053f0:	00ca      	lsls	r2, r1, #3
 80053f2:	4610      	mov	r0, r2
 80053f4:	4619      	mov	r1, r3
 80053f6:	4603      	mov	r3, r0
 80053f8:	4642      	mov	r2, r8
 80053fa:	189b      	adds	r3, r3, r2
 80053fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005400:	464b      	mov	r3, r9
 8005402:	460a      	mov	r2, r1
 8005404:	eb42 0303 	adc.w	r3, r2, r3
 8005408:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800540c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005410:	685b      	ldr	r3, [r3, #4]
 8005412:	2200      	movs	r2, #0
 8005414:	67bb      	str	r3, [r7, #120]	; 0x78
 8005416:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005418:	f04f 0200 	mov.w	r2, #0
 800541c:	f04f 0300 	mov.w	r3, #0
 8005420:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005424:	4649      	mov	r1, r9
 8005426:	008b      	lsls	r3, r1, #2
 8005428:	4641      	mov	r1, r8
 800542a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800542e:	4641      	mov	r1, r8
 8005430:	008a      	lsls	r2, r1, #2
 8005432:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005436:	f7fb fc47 	bl	8000cc8 <__aeabi_uldivmod>
 800543a:	4602      	mov	r2, r0
 800543c:	460b      	mov	r3, r1
 800543e:	4611      	mov	r1, r2
 8005440:	4b38      	ldr	r3, [pc, #224]	; (8005524 <UART_SetConfig+0x4e4>)
 8005442:	fba3 2301 	umull	r2, r3, r3, r1
 8005446:	095b      	lsrs	r3, r3, #5
 8005448:	2264      	movs	r2, #100	; 0x64
 800544a:	fb02 f303 	mul.w	r3, r2, r3
 800544e:	1acb      	subs	r3, r1, r3
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	3332      	adds	r3, #50	; 0x32
 8005454:	4a33      	ldr	r2, [pc, #204]	; (8005524 <UART_SetConfig+0x4e4>)
 8005456:	fba2 2303 	umull	r2, r3, r2, r3
 800545a:	095b      	lsrs	r3, r3, #5
 800545c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005460:	441c      	add	r4, r3
 8005462:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005466:	2200      	movs	r2, #0
 8005468:	673b      	str	r3, [r7, #112]	; 0x70
 800546a:	677a      	str	r2, [r7, #116]	; 0x74
 800546c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005470:	4642      	mov	r2, r8
 8005472:	464b      	mov	r3, r9
 8005474:	1891      	adds	r1, r2, r2
 8005476:	60b9      	str	r1, [r7, #8]
 8005478:	415b      	adcs	r3, r3
 800547a:	60fb      	str	r3, [r7, #12]
 800547c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005480:	4641      	mov	r1, r8
 8005482:	1851      	adds	r1, r2, r1
 8005484:	6039      	str	r1, [r7, #0]
 8005486:	4649      	mov	r1, r9
 8005488:	414b      	adcs	r3, r1
 800548a:	607b      	str	r3, [r7, #4]
 800548c:	f04f 0200 	mov.w	r2, #0
 8005490:	f04f 0300 	mov.w	r3, #0
 8005494:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005498:	4659      	mov	r1, fp
 800549a:	00cb      	lsls	r3, r1, #3
 800549c:	4651      	mov	r1, sl
 800549e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80054a2:	4651      	mov	r1, sl
 80054a4:	00ca      	lsls	r2, r1, #3
 80054a6:	4610      	mov	r0, r2
 80054a8:	4619      	mov	r1, r3
 80054aa:	4603      	mov	r3, r0
 80054ac:	4642      	mov	r2, r8
 80054ae:	189b      	adds	r3, r3, r2
 80054b0:	66bb      	str	r3, [r7, #104]	; 0x68
 80054b2:	464b      	mov	r3, r9
 80054b4:	460a      	mov	r2, r1
 80054b6:	eb42 0303 	adc.w	r3, r2, r3
 80054ba:	66fb      	str	r3, [r7, #108]	; 0x6c
 80054bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	2200      	movs	r2, #0
 80054c4:	663b      	str	r3, [r7, #96]	; 0x60
 80054c6:	667a      	str	r2, [r7, #100]	; 0x64
 80054c8:	f04f 0200 	mov.w	r2, #0
 80054cc:	f04f 0300 	mov.w	r3, #0
 80054d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80054d4:	4649      	mov	r1, r9
 80054d6:	008b      	lsls	r3, r1, #2
 80054d8:	4641      	mov	r1, r8
 80054da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054de:	4641      	mov	r1, r8
 80054e0:	008a      	lsls	r2, r1, #2
 80054e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80054e6:	f7fb fbef 	bl	8000cc8 <__aeabi_uldivmod>
 80054ea:	4602      	mov	r2, r0
 80054ec:	460b      	mov	r3, r1
 80054ee:	4b0d      	ldr	r3, [pc, #52]	; (8005524 <UART_SetConfig+0x4e4>)
 80054f0:	fba3 1302 	umull	r1, r3, r3, r2
 80054f4:	095b      	lsrs	r3, r3, #5
 80054f6:	2164      	movs	r1, #100	; 0x64
 80054f8:	fb01 f303 	mul.w	r3, r1, r3
 80054fc:	1ad3      	subs	r3, r2, r3
 80054fe:	011b      	lsls	r3, r3, #4
 8005500:	3332      	adds	r3, #50	; 0x32
 8005502:	4a08      	ldr	r2, [pc, #32]	; (8005524 <UART_SetConfig+0x4e4>)
 8005504:	fba2 2303 	umull	r2, r3, r2, r3
 8005508:	095b      	lsrs	r3, r3, #5
 800550a:	f003 020f 	and.w	r2, r3, #15
 800550e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	4422      	add	r2, r4
 8005516:	609a      	str	r2, [r3, #8]
}
 8005518:	bf00      	nop
 800551a:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800551e:	46bd      	mov	sp, r7
 8005520:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005524:	51eb851f 	.word	0x51eb851f

08005528 <_ZdlPvj>:
 8005528:	f000 b800 	b.w	800552c <_ZdlPv>

0800552c <_ZdlPv>:
 800552c:	f000 b810 	b.w	8005550 <free>

08005530 <abort>:
 8005530:	b508      	push	{r3, lr}
 8005532:	2006      	movs	r0, #6
 8005534:	f000 fe7c 	bl	8006230 <raise>
 8005538:	2001      	movs	r0, #1
 800553a:	f7fd fb55 	bl	8002be8 <_exit>
	...

08005540 <malloc>:
 8005540:	4b02      	ldr	r3, [pc, #8]	; (800554c <malloc+0xc>)
 8005542:	4601      	mov	r1, r0
 8005544:	6818      	ldr	r0, [r3, #0]
 8005546:	f000 b82b 	b.w	80055a0 <_malloc_r>
 800554a:	bf00      	nop
 800554c:	20000064 	.word	0x20000064

08005550 <free>:
 8005550:	4b02      	ldr	r3, [pc, #8]	; (800555c <free+0xc>)
 8005552:	4601      	mov	r1, r0
 8005554:	6818      	ldr	r0, [r3, #0]
 8005556:	f001 bd99 	b.w	800708c <_free_r>
 800555a:	bf00      	nop
 800555c:	20000064 	.word	0x20000064

08005560 <sbrk_aligned>:
 8005560:	b570      	push	{r4, r5, r6, lr}
 8005562:	4e0e      	ldr	r6, [pc, #56]	; (800559c <sbrk_aligned+0x3c>)
 8005564:	460c      	mov	r4, r1
 8005566:	6831      	ldr	r1, [r6, #0]
 8005568:	4605      	mov	r5, r0
 800556a:	b911      	cbnz	r1, 8005572 <sbrk_aligned+0x12>
 800556c:	f000 feb4 	bl	80062d8 <_sbrk_r>
 8005570:	6030      	str	r0, [r6, #0]
 8005572:	4621      	mov	r1, r4
 8005574:	4628      	mov	r0, r5
 8005576:	f000 feaf 	bl	80062d8 <_sbrk_r>
 800557a:	1c43      	adds	r3, r0, #1
 800557c:	d00a      	beq.n	8005594 <sbrk_aligned+0x34>
 800557e:	1cc4      	adds	r4, r0, #3
 8005580:	f024 0403 	bic.w	r4, r4, #3
 8005584:	42a0      	cmp	r0, r4
 8005586:	d007      	beq.n	8005598 <sbrk_aligned+0x38>
 8005588:	1a21      	subs	r1, r4, r0
 800558a:	4628      	mov	r0, r5
 800558c:	f000 fea4 	bl	80062d8 <_sbrk_r>
 8005590:	3001      	adds	r0, #1
 8005592:	d101      	bne.n	8005598 <sbrk_aligned+0x38>
 8005594:	f04f 34ff 	mov.w	r4, #4294967295
 8005598:	4620      	mov	r0, r4
 800559a:	bd70      	pop	{r4, r5, r6, pc}
 800559c:	20000430 	.word	0x20000430

080055a0 <_malloc_r>:
 80055a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055a4:	1ccd      	adds	r5, r1, #3
 80055a6:	f025 0503 	bic.w	r5, r5, #3
 80055aa:	3508      	adds	r5, #8
 80055ac:	2d0c      	cmp	r5, #12
 80055ae:	bf38      	it	cc
 80055b0:	250c      	movcc	r5, #12
 80055b2:	2d00      	cmp	r5, #0
 80055b4:	4607      	mov	r7, r0
 80055b6:	db01      	blt.n	80055bc <_malloc_r+0x1c>
 80055b8:	42a9      	cmp	r1, r5
 80055ba:	d905      	bls.n	80055c8 <_malloc_r+0x28>
 80055bc:	230c      	movs	r3, #12
 80055be:	603b      	str	r3, [r7, #0]
 80055c0:	2600      	movs	r6, #0
 80055c2:	4630      	mov	r0, r6
 80055c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055c8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800569c <_malloc_r+0xfc>
 80055cc:	f000 f868 	bl	80056a0 <__malloc_lock>
 80055d0:	f8d8 3000 	ldr.w	r3, [r8]
 80055d4:	461c      	mov	r4, r3
 80055d6:	bb5c      	cbnz	r4, 8005630 <_malloc_r+0x90>
 80055d8:	4629      	mov	r1, r5
 80055da:	4638      	mov	r0, r7
 80055dc:	f7ff ffc0 	bl	8005560 <sbrk_aligned>
 80055e0:	1c43      	adds	r3, r0, #1
 80055e2:	4604      	mov	r4, r0
 80055e4:	d155      	bne.n	8005692 <_malloc_r+0xf2>
 80055e6:	f8d8 4000 	ldr.w	r4, [r8]
 80055ea:	4626      	mov	r6, r4
 80055ec:	2e00      	cmp	r6, #0
 80055ee:	d145      	bne.n	800567c <_malloc_r+0xdc>
 80055f0:	2c00      	cmp	r4, #0
 80055f2:	d048      	beq.n	8005686 <_malloc_r+0xe6>
 80055f4:	6823      	ldr	r3, [r4, #0]
 80055f6:	4631      	mov	r1, r6
 80055f8:	4638      	mov	r0, r7
 80055fa:	eb04 0903 	add.w	r9, r4, r3
 80055fe:	f000 fe6b 	bl	80062d8 <_sbrk_r>
 8005602:	4581      	cmp	r9, r0
 8005604:	d13f      	bne.n	8005686 <_malloc_r+0xe6>
 8005606:	6821      	ldr	r1, [r4, #0]
 8005608:	1a6d      	subs	r5, r5, r1
 800560a:	4629      	mov	r1, r5
 800560c:	4638      	mov	r0, r7
 800560e:	f7ff ffa7 	bl	8005560 <sbrk_aligned>
 8005612:	3001      	adds	r0, #1
 8005614:	d037      	beq.n	8005686 <_malloc_r+0xe6>
 8005616:	6823      	ldr	r3, [r4, #0]
 8005618:	442b      	add	r3, r5
 800561a:	6023      	str	r3, [r4, #0]
 800561c:	f8d8 3000 	ldr.w	r3, [r8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d038      	beq.n	8005696 <_malloc_r+0xf6>
 8005624:	685a      	ldr	r2, [r3, #4]
 8005626:	42a2      	cmp	r2, r4
 8005628:	d12b      	bne.n	8005682 <_malloc_r+0xe2>
 800562a:	2200      	movs	r2, #0
 800562c:	605a      	str	r2, [r3, #4]
 800562e:	e00f      	b.n	8005650 <_malloc_r+0xb0>
 8005630:	6822      	ldr	r2, [r4, #0]
 8005632:	1b52      	subs	r2, r2, r5
 8005634:	d41f      	bmi.n	8005676 <_malloc_r+0xd6>
 8005636:	2a0b      	cmp	r2, #11
 8005638:	d917      	bls.n	800566a <_malloc_r+0xca>
 800563a:	1961      	adds	r1, r4, r5
 800563c:	42a3      	cmp	r3, r4
 800563e:	6025      	str	r5, [r4, #0]
 8005640:	bf18      	it	ne
 8005642:	6059      	strne	r1, [r3, #4]
 8005644:	6863      	ldr	r3, [r4, #4]
 8005646:	bf08      	it	eq
 8005648:	f8c8 1000 	streq.w	r1, [r8]
 800564c:	5162      	str	r2, [r4, r5]
 800564e:	604b      	str	r3, [r1, #4]
 8005650:	4638      	mov	r0, r7
 8005652:	f104 060b 	add.w	r6, r4, #11
 8005656:	f000 f829 	bl	80056ac <__malloc_unlock>
 800565a:	f026 0607 	bic.w	r6, r6, #7
 800565e:	1d23      	adds	r3, r4, #4
 8005660:	1af2      	subs	r2, r6, r3
 8005662:	d0ae      	beq.n	80055c2 <_malloc_r+0x22>
 8005664:	1b9b      	subs	r3, r3, r6
 8005666:	50a3      	str	r3, [r4, r2]
 8005668:	e7ab      	b.n	80055c2 <_malloc_r+0x22>
 800566a:	42a3      	cmp	r3, r4
 800566c:	6862      	ldr	r2, [r4, #4]
 800566e:	d1dd      	bne.n	800562c <_malloc_r+0x8c>
 8005670:	f8c8 2000 	str.w	r2, [r8]
 8005674:	e7ec      	b.n	8005650 <_malloc_r+0xb0>
 8005676:	4623      	mov	r3, r4
 8005678:	6864      	ldr	r4, [r4, #4]
 800567a:	e7ac      	b.n	80055d6 <_malloc_r+0x36>
 800567c:	4634      	mov	r4, r6
 800567e:	6876      	ldr	r6, [r6, #4]
 8005680:	e7b4      	b.n	80055ec <_malloc_r+0x4c>
 8005682:	4613      	mov	r3, r2
 8005684:	e7cc      	b.n	8005620 <_malloc_r+0x80>
 8005686:	230c      	movs	r3, #12
 8005688:	603b      	str	r3, [r7, #0]
 800568a:	4638      	mov	r0, r7
 800568c:	f000 f80e 	bl	80056ac <__malloc_unlock>
 8005690:	e797      	b.n	80055c2 <_malloc_r+0x22>
 8005692:	6025      	str	r5, [r4, #0]
 8005694:	e7dc      	b.n	8005650 <_malloc_r+0xb0>
 8005696:	605b      	str	r3, [r3, #4]
 8005698:	deff      	udf	#255	; 0xff
 800569a:	bf00      	nop
 800569c:	2000042c 	.word	0x2000042c

080056a0 <__malloc_lock>:
 80056a0:	4801      	ldr	r0, [pc, #4]	; (80056a8 <__malloc_lock+0x8>)
 80056a2:	f000 be66 	b.w	8006372 <__retarget_lock_acquire_recursive>
 80056a6:	bf00      	nop
 80056a8:	20000574 	.word	0x20000574

080056ac <__malloc_unlock>:
 80056ac:	4801      	ldr	r0, [pc, #4]	; (80056b4 <__malloc_unlock+0x8>)
 80056ae:	f000 be61 	b.w	8006374 <__retarget_lock_release_recursive>
 80056b2:	bf00      	nop
 80056b4:	20000574 	.word	0x20000574

080056b8 <__cvt>:
 80056b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056bc:	ec55 4b10 	vmov	r4, r5, d0
 80056c0:	2d00      	cmp	r5, #0
 80056c2:	460e      	mov	r6, r1
 80056c4:	4619      	mov	r1, r3
 80056c6:	462b      	mov	r3, r5
 80056c8:	bfbb      	ittet	lt
 80056ca:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80056ce:	461d      	movlt	r5, r3
 80056d0:	2300      	movge	r3, #0
 80056d2:	232d      	movlt	r3, #45	; 0x2d
 80056d4:	700b      	strb	r3, [r1, #0]
 80056d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80056d8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80056dc:	4691      	mov	r9, r2
 80056de:	f023 0820 	bic.w	r8, r3, #32
 80056e2:	bfbc      	itt	lt
 80056e4:	4622      	movlt	r2, r4
 80056e6:	4614      	movlt	r4, r2
 80056e8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80056ec:	d005      	beq.n	80056fa <__cvt+0x42>
 80056ee:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80056f2:	d100      	bne.n	80056f6 <__cvt+0x3e>
 80056f4:	3601      	adds	r6, #1
 80056f6:	2102      	movs	r1, #2
 80056f8:	e000      	b.n	80056fc <__cvt+0x44>
 80056fa:	2103      	movs	r1, #3
 80056fc:	ab03      	add	r3, sp, #12
 80056fe:	9301      	str	r3, [sp, #4]
 8005700:	ab02      	add	r3, sp, #8
 8005702:	9300      	str	r3, [sp, #0]
 8005704:	ec45 4b10 	vmov	d0, r4, r5
 8005708:	4653      	mov	r3, sl
 800570a:	4632      	mov	r2, r6
 800570c:	f000 fecc 	bl	80064a8 <_dtoa_r>
 8005710:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005714:	4607      	mov	r7, r0
 8005716:	d102      	bne.n	800571e <__cvt+0x66>
 8005718:	f019 0f01 	tst.w	r9, #1
 800571c:	d022      	beq.n	8005764 <__cvt+0xac>
 800571e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005722:	eb07 0906 	add.w	r9, r7, r6
 8005726:	d110      	bne.n	800574a <__cvt+0x92>
 8005728:	783b      	ldrb	r3, [r7, #0]
 800572a:	2b30      	cmp	r3, #48	; 0x30
 800572c:	d10a      	bne.n	8005744 <__cvt+0x8c>
 800572e:	2200      	movs	r2, #0
 8005730:	2300      	movs	r3, #0
 8005732:	4620      	mov	r0, r4
 8005734:	4629      	mov	r1, r5
 8005736:	f7fb f9e7 	bl	8000b08 <__aeabi_dcmpeq>
 800573a:	b918      	cbnz	r0, 8005744 <__cvt+0x8c>
 800573c:	f1c6 0601 	rsb	r6, r6, #1
 8005740:	f8ca 6000 	str.w	r6, [sl]
 8005744:	f8da 3000 	ldr.w	r3, [sl]
 8005748:	4499      	add	r9, r3
 800574a:	2200      	movs	r2, #0
 800574c:	2300      	movs	r3, #0
 800574e:	4620      	mov	r0, r4
 8005750:	4629      	mov	r1, r5
 8005752:	f7fb f9d9 	bl	8000b08 <__aeabi_dcmpeq>
 8005756:	b108      	cbz	r0, 800575c <__cvt+0xa4>
 8005758:	f8cd 900c 	str.w	r9, [sp, #12]
 800575c:	2230      	movs	r2, #48	; 0x30
 800575e:	9b03      	ldr	r3, [sp, #12]
 8005760:	454b      	cmp	r3, r9
 8005762:	d307      	bcc.n	8005774 <__cvt+0xbc>
 8005764:	9b03      	ldr	r3, [sp, #12]
 8005766:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005768:	1bdb      	subs	r3, r3, r7
 800576a:	4638      	mov	r0, r7
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	b004      	add	sp, #16
 8005770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005774:	1c59      	adds	r1, r3, #1
 8005776:	9103      	str	r1, [sp, #12]
 8005778:	701a      	strb	r2, [r3, #0]
 800577a:	e7f0      	b.n	800575e <__cvt+0xa6>

0800577c <__exponent>:
 800577c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800577e:	4603      	mov	r3, r0
 8005780:	2900      	cmp	r1, #0
 8005782:	bfb8      	it	lt
 8005784:	4249      	neglt	r1, r1
 8005786:	f803 2b02 	strb.w	r2, [r3], #2
 800578a:	bfb4      	ite	lt
 800578c:	222d      	movlt	r2, #45	; 0x2d
 800578e:	222b      	movge	r2, #43	; 0x2b
 8005790:	2909      	cmp	r1, #9
 8005792:	7042      	strb	r2, [r0, #1]
 8005794:	dd2a      	ble.n	80057ec <__exponent+0x70>
 8005796:	f10d 0207 	add.w	r2, sp, #7
 800579a:	4617      	mov	r7, r2
 800579c:	260a      	movs	r6, #10
 800579e:	4694      	mov	ip, r2
 80057a0:	fb91 f5f6 	sdiv	r5, r1, r6
 80057a4:	fb06 1415 	mls	r4, r6, r5, r1
 80057a8:	3430      	adds	r4, #48	; 0x30
 80057aa:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80057ae:	460c      	mov	r4, r1
 80057b0:	2c63      	cmp	r4, #99	; 0x63
 80057b2:	f102 32ff 	add.w	r2, r2, #4294967295
 80057b6:	4629      	mov	r1, r5
 80057b8:	dcf1      	bgt.n	800579e <__exponent+0x22>
 80057ba:	3130      	adds	r1, #48	; 0x30
 80057bc:	f1ac 0402 	sub.w	r4, ip, #2
 80057c0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80057c4:	1c41      	adds	r1, r0, #1
 80057c6:	4622      	mov	r2, r4
 80057c8:	42ba      	cmp	r2, r7
 80057ca:	d30a      	bcc.n	80057e2 <__exponent+0x66>
 80057cc:	f10d 0209 	add.w	r2, sp, #9
 80057d0:	eba2 020c 	sub.w	r2, r2, ip
 80057d4:	42bc      	cmp	r4, r7
 80057d6:	bf88      	it	hi
 80057d8:	2200      	movhi	r2, #0
 80057da:	4413      	add	r3, r2
 80057dc:	1a18      	subs	r0, r3, r0
 80057de:	b003      	add	sp, #12
 80057e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057e2:	f812 5b01 	ldrb.w	r5, [r2], #1
 80057e6:	f801 5f01 	strb.w	r5, [r1, #1]!
 80057ea:	e7ed      	b.n	80057c8 <__exponent+0x4c>
 80057ec:	2330      	movs	r3, #48	; 0x30
 80057ee:	3130      	adds	r1, #48	; 0x30
 80057f0:	7083      	strb	r3, [r0, #2]
 80057f2:	70c1      	strb	r1, [r0, #3]
 80057f4:	1d03      	adds	r3, r0, #4
 80057f6:	e7f1      	b.n	80057dc <__exponent+0x60>

080057f8 <_printf_float>:
 80057f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057fc:	ed2d 8b02 	vpush	{d8}
 8005800:	b08d      	sub	sp, #52	; 0x34
 8005802:	460c      	mov	r4, r1
 8005804:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005808:	4616      	mov	r6, r2
 800580a:	461f      	mov	r7, r3
 800580c:	4605      	mov	r5, r0
 800580e:	f000 fd17 	bl	8006240 <_localeconv_r>
 8005812:	f8d0 a000 	ldr.w	sl, [r0]
 8005816:	4650      	mov	r0, sl
 8005818:	f7fa fd4a 	bl	80002b0 <strlen>
 800581c:	2300      	movs	r3, #0
 800581e:	930a      	str	r3, [sp, #40]	; 0x28
 8005820:	6823      	ldr	r3, [r4, #0]
 8005822:	9305      	str	r3, [sp, #20]
 8005824:	f8d8 3000 	ldr.w	r3, [r8]
 8005828:	f894 b018 	ldrb.w	fp, [r4, #24]
 800582c:	3307      	adds	r3, #7
 800582e:	f023 0307 	bic.w	r3, r3, #7
 8005832:	f103 0208 	add.w	r2, r3, #8
 8005836:	f8c8 2000 	str.w	r2, [r8]
 800583a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800583e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005842:	9307      	str	r3, [sp, #28]
 8005844:	f8cd 8018 	str.w	r8, [sp, #24]
 8005848:	ee08 0a10 	vmov	s16, r0
 800584c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005850:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005854:	4b9e      	ldr	r3, [pc, #632]	; (8005ad0 <_printf_float+0x2d8>)
 8005856:	f04f 32ff 	mov.w	r2, #4294967295
 800585a:	f7fb f987 	bl	8000b6c <__aeabi_dcmpun>
 800585e:	bb88      	cbnz	r0, 80058c4 <_printf_float+0xcc>
 8005860:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005864:	4b9a      	ldr	r3, [pc, #616]	; (8005ad0 <_printf_float+0x2d8>)
 8005866:	f04f 32ff 	mov.w	r2, #4294967295
 800586a:	f7fb f961 	bl	8000b30 <__aeabi_dcmple>
 800586e:	bb48      	cbnz	r0, 80058c4 <_printf_float+0xcc>
 8005870:	2200      	movs	r2, #0
 8005872:	2300      	movs	r3, #0
 8005874:	4640      	mov	r0, r8
 8005876:	4649      	mov	r1, r9
 8005878:	f7fb f950 	bl	8000b1c <__aeabi_dcmplt>
 800587c:	b110      	cbz	r0, 8005884 <_printf_float+0x8c>
 800587e:	232d      	movs	r3, #45	; 0x2d
 8005880:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005884:	4a93      	ldr	r2, [pc, #588]	; (8005ad4 <_printf_float+0x2dc>)
 8005886:	4b94      	ldr	r3, [pc, #592]	; (8005ad8 <_printf_float+0x2e0>)
 8005888:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800588c:	bf94      	ite	ls
 800588e:	4690      	movls	r8, r2
 8005890:	4698      	movhi	r8, r3
 8005892:	2303      	movs	r3, #3
 8005894:	6123      	str	r3, [r4, #16]
 8005896:	9b05      	ldr	r3, [sp, #20]
 8005898:	f023 0304 	bic.w	r3, r3, #4
 800589c:	6023      	str	r3, [r4, #0]
 800589e:	f04f 0900 	mov.w	r9, #0
 80058a2:	9700      	str	r7, [sp, #0]
 80058a4:	4633      	mov	r3, r6
 80058a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80058a8:	4621      	mov	r1, r4
 80058aa:	4628      	mov	r0, r5
 80058ac:	f000 f9da 	bl	8005c64 <_printf_common>
 80058b0:	3001      	adds	r0, #1
 80058b2:	f040 8090 	bne.w	80059d6 <_printf_float+0x1de>
 80058b6:	f04f 30ff 	mov.w	r0, #4294967295
 80058ba:	b00d      	add	sp, #52	; 0x34
 80058bc:	ecbd 8b02 	vpop	{d8}
 80058c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058c4:	4642      	mov	r2, r8
 80058c6:	464b      	mov	r3, r9
 80058c8:	4640      	mov	r0, r8
 80058ca:	4649      	mov	r1, r9
 80058cc:	f7fb f94e 	bl	8000b6c <__aeabi_dcmpun>
 80058d0:	b140      	cbz	r0, 80058e4 <_printf_float+0xec>
 80058d2:	464b      	mov	r3, r9
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	bfbc      	itt	lt
 80058d8:	232d      	movlt	r3, #45	; 0x2d
 80058da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80058de:	4a7f      	ldr	r2, [pc, #508]	; (8005adc <_printf_float+0x2e4>)
 80058e0:	4b7f      	ldr	r3, [pc, #508]	; (8005ae0 <_printf_float+0x2e8>)
 80058e2:	e7d1      	b.n	8005888 <_printf_float+0x90>
 80058e4:	6863      	ldr	r3, [r4, #4]
 80058e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80058ea:	9206      	str	r2, [sp, #24]
 80058ec:	1c5a      	adds	r2, r3, #1
 80058ee:	d13f      	bne.n	8005970 <_printf_float+0x178>
 80058f0:	2306      	movs	r3, #6
 80058f2:	6063      	str	r3, [r4, #4]
 80058f4:	9b05      	ldr	r3, [sp, #20]
 80058f6:	6861      	ldr	r1, [r4, #4]
 80058f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80058fc:	2300      	movs	r3, #0
 80058fe:	9303      	str	r3, [sp, #12]
 8005900:	ab0a      	add	r3, sp, #40	; 0x28
 8005902:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005906:	ab09      	add	r3, sp, #36	; 0x24
 8005908:	ec49 8b10 	vmov	d0, r8, r9
 800590c:	9300      	str	r3, [sp, #0]
 800590e:	6022      	str	r2, [r4, #0]
 8005910:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005914:	4628      	mov	r0, r5
 8005916:	f7ff fecf 	bl	80056b8 <__cvt>
 800591a:	9b06      	ldr	r3, [sp, #24]
 800591c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800591e:	2b47      	cmp	r3, #71	; 0x47
 8005920:	4680      	mov	r8, r0
 8005922:	d108      	bne.n	8005936 <_printf_float+0x13e>
 8005924:	1cc8      	adds	r0, r1, #3
 8005926:	db02      	blt.n	800592e <_printf_float+0x136>
 8005928:	6863      	ldr	r3, [r4, #4]
 800592a:	4299      	cmp	r1, r3
 800592c:	dd41      	ble.n	80059b2 <_printf_float+0x1ba>
 800592e:	f1ab 0302 	sub.w	r3, fp, #2
 8005932:	fa5f fb83 	uxtb.w	fp, r3
 8005936:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800593a:	d820      	bhi.n	800597e <_printf_float+0x186>
 800593c:	3901      	subs	r1, #1
 800593e:	465a      	mov	r2, fp
 8005940:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005944:	9109      	str	r1, [sp, #36]	; 0x24
 8005946:	f7ff ff19 	bl	800577c <__exponent>
 800594a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800594c:	1813      	adds	r3, r2, r0
 800594e:	2a01      	cmp	r2, #1
 8005950:	4681      	mov	r9, r0
 8005952:	6123      	str	r3, [r4, #16]
 8005954:	dc02      	bgt.n	800595c <_printf_float+0x164>
 8005956:	6822      	ldr	r2, [r4, #0]
 8005958:	07d2      	lsls	r2, r2, #31
 800595a:	d501      	bpl.n	8005960 <_printf_float+0x168>
 800595c:	3301      	adds	r3, #1
 800595e:	6123      	str	r3, [r4, #16]
 8005960:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005964:	2b00      	cmp	r3, #0
 8005966:	d09c      	beq.n	80058a2 <_printf_float+0xaa>
 8005968:	232d      	movs	r3, #45	; 0x2d
 800596a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800596e:	e798      	b.n	80058a2 <_printf_float+0xaa>
 8005970:	9a06      	ldr	r2, [sp, #24]
 8005972:	2a47      	cmp	r2, #71	; 0x47
 8005974:	d1be      	bne.n	80058f4 <_printf_float+0xfc>
 8005976:	2b00      	cmp	r3, #0
 8005978:	d1bc      	bne.n	80058f4 <_printf_float+0xfc>
 800597a:	2301      	movs	r3, #1
 800597c:	e7b9      	b.n	80058f2 <_printf_float+0xfa>
 800597e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005982:	d118      	bne.n	80059b6 <_printf_float+0x1be>
 8005984:	2900      	cmp	r1, #0
 8005986:	6863      	ldr	r3, [r4, #4]
 8005988:	dd0b      	ble.n	80059a2 <_printf_float+0x1aa>
 800598a:	6121      	str	r1, [r4, #16]
 800598c:	b913      	cbnz	r3, 8005994 <_printf_float+0x19c>
 800598e:	6822      	ldr	r2, [r4, #0]
 8005990:	07d0      	lsls	r0, r2, #31
 8005992:	d502      	bpl.n	800599a <_printf_float+0x1a2>
 8005994:	3301      	adds	r3, #1
 8005996:	440b      	add	r3, r1
 8005998:	6123      	str	r3, [r4, #16]
 800599a:	65a1      	str	r1, [r4, #88]	; 0x58
 800599c:	f04f 0900 	mov.w	r9, #0
 80059a0:	e7de      	b.n	8005960 <_printf_float+0x168>
 80059a2:	b913      	cbnz	r3, 80059aa <_printf_float+0x1b2>
 80059a4:	6822      	ldr	r2, [r4, #0]
 80059a6:	07d2      	lsls	r2, r2, #31
 80059a8:	d501      	bpl.n	80059ae <_printf_float+0x1b6>
 80059aa:	3302      	adds	r3, #2
 80059ac:	e7f4      	b.n	8005998 <_printf_float+0x1a0>
 80059ae:	2301      	movs	r3, #1
 80059b0:	e7f2      	b.n	8005998 <_printf_float+0x1a0>
 80059b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80059b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059b8:	4299      	cmp	r1, r3
 80059ba:	db05      	blt.n	80059c8 <_printf_float+0x1d0>
 80059bc:	6823      	ldr	r3, [r4, #0]
 80059be:	6121      	str	r1, [r4, #16]
 80059c0:	07d8      	lsls	r0, r3, #31
 80059c2:	d5ea      	bpl.n	800599a <_printf_float+0x1a2>
 80059c4:	1c4b      	adds	r3, r1, #1
 80059c6:	e7e7      	b.n	8005998 <_printf_float+0x1a0>
 80059c8:	2900      	cmp	r1, #0
 80059ca:	bfd4      	ite	le
 80059cc:	f1c1 0202 	rsble	r2, r1, #2
 80059d0:	2201      	movgt	r2, #1
 80059d2:	4413      	add	r3, r2
 80059d4:	e7e0      	b.n	8005998 <_printf_float+0x1a0>
 80059d6:	6823      	ldr	r3, [r4, #0]
 80059d8:	055a      	lsls	r2, r3, #21
 80059da:	d407      	bmi.n	80059ec <_printf_float+0x1f4>
 80059dc:	6923      	ldr	r3, [r4, #16]
 80059de:	4642      	mov	r2, r8
 80059e0:	4631      	mov	r1, r6
 80059e2:	4628      	mov	r0, r5
 80059e4:	47b8      	blx	r7
 80059e6:	3001      	adds	r0, #1
 80059e8:	d12c      	bne.n	8005a44 <_printf_float+0x24c>
 80059ea:	e764      	b.n	80058b6 <_printf_float+0xbe>
 80059ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80059f0:	f240 80e0 	bls.w	8005bb4 <_printf_float+0x3bc>
 80059f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80059f8:	2200      	movs	r2, #0
 80059fa:	2300      	movs	r3, #0
 80059fc:	f7fb f884 	bl	8000b08 <__aeabi_dcmpeq>
 8005a00:	2800      	cmp	r0, #0
 8005a02:	d034      	beq.n	8005a6e <_printf_float+0x276>
 8005a04:	4a37      	ldr	r2, [pc, #220]	; (8005ae4 <_printf_float+0x2ec>)
 8005a06:	2301      	movs	r3, #1
 8005a08:	4631      	mov	r1, r6
 8005a0a:	4628      	mov	r0, r5
 8005a0c:	47b8      	blx	r7
 8005a0e:	3001      	adds	r0, #1
 8005a10:	f43f af51 	beq.w	80058b6 <_printf_float+0xbe>
 8005a14:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005a18:	429a      	cmp	r2, r3
 8005a1a:	db02      	blt.n	8005a22 <_printf_float+0x22a>
 8005a1c:	6823      	ldr	r3, [r4, #0]
 8005a1e:	07d8      	lsls	r0, r3, #31
 8005a20:	d510      	bpl.n	8005a44 <_printf_float+0x24c>
 8005a22:	ee18 3a10 	vmov	r3, s16
 8005a26:	4652      	mov	r2, sl
 8005a28:	4631      	mov	r1, r6
 8005a2a:	4628      	mov	r0, r5
 8005a2c:	47b8      	blx	r7
 8005a2e:	3001      	adds	r0, #1
 8005a30:	f43f af41 	beq.w	80058b6 <_printf_float+0xbe>
 8005a34:	f04f 0800 	mov.w	r8, #0
 8005a38:	f104 091a 	add.w	r9, r4, #26
 8005a3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a3e:	3b01      	subs	r3, #1
 8005a40:	4543      	cmp	r3, r8
 8005a42:	dc09      	bgt.n	8005a58 <_printf_float+0x260>
 8005a44:	6823      	ldr	r3, [r4, #0]
 8005a46:	079b      	lsls	r3, r3, #30
 8005a48:	f100 8107 	bmi.w	8005c5a <_printf_float+0x462>
 8005a4c:	68e0      	ldr	r0, [r4, #12]
 8005a4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005a50:	4298      	cmp	r0, r3
 8005a52:	bfb8      	it	lt
 8005a54:	4618      	movlt	r0, r3
 8005a56:	e730      	b.n	80058ba <_printf_float+0xc2>
 8005a58:	2301      	movs	r3, #1
 8005a5a:	464a      	mov	r2, r9
 8005a5c:	4631      	mov	r1, r6
 8005a5e:	4628      	mov	r0, r5
 8005a60:	47b8      	blx	r7
 8005a62:	3001      	adds	r0, #1
 8005a64:	f43f af27 	beq.w	80058b6 <_printf_float+0xbe>
 8005a68:	f108 0801 	add.w	r8, r8, #1
 8005a6c:	e7e6      	b.n	8005a3c <_printf_float+0x244>
 8005a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	dc39      	bgt.n	8005ae8 <_printf_float+0x2f0>
 8005a74:	4a1b      	ldr	r2, [pc, #108]	; (8005ae4 <_printf_float+0x2ec>)
 8005a76:	2301      	movs	r3, #1
 8005a78:	4631      	mov	r1, r6
 8005a7a:	4628      	mov	r0, r5
 8005a7c:	47b8      	blx	r7
 8005a7e:	3001      	adds	r0, #1
 8005a80:	f43f af19 	beq.w	80058b6 <_printf_float+0xbe>
 8005a84:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005a88:	4313      	orrs	r3, r2
 8005a8a:	d102      	bne.n	8005a92 <_printf_float+0x29a>
 8005a8c:	6823      	ldr	r3, [r4, #0]
 8005a8e:	07d9      	lsls	r1, r3, #31
 8005a90:	d5d8      	bpl.n	8005a44 <_printf_float+0x24c>
 8005a92:	ee18 3a10 	vmov	r3, s16
 8005a96:	4652      	mov	r2, sl
 8005a98:	4631      	mov	r1, r6
 8005a9a:	4628      	mov	r0, r5
 8005a9c:	47b8      	blx	r7
 8005a9e:	3001      	adds	r0, #1
 8005aa0:	f43f af09 	beq.w	80058b6 <_printf_float+0xbe>
 8005aa4:	f04f 0900 	mov.w	r9, #0
 8005aa8:	f104 0a1a 	add.w	sl, r4, #26
 8005aac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005aae:	425b      	negs	r3, r3
 8005ab0:	454b      	cmp	r3, r9
 8005ab2:	dc01      	bgt.n	8005ab8 <_printf_float+0x2c0>
 8005ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ab6:	e792      	b.n	80059de <_printf_float+0x1e6>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	4652      	mov	r2, sl
 8005abc:	4631      	mov	r1, r6
 8005abe:	4628      	mov	r0, r5
 8005ac0:	47b8      	blx	r7
 8005ac2:	3001      	adds	r0, #1
 8005ac4:	f43f aef7 	beq.w	80058b6 <_printf_float+0xbe>
 8005ac8:	f109 0901 	add.w	r9, r9, #1
 8005acc:	e7ee      	b.n	8005aac <_printf_float+0x2b4>
 8005ace:	bf00      	nop
 8005ad0:	7fefffff 	.word	0x7fefffff
 8005ad4:	080083c4 	.word	0x080083c4
 8005ad8:	080083c8 	.word	0x080083c8
 8005adc:	080083cc 	.word	0x080083cc
 8005ae0:	080083d0 	.word	0x080083d0
 8005ae4:	080083d4 	.word	0x080083d4
 8005ae8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005aea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005aec:	429a      	cmp	r2, r3
 8005aee:	bfa8      	it	ge
 8005af0:	461a      	movge	r2, r3
 8005af2:	2a00      	cmp	r2, #0
 8005af4:	4691      	mov	r9, r2
 8005af6:	dc37      	bgt.n	8005b68 <_printf_float+0x370>
 8005af8:	f04f 0b00 	mov.w	fp, #0
 8005afc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b00:	f104 021a 	add.w	r2, r4, #26
 8005b04:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005b06:	9305      	str	r3, [sp, #20]
 8005b08:	eba3 0309 	sub.w	r3, r3, r9
 8005b0c:	455b      	cmp	r3, fp
 8005b0e:	dc33      	bgt.n	8005b78 <_printf_float+0x380>
 8005b10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b14:	429a      	cmp	r2, r3
 8005b16:	db3b      	blt.n	8005b90 <_printf_float+0x398>
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	07da      	lsls	r2, r3, #31
 8005b1c:	d438      	bmi.n	8005b90 <_printf_float+0x398>
 8005b1e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005b22:	eba2 0903 	sub.w	r9, r2, r3
 8005b26:	9b05      	ldr	r3, [sp, #20]
 8005b28:	1ad2      	subs	r2, r2, r3
 8005b2a:	4591      	cmp	r9, r2
 8005b2c:	bfa8      	it	ge
 8005b2e:	4691      	movge	r9, r2
 8005b30:	f1b9 0f00 	cmp.w	r9, #0
 8005b34:	dc35      	bgt.n	8005ba2 <_printf_float+0x3aa>
 8005b36:	f04f 0800 	mov.w	r8, #0
 8005b3a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b3e:	f104 0a1a 	add.w	sl, r4, #26
 8005b42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b46:	1a9b      	subs	r3, r3, r2
 8005b48:	eba3 0309 	sub.w	r3, r3, r9
 8005b4c:	4543      	cmp	r3, r8
 8005b4e:	f77f af79 	ble.w	8005a44 <_printf_float+0x24c>
 8005b52:	2301      	movs	r3, #1
 8005b54:	4652      	mov	r2, sl
 8005b56:	4631      	mov	r1, r6
 8005b58:	4628      	mov	r0, r5
 8005b5a:	47b8      	blx	r7
 8005b5c:	3001      	adds	r0, #1
 8005b5e:	f43f aeaa 	beq.w	80058b6 <_printf_float+0xbe>
 8005b62:	f108 0801 	add.w	r8, r8, #1
 8005b66:	e7ec      	b.n	8005b42 <_printf_float+0x34a>
 8005b68:	4613      	mov	r3, r2
 8005b6a:	4631      	mov	r1, r6
 8005b6c:	4642      	mov	r2, r8
 8005b6e:	4628      	mov	r0, r5
 8005b70:	47b8      	blx	r7
 8005b72:	3001      	adds	r0, #1
 8005b74:	d1c0      	bne.n	8005af8 <_printf_float+0x300>
 8005b76:	e69e      	b.n	80058b6 <_printf_float+0xbe>
 8005b78:	2301      	movs	r3, #1
 8005b7a:	4631      	mov	r1, r6
 8005b7c:	4628      	mov	r0, r5
 8005b7e:	9205      	str	r2, [sp, #20]
 8005b80:	47b8      	blx	r7
 8005b82:	3001      	adds	r0, #1
 8005b84:	f43f ae97 	beq.w	80058b6 <_printf_float+0xbe>
 8005b88:	9a05      	ldr	r2, [sp, #20]
 8005b8a:	f10b 0b01 	add.w	fp, fp, #1
 8005b8e:	e7b9      	b.n	8005b04 <_printf_float+0x30c>
 8005b90:	ee18 3a10 	vmov	r3, s16
 8005b94:	4652      	mov	r2, sl
 8005b96:	4631      	mov	r1, r6
 8005b98:	4628      	mov	r0, r5
 8005b9a:	47b8      	blx	r7
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	d1be      	bne.n	8005b1e <_printf_float+0x326>
 8005ba0:	e689      	b.n	80058b6 <_printf_float+0xbe>
 8005ba2:	9a05      	ldr	r2, [sp, #20]
 8005ba4:	464b      	mov	r3, r9
 8005ba6:	4442      	add	r2, r8
 8005ba8:	4631      	mov	r1, r6
 8005baa:	4628      	mov	r0, r5
 8005bac:	47b8      	blx	r7
 8005bae:	3001      	adds	r0, #1
 8005bb0:	d1c1      	bne.n	8005b36 <_printf_float+0x33e>
 8005bb2:	e680      	b.n	80058b6 <_printf_float+0xbe>
 8005bb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005bb6:	2a01      	cmp	r2, #1
 8005bb8:	dc01      	bgt.n	8005bbe <_printf_float+0x3c6>
 8005bba:	07db      	lsls	r3, r3, #31
 8005bbc:	d53a      	bpl.n	8005c34 <_printf_float+0x43c>
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	4642      	mov	r2, r8
 8005bc2:	4631      	mov	r1, r6
 8005bc4:	4628      	mov	r0, r5
 8005bc6:	47b8      	blx	r7
 8005bc8:	3001      	adds	r0, #1
 8005bca:	f43f ae74 	beq.w	80058b6 <_printf_float+0xbe>
 8005bce:	ee18 3a10 	vmov	r3, s16
 8005bd2:	4652      	mov	r2, sl
 8005bd4:	4631      	mov	r1, r6
 8005bd6:	4628      	mov	r0, r5
 8005bd8:	47b8      	blx	r7
 8005bda:	3001      	adds	r0, #1
 8005bdc:	f43f ae6b 	beq.w	80058b6 <_printf_float+0xbe>
 8005be0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005be4:	2200      	movs	r2, #0
 8005be6:	2300      	movs	r3, #0
 8005be8:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005bec:	f7fa ff8c 	bl	8000b08 <__aeabi_dcmpeq>
 8005bf0:	b9d8      	cbnz	r0, 8005c2a <_printf_float+0x432>
 8005bf2:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005bf6:	f108 0201 	add.w	r2, r8, #1
 8005bfa:	4631      	mov	r1, r6
 8005bfc:	4628      	mov	r0, r5
 8005bfe:	47b8      	blx	r7
 8005c00:	3001      	adds	r0, #1
 8005c02:	d10e      	bne.n	8005c22 <_printf_float+0x42a>
 8005c04:	e657      	b.n	80058b6 <_printf_float+0xbe>
 8005c06:	2301      	movs	r3, #1
 8005c08:	4652      	mov	r2, sl
 8005c0a:	4631      	mov	r1, r6
 8005c0c:	4628      	mov	r0, r5
 8005c0e:	47b8      	blx	r7
 8005c10:	3001      	adds	r0, #1
 8005c12:	f43f ae50 	beq.w	80058b6 <_printf_float+0xbe>
 8005c16:	f108 0801 	add.w	r8, r8, #1
 8005c1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c1c:	3b01      	subs	r3, #1
 8005c1e:	4543      	cmp	r3, r8
 8005c20:	dcf1      	bgt.n	8005c06 <_printf_float+0x40e>
 8005c22:	464b      	mov	r3, r9
 8005c24:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005c28:	e6da      	b.n	80059e0 <_printf_float+0x1e8>
 8005c2a:	f04f 0800 	mov.w	r8, #0
 8005c2e:	f104 0a1a 	add.w	sl, r4, #26
 8005c32:	e7f2      	b.n	8005c1a <_printf_float+0x422>
 8005c34:	2301      	movs	r3, #1
 8005c36:	4642      	mov	r2, r8
 8005c38:	e7df      	b.n	8005bfa <_printf_float+0x402>
 8005c3a:	2301      	movs	r3, #1
 8005c3c:	464a      	mov	r2, r9
 8005c3e:	4631      	mov	r1, r6
 8005c40:	4628      	mov	r0, r5
 8005c42:	47b8      	blx	r7
 8005c44:	3001      	adds	r0, #1
 8005c46:	f43f ae36 	beq.w	80058b6 <_printf_float+0xbe>
 8005c4a:	f108 0801 	add.w	r8, r8, #1
 8005c4e:	68e3      	ldr	r3, [r4, #12]
 8005c50:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005c52:	1a5b      	subs	r3, r3, r1
 8005c54:	4543      	cmp	r3, r8
 8005c56:	dcf0      	bgt.n	8005c3a <_printf_float+0x442>
 8005c58:	e6f8      	b.n	8005a4c <_printf_float+0x254>
 8005c5a:	f04f 0800 	mov.w	r8, #0
 8005c5e:	f104 0919 	add.w	r9, r4, #25
 8005c62:	e7f4      	b.n	8005c4e <_printf_float+0x456>

08005c64 <_printf_common>:
 8005c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c68:	4616      	mov	r6, r2
 8005c6a:	4699      	mov	r9, r3
 8005c6c:	688a      	ldr	r2, [r1, #8]
 8005c6e:	690b      	ldr	r3, [r1, #16]
 8005c70:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005c74:	4293      	cmp	r3, r2
 8005c76:	bfb8      	it	lt
 8005c78:	4613      	movlt	r3, r2
 8005c7a:	6033      	str	r3, [r6, #0]
 8005c7c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005c80:	4607      	mov	r7, r0
 8005c82:	460c      	mov	r4, r1
 8005c84:	b10a      	cbz	r2, 8005c8a <_printf_common+0x26>
 8005c86:	3301      	adds	r3, #1
 8005c88:	6033      	str	r3, [r6, #0]
 8005c8a:	6823      	ldr	r3, [r4, #0]
 8005c8c:	0699      	lsls	r1, r3, #26
 8005c8e:	bf42      	ittt	mi
 8005c90:	6833      	ldrmi	r3, [r6, #0]
 8005c92:	3302      	addmi	r3, #2
 8005c94:	6033      	strmi	r3, [r6, #0]
 8005c96:	6825      	ldr	r5, [r4, #0]
 8005c98:	f015 0506 	ands.w	r5, r5, #6
 8005c9c:	d106      	bne.n	8005cac <_printf_common+0x48>
 8005c9e:	f104 0a19 	add.w	sl, r4, #25
 8005ca2:	68e3      	ldr	r3, [r4, #12]
 8005ca4:	6832      	ldr	r2, [r6, #0]
 8005ca6:	1a9b      	subs	r3, r3, r2
 8005ca8:	42ab      	cmp	r3, r5
 8005caa:	dc26      	bgt.n	8005cfa <_printf_common+0x96>
 8005cac:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005cb0:	1e13      	subs	r3, r2, #0
 8005cb2:	6822      	ldr	r2, [r4, #0]
 8005cb4:	bf18      	it	ne
 8005cb6:	2301      	movne	r3, #1
 8005cb8:	0692      	lsls	r2, r2, #26
 8005cba:	d42b      	bmi.n	8005d14 <_printf_common+0xb0>
 8005cbc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005cc0:	4649      	mov	r1, r9
 8005cc2:	4638      	mov	r0, r7
 8005cc4:	47c0      	blx	r8
 8005cc6:	3001      	adds	r0, #1
 8005cc8:	d01e      	beq.n	8005d08 <_printf_common+0xa4>
 8005cca:	6823      	ldr	r3, [r4, #0]
 8005ccc:	6922      	ldr	r2, [r4, #16]
 8005cce:	f003 0306 	and.w	r3, r3, #6
 8005cd2:	2b04      	cmp	r3, #4
 8005cd4:	bf02      	ittt	eq
 8005cd6:	68e5      	ldreq	r5, [r4, #12]
 8005cd8:	6833      	ldreq	r3, [r6, #0]
 8005cda:	1aed      	subeq	r5, r5, r3
 8005cdc:	68a3      	ldr	r3, [r4, #8]
 8005cde:	bf0c      	ite	eq
 8005ce0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005ce4:	2500      	movne	r5, #0
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	bfc4      	itt	gt
 8005cea:	1a9b      	subgt	r3, r3, r2
 8005cec:	18ed      	addgt	r5, r5, r3
 8005cee:	2600      	movs	r6, #0
 8005cf0:	341a      	adds	r4, #26
 8005cf2:	42b5      	cmp	r5, r6
 8005cf4:	d11a      	bne.n	8005d2c <_printf_common+0xc8>
 8005cf6:	2000      	movs	r0, #0
 8005cf8:	e008      	b.n	8005d0c <_printf_common+0xa8>
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	4652      	mov	r2, sl
 8005cfe:	4649      	mov	r1, r9
 8005d00:	4638      	mov	r0, r7
 8005d02:	47c0      	blx	r8
 8005d04:	3001      	adds	r0, #1
 8005d06:	d103      	bne.n	8005d10 <_printf_common+0xac>
 8005d08:	f04f 30ff 	mov.w	r0, #4294967295
 8005d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d10:	3501      	adds	r5, #1
 8005d12:	e7c6      	b.n	8005ca2 <_printf_common+0x3e>
 8005d14:	18e1      	adds	r1, r4, r3
 8005d16:	1c5a      	adds	r2, r3, #1
 8005d18:	2030      	movs	r0, #48	; 0x30
 8005d1a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005d1e:	4422      	add	r2, r4
 8005d20:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005d24:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005d28:	3302      	adds	r3, #2
 8005d2a:	e7c7      	b.n	8005cbc <_printf_common+0x58>
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	4622      	mov	r2, r4
 8005d30:	4649      	mov	r1, r9
 8005d32:	4638      	mov	r0, r7
 8005d34:	47c0      	blx	r8
 8005d36:	3001      	adds	r0, #1
 8005d38:	d0e6      	beq.n	8005d08 <_printf_common+0xa4>
 8005d3a:	3601      	adds	r6, #1
 8005d3c:	e7d9      	b.n	8005cf2 <_printf_common+0x8e>
	...

08005d40 <_printf_i>:
 8005d40:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d44:	7e0f      	ldrb	r7, [r1, #24]
 8005d46:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005d48:	2f78      	cmp	r7, #120	; 0x78
 8005d4a:	4691      	mov	r9, r2
 8005d4c:	4680      	mov	r8, r0
 8005d4e:	460c      	mov	r4, r1
 8005d50:	469a      	mov	sl, r3
 8005d52:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005d56:	d807      	bhi.n	8005d68 <_printf_i+0x28>
 8005d58:	2f62      	cmp	r7, #98	; 0x62
 8005d5a:	d80a      	bhi.n	8005d72 <_printf_i+0x32>
 8005d5c:	2f00      	cmp	r7, #0
 8005d5e:	f000 80d4 	beq.w	8005f0a <_printf_i+0x1ca>
 8005d62:	2f58      	cmp	r7, #88	; 0x58
 8005d64:	f000 80c0 	beq.w	8005ee8 <_printf_i+0x1a8>
 8005d68:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d6c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005d70:	e03a      	b.n	8005de8 <_printf_i+0xa8>
 8005d72:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005d76:	2b15      	cmp	r3, #21
 8005d78:	d8f6      	bhi.n	8005d68 <_printf_i+0x28>
 8005d7a:	a101      	add	r1, pc, #4	; (adr r1, 8005d80 <_printf_i+0x40>)
 8005d7c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d80:	08005dd9 	.word	0x08005dd9
 8005d84:	08005ded 	.word	0x08005ded
 8005d88:	08005d69 	.word	0x08005d69
 8005d8c:	08005d69 	.word	0x08005d69
 8005d90:	08005d69 	.word	0x08005d69
 8005d94:	08005d69 	.word	0x08005d69
 8005d98:	08005ded 	.word	0x08005ded
 8005d9c:	08005d69 	.word	0x08005d69
 8005da0:	08005d69 	.word	0x08005d69
 8005da4:	08005d69 	.word	0x08005d69
 8005da8:	08005d69 	.word	0x08005d69
 8005dac:	08005ef1 	.word	0x08005ef1
 8005db0:	08005e19 	.word	0x08005e19
 8005db4:	08005eab 	.word	0x08005eab
 8005db8:	08005d69 	.word	0x08005d69
 8005dbc:	08005d69 	.word	0x08005d69
 8005dc0:	08005f13 	.word	0x08005f13
 8005dc4:	08005d69 	.word	0x08005d69
 8005dc8:	08005e19 	.word	0x08005e19
 8005dcc:	08005d69 	.word	0x08005d69
 8005dd0:	08005d69 	.word	0x08005d69
 8005dd4:	08005eb3 	.word	0x08005eb3
 8005dd8:	682b      	ldr	r3, [r5, #0]
 8005dda:	1d1a      	adds	r2, r3, #4
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	602a      	str	r2, [r5, #0]
 8005de0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005de4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005de8:	2301      	movs	r3, #1
 8005dea:	e09f      	b.n	8005f2c <_printf_i+0x1ec>
 8005dec:	6820      	ldr	r0, [r4, #0]
 8005dee:	682b      	ldr	r3, [r5, #0]
 8005df0:	0607      	lsls	r7, r0, #24
 8005df2:	f103 0104 	add.w	r1, r3, #4
 8005df6:	6029      	str	r1, [r5, #0]
 8005df8:	d501      	bpl.n	8005dfe <_printf_i+0xbe>
 8005dfa:	681e      	ldr	r6, [r3, #0]
 8005dfc:	e003      	b.n	8005e06 <_printf_i+0xc6>
 8005dfe:	0646      	lsls	r6, r0, #25
 8005e00:	d5fb      	bpl.n	8005dfa <_printf_i+0xba>
 8005e02:	f9b3 6000 	ldrsh.w	r6, [r3]
 8005e06:	2e00      	cmp	r6, #0
 8005e08:	da03      	bge.n	8005e12 <_printf_i+0xd2>
 8005e0a:	232d      	movs	r3, #45	; 0x2d
 8005e0c:	4276      	negs	r6, r6
 8005e0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e12:	485a      	ldr	r0, [pc, #360]	; (8005f7c <_printf_i+0x23c>)
 8005e14:	230a      	movs	r3, #10
 8005e16:	e012      	b.n	8005e3e <_printf_i+0xfe>
 8005e18:	682b      	ldr	r3, [r5, #0]
 8005e1a:	6820      	ldr	r0, [r4, #0]
 8005e1c:	1d19      	adds	r1, r3, #4
 8005e1e:	6029      	str	r1, [r5, #0]
 8005e20:	0605      	lsls	r5, r0, #24
 8005e22:	d501      	bpl.n	8005e28 <_printf_i+0xe8>
 8005e24:	681e      	ldr	r6, [r3, #0]
 8005e26:	e002      	b.n	8005e2e <_printf_i+0xee>
 8005e28:	0641      	lsls	r1, r0, #25
 8005e2a:	d5fb      	bpl.n	8005e24 <_printf_i+0xe4>
 8005e2c:	881e      	ldrh	r6, [r3, #0]
 8005e2e:	4853      	ldr	r0, [pc, #332]	; (8005f7c <_printf_i+0x23c>)
 8005e30:	2f6f      	cmp	r7, #111	; 0x6f
 8005e32:	bf0c      	ite	eq
 8005e34:	2308      	moveq	r3, #8
 8005e36:	230a      	movne	r3, #10
 8005e38:	2100      	movs	r1, #0
 8005e3a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005e3e:	6865      	ldr	r5, [r4, #4]
 8005e40:	60a5      	str	r5, [r4, #8]
 8005e42:	2d00      	cmp	r5, #0
 8005e44:	bfa2      	ittt	ge
 8005e46:	6821      	ldrge	r1, [r4, #0]
 8005e48:	f021 0104 	bicge.w	r1, r1, #4
 8005e4c:	6021      	strge	r1, [r4, #0]
 8005e4e:	b90e      	cbnz	r6, 8005e54 <_printf_i+0x114>
 8005e50:	2d00      	cmp	r5, #0
 8005e52:	d04b      	beq.n	8005eec <_printf_i+0x1ac>
 8005e54:	4615      	mov	r5, r2
 8005e56:	fbb6 f1f3 	udiv	r1, r6, r3
 8005e5a:	fb03 6711 	mls	r7, r3, r1, r6
 8005e5e:	5dc7      	ldrb	r7, [r0, r7]
 8005e60:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005e64:	4637      	mov	r7, r6
 8005e66:	42bb      	cmp	r3, r7
 8005e68:	460e      	mov	r6, r1
 8005e6a:	d9f4      	bls.n	8005e56 <_printf_i+0x116>
 8005e6c:	2b08      	cmp	r3, #8
 8005e6e:	d10b      	bne.n	8005e88 <_printf_i+0x148>
 8005e70:	6823      	ldr	r3, [r4, #0]
 8005e72:	07de      	lsls	r6, r3, #31
 8005e74:	d508      	bpl.n	8005e88 <_printf_i+0x148>
 8005e76:	6923      	ldr	r3, [r4, #16]
 8005e78:	6861      	ldr	r1, [r4, #4]
 8005e7a:	4299      	cmp	r1, r3
 8005e7c:	bfde      	ittt	le
 8005e7e:	2330      	movle	r3, #48	; 0x30
 8005e80:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005e84:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005e88:	1b52      	subs	r2, r2, r5
 8005e8a:	6122      	str	r2, [r4, #16]
 8005e8c:	f8cd a000 	str.w	sl, [sp]
 8005e90:	464b      	mov	r3, r9
 8005e92:	aa03      	add	r2, sp, #12
 8005e94:	4621      	mov	r1, r4
 8005e96:	4640      	mov	r0, r8
 8005e98:	f7ff fee4 	bl	8005c64 <_printf_common>
 8005e9c:	3001      	adds	r0, #1
 8005e9e:	d14a      	bne.n	8005f36 <_printf_i+0x1f6>
 8005ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8005ea4:	b004      	add	sp, #16
 8005ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005eaa:	6823      	ldr	r3, [r4, #0]
 8005eac:	f043 0320 	orr.w	r3, r3, #32
 8005eb0:	6023      	str	r3, [r4, #0]
 8005eb2:	4833      	ldr	r0, [pc, #204]	; (8005f80 <_printf_i+0x240>)
 8005eb4:	2778      	movs	r7, #120	; 0x78
 8005eb6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	6829      	ldr	r1, [r5, #0]
 8005ebe:	061f      	lsls	r7, r3, #24
 8005ec0:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ec4:	d402      	bmi.n	8005ecc <_printf_i+0x18c>
 8005ec6:	065f      	lsls	r7, r3, #25
 8005ec8:	bf48      	it	mi
 8005eca:	b2b6      	uxthmi	r6, r6
 8005ecc:	07df      	lsls	r7, r3, #31
 8005ece:	bf48      	it	mi
 8005ed0:	f043 0320 	orrmi.w	r3, r3, #32
 8005ed4:	6029      	str	r1, [r5, #0]
 8005ed6:	bf48      	it	mi
 8005ed8:	6023      	strmi	r3, [r4, #0]
 8005eda:	b91e      	cbnz	r6, 8005ee4 <_printf_i+0x1a4>
 8005edc:	6823      	ldr	r3, [r4, #0]
 8005ede:	f023 0320 	bic.w	r3, r3, #32
 8005ee2:	6023      	str	r3, [r4, #0]
 8005ee4:	2310      	movs	r3, #16
 8005ee6:	e7a7      	b.n	8005e38 <_printf_i+0xf8>
 8005ee8:	4824      	ldr	r0, [pc, #144]	; (8005f7c <_printf_i+0x23c>)
 8005eea:	e7e4      	b.n	8005eb6 <_printf_i+0x176>
 8005eec:	4615      	mov	r5, r2
 8005eee:	e7bd      	b.n	8005e6c <_printf_i+0x12c>
 8005ef0:	682b      	ldr	r3, [r5, #0]
 8005ef2:	6826      	ldr	r6, [r4, #0]
 8005ef4:	6961      	ldr	r1, [r4, #20]
 8005ef6:	1d18      	adds	r0, r3, #4
 8005ef8:	6028      	str	r0, [r5, #0]
 8005efa:	0635      	lsls	r5, r6, #24
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	d501      	bpl.n	8005f04 <_printf_i+0x1c4>
 8005f00:	6019      	str	r1, [r3, #0]
 8005f02:	e002      	b.n	8005f0a <_printf_i+0x1ca>
 8005f04:	0670      	lsls	r0, r6, #25
 8005f06:	d5fb      	bpl.n	8005f00 <_printf_i+0x1c0>
 8005f08:	8019      	strh	r1, [r3, #0]
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	6123      	str	r3, [r4, #16]
 8005f0e:	4615      	mov	r5, r2
 8005f10:	e7bc      	b.n	8005e8c <_printf_i+0x14c>
 8005f12:	682b      	ldr	r3, [r5, #0]
 8005f14:	1d1a      	adds	r2, r3, #4
 8005f16:	602a      	str	r2, [r5, #0]
 8005f18:	681d      	ldr	r5, [r3, #0]
 8005f1a:	6862      	ldr	r2, [r4, #4]
 8005f1c:	2100      	movs	r1, #0
 8005f1e:	4628      	mov	r0, r5
 8005f20:	f7fa f976 	bl	8000210 <memchr>
 8005f24:	b108      	cbz	r0, 8005f2a <_printf_i+0x1ea>
 8005f26:	1b40      	subs	r0, r0, r5
 8005f28:	6060      	str	r0, [r4, #4]
 8005f2a:	6863      	ldr	r3, [r4, #4]
 8005f2c:	6123      	str	r3, [r4, #16]
 8005f2e:	2300      	movs	r3, #0
 8005f30:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f34:	e7aa      	b.n	8005e8c <_printf_i+0x14c>
 8005f36:	6923      	ldr	r3, [r4, #16]
 8005f38:	462a      	mov	r2, r5
 8005f3a:	4649      	mov	r1, r9
 8005f3c:	4640      	mov	r0, r8
 8005f3e:	47d0      	blx	sl
 8005f40:	3001      	adds	r0, #1
 8005f42:	d0ad      	beq.n	8005ea0 <_printf_i+0x160>
 8005f44:	6823      	ldr	r3, [r4, #0]
 8005f46:	079b      	lsls	r3, r3, #30
 8005f48:	d413      	bmi.n	8005f72 <_printf_i+0x232>
 8005f4a:	68e0      	ldr	r0, [r4, #12]
 8005f4c:	9b03      	ldr	r3, [sp, #12]
 8005f4e:	4298      	cmp	r0, r3
 8005f50:	bfb8      	it	lt
 8005f52:	4618      	movlt	r0, r3
 8005f54:	e7a6      	b.n	8005ea4 <_printf_i+0x164>
 8005f56:	2301      	movs	r3, #1
 8005f58:	4632      	mov	r2, r6
 8005f5a:	4649      	mov	r1, r9
 8005f5c:	4640      	mov	r0, r8
 8005f5e:	47d0      	blx	sl
 8005f60:	3001      	adds	r0, #1
 8005f62:	d09d      	beq.n	8005ea0 <_printf_i+0x160>
 8005f64:	3501      	adds	r5, #1
 8005f66:	68e3      	ldr	r3, [r4, #12]
 8005f68:	9903      	ldr	r1, [sp, #12]
 8005f6a:	1a5b      	subs	r3, r3, r1
 8005f6c:	42ab      	cmp	r3, r5
 8005f6e:	dcf2      	bgt.n	8005f56 <_printf_i+0x216>
 8005f70:	e7eb      	b.n	8005f4a <_printf_i+0x20a>
 8005f72:	2500      	movs	r5, #0
 8005f74:	f104 0619 	add.w	r6, r4, #25
 8005f78:	e7f5      	b.n	8005f66 <_printf_i+0x226>
 8005f7a:	bf00      	nop
 8005f7c:	080083d6 	.word	0x080083d6
 8005f80:	080083e7 	.word	0x080083e7

08005f84 <std>:
 8005f84:	2300      	movs	r3, #0
 8005f86:	b510      	push	{r4, lr}
 8005f88:	4604      	mov	r4, r0
 8005f8a:	e9c0 3300 	strd	r3, r3, [r0]
 8005f8e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005f92:	6083      	str	r3, [r0, #8]
 8005f94:	8181      	strh	r1, [r0, #12]
 8005f96:	6643      	str	r3, [r0, #100]	; 0x64
 8005f98:	81c2      	strh	r2, [r0, #14]
 8005f9a:	6183      	str	r3, [r0, #24]
 8005f9c:	4619      	mov	r1, r3
 8005f9e:	2208      	movs	r2, #8
 8005fa0:	305c      	adds	r0, #92	; 0x5c
 8005fa2:	f000 f914 	bl	80061ce <memset>
 8005fa6:	4b0d      	ldr	r3, [pc, #52]	; (8005fdc <std+0x58>)
 8005fa8:	6263      	str	r3, [r4, #36]	; 0x24
 8005faa:	4b0d      	ldr	r3, [pc, #52]	; (8005fe0 <std+0x5c>)
 8005fac:	62a3      	str	r3, [r4, #40]	; 0x28
 8005fae:	4b0d      	ldr	r3, [pc, #52]	; (8005fe4 <std+0x60>)
 8005fb0:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005fb2:	4b0d      	ldr	r3, [pc, #52]	; (8005fe8 <std+0x64>)
 8005fb4:	6323      	str	r3, [r4, #48]	; 0x30
 8005fb6:	4b0d      	ldr	r3, [pc, #52]	; (8005fec <std+0x68>)
 8005fb8:	6224      	str	r4, [r4, #32]
 8005fba:	429c      	cmp	r4, r3
 8005fbc:	d006      	beq.n	8005fcc <std+0x48>
 8005fbe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8005fc2:	4294      	cmp	r4, r2
 8005fc4:	d002      	beq.n	8005fcc <std+0x48>
 8005fc6:	33d0      	adds	r3, #208	; 0xd0
 8005fc8:	429c      	cmp	r4, r3
 8005fca:	d105      	bne.n	8005fd8 <std+0x54>
 8005fcc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005fd0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005fd4:	f000 b9cc 	b.w	8006370 <__retarget_lock_init_recursive>
 8005fd8:	bd10      	pop	{r4, pc}
 8005fda:	bf00      	nop
 8005fdc:	08006149 	.word	0x08006149
 8005fe0:	0800616b 	.word	0x0800616b
 8005fe4:	080061a3 	.word	0x080061a3
 8005fe8:	080061c7 	.word	0x080061c7
 8005fec:	20000434 	.word	0x20000434

08005ff0 <stdio_exit_handler>:
 8005ff0:	4a02      	ldr	r2, [pc, #8]	; (8005ffc <stdio_exit_handler+0xc>)
 8005ff2:	4903      	ldr	r1, [pc, #12]	; (8006000 <stdio_exit_handler+0x10>)
 8005ff4:	4803      	ldr	r0, [pc, #12]	; (8006004 <stdio_exit_handler+0x14>)
 8005ff6:	f000 b869 	b.w	80060cc <_fwalk_sglue>
 8005ffa:	bf00      	nop
 8005ffc:	2000000c 	.word	0x2000000c
 8006000:	08007bd9 	.word	0x08007bd9
 8006004:	20000018 	.word	0x20000018

08006008 <cleanup_stdio>:
 8006008:	6841      	ldr	r1, [r0, #4]
 800600a:	4b0c      	ldr	r3, [pc, #48]	; (800603c <cleanup_stdio+0x34>)
 800600c:	4299      	cmp	r1, r3
 800600e:	b510      	push	{r4, lr}
 8006010:	4604      	mov	r4, r0
 8006012:	d001      	beq.n	8006018 <cleanup_stdio+0x10>
 8006014:	f001 fde0 	bl	8007bd8 <_fflush_r>
 8006018:	68a1      	ldr	r1, [r4, #8]
 800601a:	4b09      	ldr	r3, [pc, #36]	; (8006040 <cleanup_stdio+0x38>)
 800601c:	4299      	cmp	r1, r3
 800601e:	d002      	beq.n	8006026 <cleanup_stdio+0x1e>
 8006020:	4620      	mov	r0, r4
 8006022:	f001 fdd9 	bl	8007bd8 <_fflush_r>
 8006026:	68e1      	ldr	r1, [r4, #12]
 8006028:	4b06      	ldr	r3, [pc, #24]	; (8006044 <cleanup_stdio+0x3c>)
 800602a:	4299      	cmp	r1, r3
 800602c:	d004      	beq.n	8006038 <cleanup_stdio+0x30>
 800602e:	4620      	mov	r0, r4
 8006030:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006034:	f001 bdd0 	b.w	8007bd8 <_fflush_r>
 8006038:	bd10      	pop	{r4, pc}
 800603a:	bf00      	nop
 800603c:	20000434 	.word	0x20000434
 8006040:	2000049c 	.word	0x2000049c
 8006044:	20000504 	.word	0x20000504

08006048 <global_stdio_init.part.0>:
 8006048:	b510      	push	{r4, lr}
 800604a:	4b0b      	ldr	r3, [pc, #44]	; (8006078 <global_stdio_init.part.0+0x30>)
 800604c:	4c0b      	ldr	r4, [pc, #44]	; (800607c <global_stdio_init.part.0+0x34>)
 800604e:	4a0c      	ldr	r2, [pc, #48]	; (8006080 <global_stdio_init.part.0+0x38>)
 8006050:	601a      	str	r2, [r3, #0]
 8006052:	4620      	mov	r0, r4
 8006054:	2200      	movs	r2, #0
 8006056:	2104      	movs	r1, #4
 8006058:	f7ff ff94 	bl	8005f84 <std>
 800605c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006060:	2201      	movs	r2, #1
 8006062:	2109      	movs	r1, #9
 8006064:	f7ff ff8e 	bl	8005f84 <std>
 8006068:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800606c:	2202      	movs	r2, #2
 800606e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006072:	2112      	movs	r1, #18
 8006074:	f7ff bf86 	b.w	8005f84 <std>
 8006078:	2000056c 	.word	0x2000056c
 800607c:	20000434 	.word	0x20000434
 8006080:	08005ff1 	.word	0x08005ff1

08006084 <__sfp_lock_acquire>:
 8006084:	4801      	ldr	r0, [pc, #4]	; (800608c <__sfp_lock_acquire+0x8>)
 8006086:	f000 b974 	b.w	8006372 <__retarget_lock_acquire_recursive>
 800608a:	bf00      	nop
 800608c:	20000575 	.word	0x20000575

08006090 <__sfp_lock_release>:
 8006090:	4801      	ldr	r0, [pc, #4]	; (8006098 <__sfp_lock_release+0x8>)
 8006092:	f000 b96f 	b.w	8006374 <__retarget_lock_release_recursive>
 8006096:	bf00      	nop
 8006098:	20000575 	.word	0x20000575

0800609c <__sinit>:
 800609c:	b510      	push	{r4, lr}
 800609e:	4604      	mov	r4, r0
 80060a0:	f7ff fff0 	bl	8006084 <__sfp_lock_acquire>
 80060a4:	6a23      	ldr	r3, [r4, #32]
 80060a6:	b11b      	cbz	r3, 80060b0 <__sinit+0x14>
 80060a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060ac:	f7ff bff0 	b.w	8006090 <__sfp_lock_release>
 80060b0:	4b04      	ldr	r3, [pc, #16]	; (80060c4 <__sinit+0x28>)
 80060b2:	6223      	str	r3, [r4, #32]
 80060b4:	4b04      	ldr	r3, [pc, #16]	; (80060c8 <__sinit+0x2c>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d1f5      	bne.n	80060a8 <__sinit+0xc>
 80060bc:	f7ff ffc4 	bl	8006048 <global_stdio_init.part.0>
 80060c0:	e7f2      	b.n	80060a8 <__sinit+0xc>
 80060c2:	bf00      	nop
 80060c4:	08006009 	.word	0x08006009
 80060c8:	2000056c 	.word	0x2000056c

080060cc <_fwalk_sglue>:
 80060cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060d0:	4607      	mov	r7, r0
 80060d2:	4688      	mov	r8, r1
 80060d4:	4614      	mov	r4, r2
 80060d6:	2600      	movs	r6, #0
 80060d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80060dc:	f1b9 0901 	subs.w	r9, r9, #1
 80060e0:	d505      	bpl.n	80060ee <_fwalk_sglue+0x22>
 80060e2:	6824      	ldr	r4, [r4, #0]
 80060e4:	2c00      	cmp	r4, #0
 80060e6:	d1f7      	bne.n	80060d8 <_fwalk_sglue+0xc>
 80060e8:	4630      	mov	r0, r6
 80060ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060ee:	89ab      	ldrh	r3, [r5, #12]
 80060f0:	2b01      	cmp	r3, #1
 80060f2:	d907      	bls.n	8006104 <_fwalk_sglue+0x38>
 80060f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80060f8:	3301      	adds	r3, #1
 80060fa:	d003      	beq.n	8006104 <_fwalk_sglue+0x38>
 80060fc:	4629      	mov	r1, r5
 80060fe:	4638      	mov	r0, r7
 8006100:	47c0      	blx	r8
 8006102:	4306      	orrs	r6, r0
 8006104:	3568      	adds	r5, #104	; 0x68
 8006106:	e7e9      	b.n	80060dc <_fwalk_sglue+0x10>

08006108 <siprintf>:
 8006108:	b40e      	push	{r1, r2, r3}
 800610a:	b500      	push	{lr}
 800610c:	b09c      	sub	sp, #112	; 0x70
 800610e:	ab1d      	add	r3, sp, #116	; 0x74
 8006110:	9002      	str	r0, [sp, #8]
 8006112:	9006      	str	r0, [sp, #24]
 8006114:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006118:	4809      	ldr	r0, [pc, #36]	; (8006140 <siprintf+0x38>)
 800611a:	9107      	str	r1, [sp, #28]
 800611c:	9104      	str	r1, [sp, #16]
 800611e:	4909      	ldr	r1, [pc, #36]	; (8006144 <siprintf+0x3c>)
 8006120:	f853 2b04 	ldr.w	r2, [r3], #4
 8006124:	9105      	str	r1, [sp, #20]
 8006126:	6800      	ldr	r0, [r0, #0]
 8006128:	9301      	str	r3, [sp, #4]
 800612a:	a902      	add	r1, sp, #8
 800612c:	f001 fbd0 	bl	80078d0 <_svfiprintf_r>
 8006130:	9b02      	ldr	r3, [sp, #8]
 8006132:	2200      	movs	r2, #0
 8006134:	701a      	strb	r2, [r3, #0]
 8006136:	b01c      	add	sp, #112	; 0x70
 8006138:	f85d eb04 	ldr.w	lr, [sp], #4
 800613c:	b003      	add	sp, #12
 800613e:	4770      	bx	lr
 8006140:	20000064 	.word	0x20000064
 8006144:	ffff0208 	.word	0xffff0208

08006148 <__sread>:
 8006148:	b510      	push	{r4, lr}
 800614a:	460c      	mov	r4, r1
 800614c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006150:	f000 f89c 	bl	800628c <_read_r>
 8006154:	2800      	cmp	r0, #0
 8006156:	bfab      	itete	ge
 8006158:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800615a:	89a3      	ldrhlt	r3, [r4, #12]
 800615c:	181b      	addge	r3, r3, r0
 800615e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006162:	bfac      	ite	ge
 8006164:	6563      	strge	r3, [r4, #84]	; 0x54
 8006166:	81a3      	strhlt	r3, [r4, #12]
 8006168:	bd10      	pop	{r4, pc}

0800616a <__swrite>:
 800616a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800616e:	461f      	mov	r7, r3
 8006170:	898b      	ldrh	r3, [r1, #12]
 8006172:	05db      	lsls	r3, r3, #23
 8006174:	4605      	mov	r5, r0
 8006176:	460c      	mov	r4, r1
 8006178:	4616      	mov	r6, r2
 800617a:	d505      	bpl.n	8006188 <__swrite+0x1e>
 800617c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006180:	2302      	movs	r3, #2
 8006182:	2200      	movs	r2, #0
 8006184:	f000 f870 	bl	8006268 <_lseek_r>
 8006188:	89a3      	ldrh	r3, [r4, #12]
 800618a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800618e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006192:	81a3      	strh	r3, [r4, #12]
 8006194:	4632      	mov	r2, r6
 8006196:	463b      	mov	r3, r7
 8006198:	4628      	mov	r0, r5
 800619a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800619e:	f000 b8ab 	b.w	80062f8 <_write_r>

080061a2 <__sseek>:
 80061a2:	b510      	push	{r4, lr}
 80061a4:	460c      	mov	r4, r1
 80061a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061aa:	f000 f85d 	bl	8006268 <_lseek_r>
 80061ae:	1c43      	adds	r3, r0, #1
 80061b0:	89a3      	ldrh	r3, [r4, #12]
 80061b2:	bf15      	itete	ne
 80061b4:	6560      	strne	r0, [r4, #84]	; 0x54
 80061b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80061ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80061be:	81a3      	strheq	r3, [r4, #12]
 80061c0:	bf18      	it	ne
 80061c2:	81a3      	strhne	r3, [r4, #12]
 80061c4:	bd10      	pop	{r4, pc}

080061c6 <__sclose>:
 80061c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80061ca:	f000 b83d 	b.w	8006248 <_close_r>

080061ce <memset>:
 80061ce:	4402      	add	r2, r0
 80061d0:	4603      	mov	r3, r0
 80061d2:	4293      	cmp	r3, r2
 80061d4:	d100      	bne.n	80061d8 <memset+0xa>
 80061d6:	4770      	bx	lr
 80061d8:	f803 1b01 	strb.w	r1, [r3], #1
 80061dc:	e7f9      	b.n	80061d2 <memset+0x4>

080061de <_raise_r>:
 80061de:	291f      	cmp	r1, #31
 80061e0:	b538      	push	{r3, r4, r5, lr}
 80061e2:	4604      	mov	r4, r0
 80061e4:	460d      	mov	r5, r1
 80061e6:	d904      	bls.n	80061f2 <_raise_r+0x14>
 80061e8:	2316      	movs	r3, #22
 80061ea:	6003      	str	r3, [r0, #0]
 80061ec:	f04f 30ff 	mov.w	r0, #4294967295
 80061f0:	bd38      	pop	{r3, r4, r5, pc}
 80061f2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80061f4:	b112      	cbz	r2, 80061fc <_raise_r+0x1e>
 80061f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80061fa:	b94b      	cbnz	r3, 8006210 <_raise_r+0x32>
 80061fc:	4620      	mov	r0, r4
 80061fe:	f000 f869 	bl	80062d4 <_getpid_r>
 8006202:	462a      	mov	r2, r5
 8006204:	4601      	mov	r1, r0
 8006206:	4620      	mov	r0, r4
 8006208:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800620c:	f000 b850 	b.w	80062b0 <_kill_r>
 8006210:	2b01      	cmp	r3, #1
 8006212:	d00a      	beq.n	800622a <_raise_r+0x4c>
 8006214:	1c59      	adds	r1, r3, #1
 8006216:	d103      	bne.n	8006220 <_raise_r+0x42>
 8006218:	2316      	movs	r3, #22
 800621a:	6003      	str	r3, [r0, #0]
 800621c:	2001      	movs	r0, #1
 800621e:	e7e7      	b.n	80061f0 <_raise_r+0x12>
 8006220:	2400      	movs	r4, #0
 8006222:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006226:	4628      	mov	r0, r5
 8006228:	4798      	blx	r3
 800622a:	2000      	movs	r0, #0
 800622c:	e7e0      	b.n	80061f0 <_raise_r+0x12>
	...

08006230 <raise>:
 8006230:	4b02      	ldr	r3, [pc, #8]	; (800623c <raise+0xc>)
 8006232:	4601      	mov	r1, r0
 8006234:	6818      	ldr	r0, [r3, #0]
 8006236:	f7ff bfd2 	b.w	80061de <_raise_r>
 800623a:	bf00      	nop
 800623c:	20000064 	.word	0x20000064

08006240 <_localeconv_r>:
 8006240:	4800      	ldr	r0, [pc, #0]	; (8006244 <_localeconv_r+0x4>)
 8006242:	4770      	bx	lr
 8006244:	20000158 	.word	0x20000158

08006248 <_close_r>:
 8006248:	b538      	push	{r3, r4, r5, lr}
 800624a:	4d06      	ldr	r5, [pc, #24]	; (8006264 <_close_r+0x1c>)
 800624c:	2300      	movs	r3, #0
 800624e:	4604      	mov	r4, r0
 8006250:	4608      	mov	r0, r1
 8006252:	602b      	str	r3, [r5, #0]
 8006254:	f7fc fd0b 	bl	8002c6e <_close>
 8006258:	1c43      	adds	r3, r0, #1
 800625a:	d102      	bne.n	8006262 <_close_r+0x1a>
 800625c:	682b      	ldr	r3, [r5, #0]
 800625e:	b103      	cbz	r3, 8006262 <_close_r+0x1a>
 8006260:	6023      	str	r3, [r4, #0]
 8006262:	bd38      	pop	{r3, r4, r5, pc}
 8006264:	20000570 	.word	0x20000570

08006268 <_lseek_r>:
 8006268:	b538      	push	{r3, r4, r5, lr}
 800626a:	4d07      	ldr	r5, [pc, #28]	; (8006288 <_lseek_r+0x20>)
 800626c:	4604      	mov	r4, r0
 800626e:	4608      	mov	r0, r1
 8006270:	4611      	mov	r1, r2
 8006272:	2200      	movs	r2, #0
 8006274:	602a      	str	r2, [r5, #0]
 8006276:	461a      	mov	r2, r3
 8006278:	f7fc fd20 	bl	8002cbc <_lseek>
 800627c:	1c43      	adds	r3, r0, #1
 800627e:	d102      	bne.n	8006286 <_lseek_r+0x1e>
 8006280:	682b      	ldr	r3, [r5, #0]
 8006282:	b103      	cbz	r3, 8006286 <_lseek_r+0x1e>
 8006284:	6023      	str	r3, [r4, #0]
 8006286:	bd38      	pop	{r3, r4, r5, pc}
 8006288:	20000570 	.word	0x20000570

0800628c <_read_r>:
 800628c:	b538      	push	{r3, r4, r5, lr}
 800628e:	4d07      	ldr	r5, [pc, #28]	; (80062ac <_read_r+0x20>)
 8006290:	4604      	mov	r4, r0
 8006292:	4608      	mov	r0, r1
 8006294:	4611      	mov	r1, r2
 8006296:	2200      	movs	r2, #0
 8006298:	602a      	str	r2, [r5, #0]
 800629a:	461a      	mov	r2, r3
 800629c:	f7fc fcae 	bl	8002bfc <_read>
 80062a0:	1c43      	adds	r3, r0, #1
 80062a2:	d102      	bne.n	80062aa <_read_r+0x1e>
 80062a4:	682b      	ldr	r3, [r5, #0]
 80062a6:	b103      	cbz	r3, 80062aa <_read_r+0x1e>
 80062a8:	6023      	str	r3, [r4, #0]
 80062aa:	bd38      	pop	{r3, r4, r5, pc}
 80062ac:	20000570 	.word	0x20000570

080062b0 <_kill_r>:
 80062b0:	b538      	push	{r3, r4, r5, lr}
 80062b2:	4d07      	ldr	r5, [pc, #28]	; (80062d0 <_kill_r+0x20>)
 80062b4:	2300      	movs	r3, #0
 80062b6:	4604      	mov	r4, r0
 80062b8:	4608      	mov	r0, r1
 80062ba:	4611      	mov	r1, r2
 80062bc:	602b      	str	r3, [r5, #0]
 80062be:	f7fc fc83 	bl	8002bc8 <_kill>
 80062c2:	1c43      	adds	r3, r0, #1
 80062c4:	d102      	bne.n	80062cc <_kill_r+0x1c>
 80062c6:	682b      	ldr	r3, [r5, #0]
 80062c8:	b103      	cbz	r3, 80062cc <_kill_r+0x1c>
 80062ca:	6023      	str	r3, [r4, #0]
 80062cc:	bd38      	pop	{r3, r4, r5, pc}
 80062ce:	bf00      	nop
 80062d0:	20000570 	.word	0x20000570

080062d4 <_getpid_r>:
 80062d4:	f7fc bc70 	b.w	8002bb8 <_getpid>

080062d8 <_sbrk_r>:
 80062d8:	b538      	push	{r3, r4, r5, lr}
 80062da:	4d06      	ldr	r5, [pc, #24]	; (80062f4 <_sbrk_r+0x1c>)
 80062dc:	2300      	movs	r3, #0
 80062de:	4604      	mov	r4, r0
 80062e0:	4608      	mov	r0, r1
 80062e2:	602b      	str	r3, [r5, #0]
 80062e4:	f7fc fcf8 	bl	8002cd8 <_sbrk>
 80062e8:	1c43      	adds	r3, r0, #1
 80062ea:	d102      	bne.n	80062f2 <_sbrk_r+0x1a>
 80062ec:	682b      	ldr	r3, [r5, #0]
 80062ee:	b103      	cbz	r3, 80062f2 <_sbrk_r+0x1a>
 80062f0:	6023      	str	r3, [r4, #0]
 80062f2:	bd38      	pop	{r3, r4, r5, pc}
 80062f4:	20000570 	.word	0x20000570

080062f8 <_write_r>:
 80062f8:	b538      	push	{r3, r4, r5, lr}
 80062fa:	4d07      	ldr	r5, [pc, #28]	; (8006318 <_write_r+0x20>)
 80062fc:	4604      	mov	r4, r0
 80062fe:	4608      	mov	r0, r1
 8006300:	4611      	mov	r1, r2
 8006302:	2200      	movs	r2, #0
 8006304:	602a      	str	r2, [r5, #0]
 8006306:	461a      	mov	r2, r3
 8006308:	f7fc fc95 	bl	8002c36 <_write>
 800630c:	1c43      	adds	r3, r0, #1
 800630e:	d102      	bne.n	8006316 <_write_r+0x1e>
 8006310:	682b      	ldr	r3, [r5, #0]
 8006312:	b103      	cbz	r3, 8006316 <_write_r+0x1e>
 8006314:	6023      	str	r3, [r4, #0]
 8006316:	bd38      	pop	{r3, r4, r5, pc}
 8006318:	20000570 	.word	0x20000570

0800631c <__errno>:
 800631c:	4b01      	ldr	r3, [pc, #4]	; (8006324 <__errno+0x8>)
 800631e:	6818      	ldr	r0, [r3, #0]
 8006320:	4770      	bx	lr
 8006322:	bf00      	nop
 8006324:	20000064 	.word	0x20000064

08006328 <__libc_init_array>:
 8006328:	b570      	push	{r4, r5, r6, lr}
 800632a:	4d0d      	ldr	r5, [pc, #52]	; (8006360 <__libc_init_array+0x38>)
 800632c:	4c0d      	ldr	r4, [pc, #52]	; (8006364 <__libc_init_array+0x3c>)
 800632e:	1b64      	subs	r4, r4, r5
 8006330:	10a4      	asrs	r4, r4, #2
 8006332:	2600      	movs	r6, #0
 8006334:	42a6      	cmp	r6, r4
 8006336:	d109      	bne.n	800634c <__libc_init_array+0x24>
 8006338:	4d0b      	ldr	r5, [pc, #44]	; (8006368 <__libc_init_array+0x40>)
 800633a:	4c0c      	ldr	r4, [pc, #48]	; (800636c <__libc_init_array+0x44>)
 800633c:	f001 ff88 	bl	8008250 <_init>
 8006340:	1b64      	subs	r4, r4, r5
 8006342:	10a4      	asrs	r4, r4, #2
 8006344:	2600      	movs	r6, #0
 8006346:	42a6      	cmp	r6, r4
 8006348:	d105      	bne.n	8006356 <__libc_init_array+0x2e>
 800634a:	bd70      	pop	{r4, r5, r6, pc}
 800634c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006350:	4798      	blx	r3
 8006352:	3601      	adds	r6, #1
 8006354:	e7ee      	b.n	8006334 <__libc_init_array+0xc>
 8006356:	f855 3b04 	ldr.w	r3, [r5], #4
 800635a:	4798      	blx	r3
 800635c:	3601      	adds	r6, #1
 800635e:	e7f2      	b.n	8006346 <__libc_init_array+0x1e>
 8006360:	0800873c 	.word	0x0800873c
 8006364:	0800873c 	.word	0x0800873c
 8006368:	0800873c 	.word	0x0800873c
 800636c:	08008744 	.word	0x08008744

08006370 <__retarget_lock_init_recursive>:
 8006370:	4770      	bx	lr

08006372 <__retarget_lock_acquire_recursive>:
 8006372:	4770      	bx	lr

08006374 <__retarget_lock_release_recursive>:
 8006374:	4770      	bx	lr

08006376 <memcpy>:
 8006376:	440a      	add	r2, r1
 8006378:	4291      	cmp	r1, r2
 800637a:	f100 33ff 	add.w	r3, r0, #4294967295
 800637e:	d100      	bne.n	8006382 <memcpy+0xc>
 8006380:	4770      	bx	lr
 8006382:	b510      	push	{r4, lr}
 8006384:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006388:	f803 4f01 	strb.w	r4, [r3, #1]!
 800638c:	4291      	cmp	r1, r2
 800638e:	d1f9      	bne.n	8006384 <memcpy+0xe>
 8006390:	bd10      	pop	{r4, pc}

08006392 <quorem>:
 8006392:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006396:	6903      	ldr	r3, [r0, #16]
 8006398:	690c      	ldr	r4, [r1, #16]
 800639a:	42a3      	cmp	r3, r4
 800639c:	4607      	mov	r7, r0
 800639e:	db7e      	blt.n	800649e <quorem+0x10c>
 80063a0:	3c01      	subs	r4, #1
 80063a2:	f101 0814 	add.w	r8, r1, #20
 80063a6:	f100 0514 	add.w	r5, r0, #20
 80063aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80063ae:	9301      	str	r3, [sp, #4]
 80063b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80063b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80063b8:	3301      	adds	r3, #1
 80063ba:	429a      	cmp	r2, r3
 80063bc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80063c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80063c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80063c8:	d331      	bcc.n	800642e <quorem+0x9c>
 80063ca:	f04f 0e00 	mov.w	lr, #0
 80063ce:	4640      	mov	r0, r8
 80063d0:	46ac      	mov	ip, r5
 80063d2:	46f2      	mov	sl, lr
 80063d4:	f850 2b04 	ldr.w	r2, [r0], #4
 80063d8:	b293      	uxth	r3, r2
 80063da:	fb06 e303 	mla	r3, r6, r3, lr
 80063de:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80063e2:	0c1a      	lsrs	r2, r3, #16
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	ebaa 0303 	sub.w	r3, sl, r3
 80063ea:	f8dc a000 	ldr.w	sl, [ip]
 80063ee:	fa13 f38a 	uxtah	r3, r3, sl
 80063f2:	fb06 220e 	mla	r2, r6, lr, r2
 80063f6:	9300      	str	r3, [sp, #0]
 80063f8:	9b00      	ldr	r3, [sp, #0]
 80063fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80063fe:	b292      	uxth	r2, r2
 8006400:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006404:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006408:	f8bd 3000 	ldrh.w	r3, [sp]
 800640c:	4581      	cmp	r9, r0
 800640e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006412:	f84c 3b04 	str.w	r3, [ip], #4
 8006416:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800641a:	d2db      	bcs.n	80063d4 <quorem+0x42>
 800641c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006420:	b92b      	cbnz	r3, 800642e <quorem+0x9c>
 8006422:	9b01      	ldr	r3, [sp, #4]
 8006424:	3b04      	subs	r3, #4
 8006426:	429d      	cmp	r5, r3
 8006428:	461a      	mov	r2, r3
 800642a:	d32c      	bcc.n	8006486 <quorem+0xf4>
 800642c:	613c      	str	r4, [r7, #16]
 800642e:	4638      	mov	r0, r7
 8006430:	f001 f8f4 	bl	800761c <__mcmp>
 8006434:	2800      	cmp	r0, #0
 8006436:	db22      	blt.n	800647e <quorem+0xec>
 8006438:	3601      	adds	r6, #1
 800643a:	4629      	mov	r1, r5
 800643c:	2000      	movs	r0, #0
 800643e:	f858 2b04 	ldr.w	r2, [r8], #4
 8006442:	f8d1 c000 	ldr.w	ip, [r1]
 8006446:	b293      	uxth	r3, r2
 8006448:	1ac3      	subs	r3, r0, r3
 800644a:	0c12      	lsrs	r2, r2, #16
 800644c:	fa13 f38c 	uxtah	r3, r3, ip
 8006450:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8006454:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006458:	b29b      	uxth	r3, r3
 800645a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800645e:	45c1      	cmp	r9, r8
 8006460:	f841 3b04 	str.w	r3, [r1], #4
 8006464:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006468:	d2e9      	bcs.n	800643e <quorem+0xac>
 800646a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800646e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006472:	b922      	cbnz	r2, 800647e <quorem+0xec>
 8006474:	3b04      	subs	r3, #4
 8006476:	429d      	cmp	r5, r3
 8006478:	461a      	mov	r2, r3
 800647a:	d30a      	bcc.n	8006492 <quorem+0x100>
 800647c:	613c      	str	r4, [r7, #16]
 800647e:	4630      	mov	r0, r6
 8006480:	b003      	add	sp, #12
 8006482:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006486:	6812      	ldr	r2, [r2, #0]
 8006488:	3b04      	subs	r3, #4
 800648a:	2a00      	cmp	r2, #0
 800648c:	d1ce      	bne.n	800642c <quorem+0x9a>
 800648e:	3c01      	subs	r4, #1
 8006490:	e7c9      	b.n	8006426 <quorem+0x94>
 8006492:	6812      	ldr	r2, [r2, #0]
 8006494:	3b04      	subs	r3, #4
 8006496:	2a00      	cmp	r2, #0
 8006498:	d1f0      	bne.n	800647c <quorem+0xea>
 800649a:	3c01      	subs	r4, #1
 800649c:	e7eb      	b.n	8006476 <quorem+0xe4>
 800649e:	2000      	movs	r0, #0
 80064a0:	e7ee      	b.n	8006480 <quorem+0xee>
 80064a2:	0000      	movs	r0, r0
 80064a4:	0000      	movs	r0, r0
	...

080064a8 <_dtoa_r>:
 80064a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ac:	ed2d 8b04 	vpush	{d8-d9}
 80064b0:	69c5      	ldr	r5, [r0, #28]
 80064b2:	b093      	sub	sp, #76	; 0x4c
 80064b4:	ed8d 0b02 	vstr	d0, [sp, #8]
 80064b8:	ec57 6b10 	vmov	r6, r7, d0
 80064bc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80064c0:	9107      	str	r1, [sp, #28]
 80064c2:	4604      	mov	r4, r0
 80064c4:	920a      	str	r2, [sp, #40]	; 0x28
 80064c6:	930d      	str	r3, [sp, #52]	; 0x34
 80064c8:	b975      	cbnz	r5, 80064e8 <_dtoa_r+0x40>
 80064ca:	2010      	movs	r0, #16
 80064cc:	f7ff f838 	bl	8005540 <malloc>
 80064d0:	4602      	mov	r2, r0
 80064d2:	61e0      	str	r0, [r4, #28]
 80064d4:	b920      	cbnz	r0, 80064e0 <_dtoa_r+0x38>
 80064d6:	4bae      	ldr	r3, [pc, #696]	; (8006790 <_dtoa_r+0x2e8>)
 80064d8:	21ef      	movs	r1, #239	; 0xef
 80064da:	48ae      	ldr	r0, [pc, #696]	; (8006794 <_dtoa_r+0x2ec>)
 80064dc:	f001 fbbe 	bl	8007c5c <__assert_func>
 80064e0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80064e4:	6005      	str	r5, [r0, #0]
 80064e6:	60c5      	str	r5, [r0, #12]
 80064e8:	69e3      	ldr	r3, [r4, #28]
 80064ea:	6819      	ldr	r1, [r3, #0]
 80064ec:	b151      	cbz	r1, 8006504 <_dtoa_r+0x5c>
 80064ee:	685a      	ldr	r2, [r3, #4]
 80064f0:	604a      	str	r2, [r1, #4]
 80064f2:	2301      	movs	r3, #1
 80064f4:	4093      	lsls	r3, r2
 80064f6:	608b      	str	r3, [r1, #8]
 80064f8:	4620      	mov	r0, r4
 80064fa:	f000 fe53 	bl	80071a4 <_Bfree>
 80064fe:	69e3      	ldr	r3, [r4, #28]
 8006500:	2200      	movs	r2, #0
 8006502:	601a      	str	r2, [r3, #0]
 8006504:	1e3b      	subs	r3, r7, #0
 8006506:	bfbb      	ittet	lt
 8006508:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800650c:	9303      	strlt	r3, [sp, #12]
 800650e:	2300      	movge	r3, #0
 8006510:	2201      	movlt	r2, #1
 8006512:	bfac      	ite	ge
 8006514:	f8c8 3000 	strge.w	r3, [r8]
 8006518:	f8c8 2000 	strlt.w	r2, [r8]
 800651c:	4b9e      	ldr	r3, [pc, #632]	; (8006798 <_dtoa_r+0x2f0>)
 800651e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006522:	ea33 0308 	bics.w	r3, r3, r8
 8006526:	d11b      	bne.n	8006560 <_dtoa_r+0xb8>
 8006528:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800652a:	f242 730f 	movw	r3, #9999	; 0x270f
 800652e:	6013      	str	r3, [r2, #0]
 8006530:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8006534:	4333      	orrs	r3, r6
 8006536:	f000 8593 	beq.w	8007060 <_dtoa_r+0xbb8>
 800653a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800653c:	b963      	cbnz	r3, 8006558 <_dtoa_r+0xb0>
 800653e:	4b97      	ldr	r3, [pc, #604]	; (800679c <_dtoa_r+0x2f4>)
 8006540:	e027      	b.n	8006592 <_dtoa_r+0xea>
 8006542:	4b97      	ldr	r3, [pc, #604]	; (80067a0 <_dtoa_r+0x2f8>)
 8006544:	9300      	str	r3, [sp, #0]
 8006546:	3308      	adds	r3, #8
 8006548:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800654a:	6013      	str	r3, [r2, #0]
 800654c:	9800      	ldr	r0, [sp, #0]
 800654e:	b013      	add	sp, #76	; 0x4c
 8006550:	ecbd 8b04 	vpop	{d8-d9}
 8006554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006558:	4b90      	ldr	r3, [pc, #576]	; (800679c <_dtoa_r+0x2f4>)
 800655a:	9300      	str	r3, [sp, #0]
 800655c:	3303      	adds	r3, #3
 800655e:	e7f3      	b.n	8006548 <_dtoa_r+0xa0>
 8006560:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006564:	2200      	movs	r2, #0
 8006566:	ec51 0b17 	vmov	r0, r1, d7
 800656a:	eeb0 8a47 	vmov.f32	s16, s14
 800656e:	eef0 8a67 	vmov.f32	s17, s15
 8006572:	2300      	movs	r3, #0
 8006574:	f7fa fac8 	bl	8000b08 <__aeabi_dcmpeq>
 8006578:	4681      	mov	r9, r0
 800657a:	b160      	cbz	r0, 8006596 <_dtoa_r+0xee>
 800657c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800657e:	2301      	movs	r3, #1
 8006580:	6013      	str	r3, [r2, #0]
 8006582:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006584:	2b00      	cmp	r3, #0
 8006586:	f000 8568 	beq.w	800705a <_dtoa_r+0xbb2>
 800658a:	4b86      	ldr	r3, [pc, #536]	; (80067a4 <_dtoa_r+0x2fc>)
 800658c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800658e:	6013      	str	r3, [r2, #0]
 8006590:	3b01      	subs	r3, #1
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	e7da      	b.n	800654c <_dtoa_r+0xa4>
 8006596:	aa10      	add	r2, sp, #64	; 0x40
 8006598:	a911      	add	r1, sp, #68	; 0x44
 800659a:	4620      	mov	r0, r4
 800659c:	eeb0 0a48 	vmov.f32	s0, s16
 80065a0:	eef0 0a68 	vmov.f32	s1, s17
 80065a4:	f001 f8e0 	bl	8007768 <__d2b>
 80065a8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80065ac:	4682      	mov	sl, r0
 80065ae:	2d00      	cmp	r5, #0
 80065b0:	d07f      	beq.n	80066b2 <_dtoa_r+0x20a>
 80065b2:	ee18 3a90 	vmov	r3, s17
 80065b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80065ba:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80065be:	ec51 0b18 	vmov	r0, r1, d8
 80065c2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80065c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80065ca:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80065ce:	4619      	mov	r1, r3
 80065d0:	2200      	movs	r2, #0
 80065d2:	4b75      	ldr	r3, [pc, #468]	; (80067a8 <_dtoa_r+0x300>)
 80065d4:	f7f9 fe78 	bl	80002c8 <__aeabi_dsub>
 80065d8:	a367      	add	r3, pc, #412	; (adr r3, 8006778 <_dtoa_r+0x2d0>)
 80065da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065de:	f7fa f82b 	bl	8000638 <__aeabi_dmul>
 80065e2:	a367      	add	r3, pc, #412	; (adr r3, 8006780 <_dtoa_r+0x2d8>)
 80065e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065e8:	f7f9 fe70 	bl	80002cc <__adddf3>
 80065ec:	4606      	mov	r6, r0
 80065ee:	4628      	mov	r0, r5
 80065f0:	460f      	mov	r7, r1
 80065f2:	f7f9 ffb7 	bl	8000564 <__aeabi_i2d>
 80065f6:	a364      	add	r3, pc, #400	; (adr r3, 8006788 <_dtoa_r+0x2e0>)
 80065f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065fc:	f7fa f81c 	bl	8000638 <__aeabi_dmul>
 8006600:	4602      	mov	r2, r0
 8006602:	460b      	mov	r3, r1
 8006604:	4630      	mov	r0, r6
 8006606:	4639      	mov	r1, r7
 8006608:	f7f9 fe60 	bl	80002cc <__adddf3>
 800660c:	4606      	mov	r6, r0
 800660e:	460f      	mov	r7, r1
 8006610:	f7fa fac2 	bl	8000b98 <__aeabi_d2iz>
 8006614:	2200      	movs	r2, #0
 8006616:	4683      	mov	fp, r0
 8006618:	2300      	movs	r3, #0
 800661a:	4630      	mov	r0, r6
 800661c:	4639      	mov	r1, r7
 800661e:	f7fa fa7d 	bl	8000b1c <__aeabi_dcmplt>
 8006622:	b148      	cbz	r0, 8006638 <_dtoa_r+0x190>
 8006624:	4658      	mov	r0, fp
 8006626:	f7f9 ff9d 	bl	8000564 <__aeabi_i2d>
 800662a:	4632      	mov	r2, r6
 800662c:	463b      	mov	r3, r7
 800662e:	f7fa fa6b 	bl	8000b08 <__aeabi_dcmpeq>
 8006632:	b908      	cbnz	r0, 8006638 <_dtoa_r+0x190>
 8006634:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006638:	f1bb 0f16 	cmp.w	fp, #22
 800663c:	d857      	bhi.n	80066ee <_dtoa_r+0x246>
 800663e:	4b5b      	ldr	r3, [pc, #364]	; (80067ac <_dtoa_r+0x304>)
 8006640:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006644:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006648:	ec51 0b18 	vmov	r0, r1, d8
 800664c:	f7fa fa66 	bl	8000b1c <__aeabi_dcmplt>
 8006650:	2800      	cmp	r0, #0
 8006652:	d04e      	beq.n	80066f2 <_dtoa_r+0x24a>
 8006654:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006658:	2300      	movs	r3, #0
 800665a:	930c      	str	r3, [sp, #48]	; 0x30
 800665c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800665e:	1b5b      	subs	r3, r3, r5
 8006660:	1e5a      	subs	r2, r3, #1
 8006662:	bf45      	ittet	mi
 8006664:	f1c3 0301 	rsbmi	r3, r3, #1
 8006668:	9305      	strmi	r3, [sp, #20]
 800666a:	2300      	movpl	r3, #0
 800666c:	2300      	movmi	r3, #0
 800666e:	9206      	str	r2, [sp, #24]
 8006670:	bf54      	ite	pl
 8006672:	9305      	strpl	r3, [sp, #20]
 8006674:	9306      	strmi	r3, [sp, #24]
 8006676:	f1bb 0f00 	cmp.w	fp, #0
 800667a:	db3c      	blt.n	80066f6 <_dtoa_r+0x24e>
 800667c:	9b06      	ldr	r3, [sp, #24]
 800667e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8006682:	445b      	add	r3, fp
 8006684:	9306      	str	r3, [sp, #24]
 8006686:	2300      	movs	r3, #0
 8006688:	9308      	str	r3, [sp, #32]
 800668a:	9b07      	ldr	r3, [sp, #28]
 800668c:	2b09      	cmp	r3, #9
 800668e:	d868      	bhi.n	8006762 <_dtoa_r+0x2ba>
 8006690:	2b05      	cmp	r3, #5
 8006692:	bfc4      	itt	gt
 8006694:	3b04      	subgt	r3, #4
 8006696:	9307      	strgt	r3, [sp, #28]
 8006698:	9b07      	ldr	r3, [sp, #28]
 800669a:	f1a3 0302 	sub.w	r3, r3, #2
 800669e:	bfcc      	ite	gt
 80066a0:	2500      	movgt	r5, #0
 80066a2:	2501      	movle	r5, #1
 80066a4:	2b03      	cmp	r3, #3
 80066a6:	f200 8085 	bhi.w	80067b4 <_dtoa_r+0x30c>
 80066aa:	e8df f003 	tbb	[pc, r3]
 80066ae:	3b2e      	.short	0x3b2e
 80066b0:	5839      	.short	0x5839
 80066b2:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80066b6:	441d      	add	r5, r3
 80066b8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80066bc:	2b20      	cmp	r3, #32
 80066be:	bfc1      	itttt	gt
 80066c0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80066c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80066c8:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 80066cc:	fa26 f303 	lsrgt.w	r3, r6, r3
 80066d0:	bfd6      	itet	le
 80066d2:	f1c3 0320 	rsble	r3, r3, #32
 80066d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80066da:	fa06 f003 	lslle.w	r0, r6, r3
 80066de:	f7f9 ff31 	bl	8000544 <__aeabi_ui2d>
 80066e2:	2201      	movs	r2, #1
 80066e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 80066e8:	3d01      	subs	r5, #1
 80066ea:	920e      	str	r2, [sp, #56]	; 0x38
 80066ec:	e76f      	b.n	80065ce <_dtoa_r+0x126>
 80066ee:	2301      	movs	r3, #1
 80066f0:	e7b3      	b.n	800665a <_dtoa_r+0x1b2>
 80066f2:	900c      	str	r0, [sp, #48]	; 0x30
 80066f4:	e7b2      	b.n	800665c <_dtoa_r+0x1b4>
 80066f6:	9b05      	ldr	r3, [sp, #20]
 80066f8:	eba3 030b 	sub.w	r3, r3, fp
 80066fc:	9305      	str	r3, [sp, #20]
 80066fe:	f1cb 0300 	rsb	r3, fp, #0
 8006702:	9308      	str	r3, [sp, #32]
 8006704:	2300      	movs	r3, #0
 8006706:	930b      	str	r3, [sp, #44]	; 0x2c
 8006708:	e7bf      	b.n	800668a <_dtoa_r+0x1e2>
 800670a:	2300      	movs	r3, #0
 800670c:	9309      	str	r3, [sp, #36]	; 0x24
 800670e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006710:	2b00      	cmp	r3, #0
 8006712:	dc52      	bgt.n	80067ba <_dtoa_r+0x312>
 8006714:	2301      	movs	r3, #1
 8006716:	9301      	str	r3, [sp, #4]
 8006718:	9304      	str	r3, [sp, #16]
 800671a:	461a      	mov	r2, r3
 800671c:	920a      	str	r2, [sp, #40]	; 0x28
 800671e:	e00b      	b.n	8006738 <_dtoa_r+0x290>
 8006720:	2301      	movs	r3, #1
 8006722:	e7f3      	b.n	800670c <_dtoa_r+0x264>
 8006724:	2300      	movs	r3, #0
 8006726:	9309      	str	r3, [sp, #36]	; 0x24
 8006728:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800672a:	445b      	add	r3, fp
 800672c:	9301      	str	r3, [sp, #4]
 800672e:	3301      	adds	r3, #1
 8006730:	2b01      	cmp	r3, #1
 8006732:	9304      	str	r3, [sp, #16]
 8006734:	bfb8      	it	lt
 8006736:	2301      	movlt	r3, #1
 8006738:	69e0      	ldr	r0, [r4, #28]
 800673a:	2100      	movs	r1, #0
 800673c:	2204      	movs	r2, #4
 800673e:	f102 0614 	add.w	r6, r2, #20
 8006742:	429e      	cmp	r6, r3
 8006744:	d93d      	bls.n	80067c2 <_dtoa_r+0x31a>
 8006746:	6041      	str	r1, [r0, #4]
 8006748:	4620      	mov	r0, r4
 800674a:	f000 fceb 	bl	8007124 <_Balloc>
 800674e:	9000      	str	r0, [sp, #0]
 8006750:	2800      	cmp	r0, #0
 8006752:	d139      	bne.n	80067c8 <_dtoa_r+0x320>
 8006754:	4b16      	ldr	r3, [pc, #88]	; (80067b0 <_dtoa_r+0x308>)
 8006756:	4602      	mov	r2, r0
 8006758:	f240 11af 	movw	r1, #431	; 0x1af
 800675c:	e6bd      	b.n	80064da <_dtoa_r+0x32>
 800675e:	2301      	movs	r3, #1
 8006760:	e7e1      	b.n	8006726 <_dtoa_r+0x27e>
 8006762:	2501      	movs	r5, #1
 8006764:	2300      	movs	r3, #0
 8006766:	9307      	str	r3, [sp, #28]
 8006768:	9509      	str	r5, [sp, #36]	; 0x24
 800676a:	f04f 33ff 	mov.w	r3, #4294967295
 800676e:	9301      	str	r3, [sp, #4]
 8006770:	9304      	str	r3, [sp, #16]
 8006772:	2200      	movs	r2, #0
 8006774:	2312      	movs	r3, #18
 8006776:	e7d1      	b.n	800671c <_dtoa_r+0x274>
 8006778:	636f4361 	.word	0x636f4361
 800677c:	3fd287a7 	.word	0x3fd287a7
 8006780:	8b60c8b3 	.word	0x8b60c8b3
 8006784:	3fc68a28 	.word	0x3fc68a28
 8006788:	509f79fb 	.word	0x509f79fb
 800678c:	3fd34413 	.word	0x3fd34413
 8006790:	08008405 	.word	0x08008405
 8006794:	0800841c 	.word	0x0800841c
 8006798:	7ff00000 	.word	0x7ff00000
 800679c:	08008401 	.word	0x08008401
 80067a0:	080083f8 	.word	0x080083f8
 80067a4:	080083d5 	.word	0x080083d5
 80067a8:	3ff80000 	.word	0x3ff80000
 80067ac:	08008508 	.word	0x08008508
 80067b0:	08008474 	.word	0x08008474
 80067b4:	2301      	movs	r3, #1
 80067b6:	9309      	str	r3, [sp, #36]	; 0x24
 80067b8:	e7d7      	b.n	800676a <_dtoa_r+0x2c2>
 80067ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067bc:	9301      	str	r3, [sp, #4]
 80067be:	9304      	str	r3, [sp, #16]
 80067c0:	e7ba      	b.n	8006738 <_dtoa_r+0x290>
 80067c2:	3101      	adds	r1, #1
 80067c4:	0052      	lsls	r2, r2, #1
 80067c6:	e7ba      	b.n	800673e <_dtoa_r+0x296>
 80067c8:	69e3      	ldr	r3, [r4, #28]
 80067ca:	9a00      	ldr	r2, [sp, #0]
 80067cc:	601a      	str	r2, [r3, #0]
 80067ce:	9b04      	ldr	r3, [sp, #16]
 80067d0:	2b0e      	cmp	r3, #14
 80067d2:	f200 80a8 	bhi.w	8006926 <_dtoa_r+0x47e>
 80067d6:	2d00      	cmp	r5, #0
 80067d8:	f000 80a5 	beq.w	8006926 <_dtoa_r+0x47e>
 80067dc:	f1bb 0f00 	cmp.w	fp, #0
 80067e0:	dd38      	ble.n	8006854 <_dtoa_r+0x3ac>
 80067e2:	4bc0      	ldr	r3, [pc, #768]	; (8006ae4 <_dtoa_r+0x63c>)
 80067e4:	f00b 020f 	and.w	r2, fp, #15
 80067e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067ec:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80067f0:	e9d3 6700 	ldrd	r6, r7, [r3]
 80067f4:	ea4f 182b 	mov.w	r8, fp, asr #4
 80067f8:	d019      	beq.n	800682e <_dtoa_r+0x386>
 80067fa:	4bbb      	ldr	r3, [pc, #748]	; (8006ae8 <_dtoa_r+0x640>)
 80067fc:	ec51 0b18 	vmov	r0, r1, d8
 8006800:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006804:	f7fa f842 	bl	800088c <__aeabi_ddiv>
 8006808:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800680c:	f008 080f 	and.w	r8, r8, #15
 8006810:	2503      	movs	r5, #3
 8006812:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006ae8 <_dtoa_r+0x640>
 8006816:	f1b8 0f00 	cmp.w	r8, #0
 800681a:	d10a      	bne.n	8006832 <_dtoa_r+0x38a>
 800681c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006820:	4632      	mov	r2, r6
 8006822:	463b      	mov	r3, r7
 8006824:	f7fa f832 	bl	800088c <__aeabi_ddiv>
 8006828:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800682c:	e02b      	b.n	8006886 <_dtoa_r+0x3de>
 800682e:	2502      	movs	r5, #2
 8006830:	e7ef      	b.n	8006812 <_dtoa_r+0x36a>
 8006832:	f018 0f01 	tst.w	r8, #1
 8006836:	d008      	beq.n	800684a <_dtoa_r+0x3a2>
 8006838:	4630      	mov	r0, r6
 800683a:	4639      	mov	r1, r7
 800683c:	e9d9 2300 	ldrd	r2, r3, [r9]
 8006840:	f7f9 fefa 	bl	8000638 <__aeabi_dmul>
 8006844:	3501      	adds	r5, #1
 8006846:	4606      	mov	r6, r0
 8006848:	460f      	mov	r7, r1
 800684a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800684e:	f109 0908 	add.w	r9, r9, #8
 8006852:	e7e0      	b.n	8006816 <_dtoa_r+0x36e>
 8006854:	f000 809f 	beq.w	8006996 <_dtoa_r+0x4ee>
 8006858:	f1cb 0600 	rsb	r6, fp, #0
 800685c:	4ba1      	ldr	r3, [pc, #644]	; (8006ae4 <_dtoa_r+0x63c>)
 800685e:	4fa2      	ldr	r7, [pc, #648]	; (8006ae8 <_dtoa_r+0x640>)
 8006860:	f006 020f 	and.w	r2, r6, #15
 8006864:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686c:	ec51 0b18 	vmov	r0, r1, d8
 8006870:	f7f9 fee2 	bl	8000638 <__aeabi_dmul>
 8006874:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006878:	1136      	asrs	r6, r6, #4
 800687a:	2300      	movs	r3, #0
 800687c:	2502      	movs	r5, #2
 800687e:	2e00      	cmp	r6, #0
 8006880:	d17e      	bne.n	8006980 <_dtoa_r+0x4d8>
 8006882:	2b00      	cmp	r3, #0
 8006884:	d1d0      	bne.n	8006828 <_dtoa_r+0x380>
 8006886:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006888:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800688c:	2b00      	cmp	r3, #0
 800688e:	f000 8084 	beq.w	800699a <_dtoa_r+0x4f2>
 8006892:	4b96      	ldr	r3, [pc, #600]	; (8006aec <_dtoa_r+0x644>)
 8006894:	2200      	movs	r2, #0
 8006896:	4640      	mov	r0, r8
 8006898:	4649      	mov	r1, r9
 800689a:	f7fa f93f 	bl	8000b1c <__aeabi_dcmplt>
 800689e:	2800      	cmp	r0, #0
 80068a0:	d07b      	beq.n	800699a <_dtoa_r+0x4f2>
 80068a2:	9b04      	ldr	r3, [sp, #16]
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d078      	beq.n	800699a <_dtoa_r+0x4f2>
 80068a8:	9b01      	ldr	r3, [sp, #4]
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	dd39      	ble.n	8006922 <_dtoa_r+0x47a>
 80068ae:	4b90      	ldr	r3, [pc, #576]	; (8006af0 <_dtoa_r+0x648>)
 80068b0:	2200      	movs	r2, #0
 80068b2:	4640      	mov	r0, r8
 80068b4:	4649      	mov	r1, r9
 80068b6:	f7f9 febf 	bl	8000638 <__aeabi_dmul>
 80068ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068be:	9e01      	ldr	r6, [sp, #4]
 80068c0:	f10b 37ff 	add.w	r7, fp, #4294967295
 80068c4:	3501      	adds	r5, #1
 80068c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80068ca:	4628      	mov	r0, r5
 80068cc:	f7f9 fe4a 	bl	8000564 <__aeabi_i2d>
 80068d0:	4642      	mov	r2, r8
 80068d2:	464b      	mov	r3, r9
 80068d4:	f7f9 feb0 	bl	8000638 <__aeabi_dmul>
 80068d8:	4b86      	ldr	r3, [pc, #536]	; (8006af4 <_dtoa_r+0x64c>)
 80068da:	2200      	movs	r2, #0
 80068dc:	f7f9 fcf6 	bl	80002cc <__adddf3>
 80068e0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80068e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80068e8:	9303      	str	r3, [sp, #12]
 80068ea:	2e00      	cmp	r6, #0
 80068ec:	d158      	bne.n	80069a0 <_dtoa_r+0x4f8>
 80068ee:	4b82      	ldr	r3, [pc, #520]	; (8006af8 <_dtoa_r+0x650>)
 80068f0:	2200      	movs	r2, #0
 80068f2:	4640      	mov	r0, r8
 80068f4:	4649      	mov	r1, r9
 80068f6:	f7f9 fce7 	bl	80002c8 <__aeabi_dsub>
 80068fa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80068fe:	4680      	mov	r8, r0
 8006900:	4689      	mov	r9, r1
 8006902:	f7fa f929 	bl	8000b58 <__aeabi_dcmpgt>
 8006906:	2800      	cmp	r0, #0
 8006908:	f040 8296 	bne.w	8006e38 <_dtoa_r+0x990>
 800690c:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006910:	4640      	mov	r0, r8
 8006912:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006916:	4649      	mov	r1, r9
 8006918:	f7fa f900 	bl	8000b1c <__aeabi_dcmplt>
 800691c:	2800      	cmp	r0, #0
 800691e:	f040 8289 	bne.w	8006e34 <_dtoa_r+0x98c>
 8006922:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006926:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006928:	2b00      	cmp	r3, #0
 800692a:	f2c0 814e 	blt.w	8006bca <_dtoa_r+0x722>
 800692e:	f1bb 0f0e 	cmp.w	fp, #14
 8006932:	f300 814a 	bgt.w	8006bca <_dtoa_r+0x722>
 8006936:	4b6b      	ldr	r3, [pc, #428]	; (8006ae4 <_dtoa_r+0x63c>)
 8006938:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800693c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006940:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006942:	2b00      	cmp	r3, #0
 8006944:	f280 80dc 	bge.w	8006b00 <_dtoa_r+0x658>
 8006948:	9b04      	ldr	r3, [sp, #16]
 800694a:	2b00      	cmp	r3, #0
 800694c:	f300 80d8 	bgt.w	8006b00 <_dtoa_r+0x658>
 8006950:	f040 826f 	bne.w	8006e32 <_dtoa_r+0x98a>
 8006954:	4b68      	ldr	r3, [pc, #416]	; (8006af8 <_dtoa_r+0x650>)
 8006956:	2200      	movs	r2, #0
 8006958:	4640      	mov	r0, r8
 800695a:	4649      	mov	r1, r9
 800695c:	f7f9 fe6c 	bl	8000638 <__aeabi_dmul>
 8006960:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006964:	f7fa f8ee 	bl	8000b44 <__aeabi_dcmpge>
 8006968:	9e04      	ldr	r6, [sp, #16]
 800696a:	4637      	mov	r7, r6
 800696c:	2800      	cmp	r0, #0
 800696e:	f040 8245 	bne.w	8006dfc <_dtoa_r+0x954>
 8006972:	9d00      	ldr	r5, [sp, #0]
 8006974:	2331      	movs	r3, #49	; 0x31
 8006976:	f805 3b01 	strb.w	r3, [r5], #1
 800697a:	f10b 0b01 	add.w	fp, fp, #1
 800697e:	e241      	b.n	8006e04 <_dtoa_r+0x95c>
 8006980:	07f2      	lsls	r2, r6, #31
 8006982:	d505      	bpl.n	8006990 <_dtoa_r+0x4e8>
 8006984:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006988:	f7f9 fe56 	bl	8000638 <__aeabi_dmul>
 800698c:	3501      	adds	r5, #1
 800698e:	2301      	movs	r3, #1
 8006990:	1076      	asrs	r6, r6, #1
 8006992:	3708      	adds	r7, #8
 8006994:	e773      	b.n	800687e <_dtoa_r+0x3d6>
 8006996:	2502      	movs	r5, #2
 8006998:	e775      	b.n	8006886 <_dtoa_r+0x3de>
 800699a:	9e04      	ldr	r6, [sp, #16]
 800699c:	465f      	mov	r7, fp
 800699e:	e792      	b.n	80068c6 <_dtoa_r+0x41e>
 80069a0:	9900      	ldr	r1, [sp, #0]
 80069a2:	4b50      	ldr	r3, [pc, #320]	; (8006ae4 <_dtoa_r+0x63c>)
 80069a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 80069a8:	4431      	add	r1, r6
 80069aa:	9102      	str	r1, [sp, #8]
 80069ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 80069ae:	eeb0 9a47 	vmov.f32	s18, s14
 80069b2:	eef0 9a67 	vmov.f32	s19, s15
 80069b6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80069ba:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80069be:	2900      	cmp	r1, #0
 80069c0:	d044      	beq.n	8006a4c <_dtoa_r+0x5a4>
 80069c2:	494e      	ldr	r1, [pc, #312]	; (8006afc <_dtoa_r+0x654>)
 80069c4:	2000      	movs	r0, #0
 80069c6:	f7f9 ff61 	bl	800088c <__aeabi_ddiv>
 80069ca:	ec53 2b19 	vmov	r2, r3, d9
 80069ce:	f7f9 fc7b 	bl	80002c8 <__aeabi_dsub>
 80069d2:	9d00      	ldr	r5, [sp, #0]
 80069d4:	ec41 0b19 	vmov	d9, r0, r1
 80069d8:	4649      	mov	r1, r9
 80069da:	4640      	mov	r0, r8
 80069dc:	f7fa f8dc 	bl	8000b98 <__aeabi_d2iz>
 80069e0:	4606      	mov	r6, r0
 80069e2:	f7f9 fdbf 	bl	8000564 <__aeabi_i2d>
 80069e6:	4602      	mov	r2, r0
 80069e8:	460b      	mov	r3, r1
 80069ea:	4640      	mov	r0, r8
 80069ec:	4649      	mov	r1, r9
 80069ee:	f7f9 fc6b 	bl	80002c8 <__aeabi_dsub>
 80069f2:	3630      	adds	r6, #48	; 0x30
 80069f4:	f805 6b01 	strb.w	r6, [r5], #1
 80069f8:	ec53 2b19 	vmov	r2, r3, d9
 80069fc:	4680      	mov	r8, r0
 80069fe:	4689      	mov	r9, r1
 8006a00:	f7fa f88c 	bl	8000b1c <__aeabi_dcmplt>
 8006a04:	2800      	cmp	r0, #0
 8006a06:	d164      	bne.n	8006ad2 <_dtoa_r+0x62a>
 8006a08:	4642      	mov	r2, r8
 8006a0a:	464b      	mov	r3, r9
 8006a0c:	4937      	ldr	r1, [pc, #220]	; (8006aec <_dtoa_r+0x644>)
 8006a0e:	2000      	movs	r0, #0
 8006a10:	f7f9 fc5a 	bl	80002c8 <__aeabi_dsub>
 8006a14:	ec53 2b19 	vmov	r2, r3, d9
 8006a18:	f7fa f880 	bl	8000b1c <__aeabi_dcmplt>
 8006a1c:	2800      	cmp	r0, #0
 8006a1e:	f040 80b6 	bne.w	8006b8e <_dtoa_r+0x6e6>
 8006a22:	9b02      	ldr	r3, [sp, #8]
 8006a24:	429d      	cmp	r5, r3
 8006a26:	f43f af7c 	beq.w	8006922 <_dtoa_r+0x47a>
 8006a2a:	4b31      	ldr	r3, [pc, #196]	; (8006af0 <_dtoa_r+0x648>)
 8006a2c:	ec51 0b19 	vmov	r0, r1, d9
 8006a30:	2200      	movs	r2, #0
 8006a32:	f7f9 fe01 	bl	8000638 <__aeabi_dmul>
 8006a36:	4b2e      	ldr	r3, [pc, #184]	; (8006af0 <_dtoa_r+0x648>)
 8006a38:	ec41 0b19 	vmov	d9, r0, r1
 8006a3c:	2200      	movs	r2, #0
 8006a3e:	4640      	mov	r0, r8
 8006a40:	4649      	mov	r1, r9
 8006a42:	f7f9 fdf9 	bl	8000638 <__aeabi_dmul>
 8006a46:	4680      	mov	r8, r0
 8006a48:	4689      	mov	r9, r1
 8006a4a:	e7c5      	b.n	80069d8 <_dtoa_r+0x530>
 8006a4c:	ec51 0b17 	vmov	r0, r1, d7
 8006a50:	f7f9 fdf2 	bl	8000638 <__aeabi_dmul>
 8006a54:	9b02      	ldr	r3, [sp, #8]
 8006a56:	9d00      	ldr	r5, [sp, #0]
 8006a58:	930f      	str	r3, [sp, #60]	; 0x3c
 8006a5a:	ec41 0b19 	vmov	d9, r0, r1
 8006a5e:	4649      	mov	r1, r9
 8006a60:	4640      	mov	r0, r8
 8006a62:	f7fa f899 	bl	8000b98 <__aeabi_d2iz>
 8006a66:	4606      	mov	r6, r0
 8006a68:	f7f9 fd7c 	bl	8000564 <__aeabi_i2d>
 8006a6c:	3630      	adds	r6, #48	; 0x30
 8006a6e:	4602      	mov	r2, r0
 8006a70:	460b      	mov	r3, r1
 8006a72:	4640      	mov	r0, r8
 8006a74:	4649      	mov	r1, r9
 8006a76:	f7f9 fc27 	bl	80002c8 <__aeabi_dsub>
 8006a7a:	f805 6b01 	strb.w	r6, [r5], #1
 8006a7e:	9b02      	ldr	r3, [sp, #8]
 8006a80:	429d      	cmp	r5, r3
 8006a82:	4680      	mov	r8, r0
 8006a84:	4689      	mov	r9, r1
 8006a86:	f04f 0200 	mov.w	r2, #0
 8006a8a:	d124      	bne.n	8006ad6 <_dtoa_r+0x62e>
 8006a8c:	4b1b      	ldr	r3, [pc, #108]	; (8006afc <_dtoa_r+0x654>)
 8006a8e:	ec51 0b19 	vmov	r0, r1, d9
 8006a92:	f7f9 fc1b 	bl	80002cc <__adddf3>
 8006a96:	4602      	mov	r2, r0
 8006a98:	460b      	mov	r3, r1
 8006a9a:	4640      	mov	r0, r8
 8006a9c:	4649      	mov	r1, r9
 8006a9e:	f7fa f85b 	bl	8000b58 <__aeabi_dcmpgt>
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	d173      	bne.n	8006b8e <_dtoa_r+0x6e6>
 8006aa6:	ec53 2b19 	vmov	r2, r3, d9
 8006aaa:	4914      	ldr	r1, [pc, #80]	; (8006afc <_dtoa_r+0x654>)
 8006aac:	2000      	movs	r0, #0
 8006aae:	f7f9 fc0b 	bl	80002c8 <__aeabi_dsub>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	4640      	mov	r0, r8
 8006ab8:	4649      	mov	r1, r9
 8006aba:	f7fa f82f 	bl	8000b1c <__aeabi_dcmplt>
 8006abe:	2800      	cmp	r0, #0
 8006ac0:	f43f af2f 	beq.w	8006922 <_dtoa_r+0x47a>
 8006ac4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006ac6:	1e6b      	subs	r3, r5, #1
 8006ac8:	930f      	str	r3, [sp, #60]	; 0x3c
 8006aca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006ace:	2b30      	cmp	r3, #48	; 0x30
 8006ad0:	d0f8      	beq.n	8006ac4 <_dtoa_r+0x61c>
 8006ad2:	46bb      	mov	fp, r7
 8006ad4:	e04a      	b.n	8006b6c <_dtoa_r+0x6c4>
 8006ad6:	4b06      	ldr	r3, [pc, #24]	; (8006af0 <_dtoa_r+0x648>)
 8006ad8:	f7f9 fdae 	bl	8000638 <__aeabi_dmul>
 8006adc:	4680      	mov	r8, r0
 8006ade:	4689      	mov	r9, r1
 8006ae0:	e7bd      	b.n	8006a5e <_dtoa_r+0x5b6>
 8006ae2:	bf00      	nop
 8006ae4:	08008508 	.word	0x08008508
 8006ae8:	080084e0 	.word	0x080084e0
 8006aec:	3ff00000 	.word	0x3ff00000
 8006af0:	40240000 	.word	0x40240000
 8006af4:	401c0000 	.word	0x401c0000
 8006af8:	40140000 	.word	0x40140000
 8006afc:	3fe00000 	.word	0x3fe00000
 8006b00:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006b04:	9d00      	ldr	r5, [sp, #0]
 8006b06:	4642      	mov	r2, r8
 8006b08:	464b      	mov	r3, r9
 8006b0a:	4630      	mov	r0, r6
 8006b0c:	4639      	mov	r1, r7
 8006b0e:	f7f9 febd 	bl	800088c <__aeabi_ddiv>
 8006b12:	f7fa f841 	bl	8000b98 <__aeabi_d2iz>
 8006b16:	9001      	str	r0, [sp, #4]
 8006b18:	f7f9 fd24 	bl	8000564 <__aeabi_i2d>
 8006b1c:	4642      	mov	r2, r8
 8006b1e:	464b      	mov	r3, r9
 8006b20:	f7f9 fd8a 	bl	8000638 <__aeabi_dmul>
 8006b24:	4602      	mov	r2, r0
 8006b26:	460b      	mov	r3, r1
 8006b28:	4630      	mov	r0, r6
 8006b2a:	4639      	mov	r1, r7
 8006b2c:	f7f9 fbcc 	bl	80002c8 <__aeabi_dsub>
 8006b30:	9e01      	ldr	r6, [sp, #4]
 8006b32:	9f04      	ldr	r7, [sp, #16]
 8006b34:	3630      	adds	r6, #48	; 0x30
 8006b36:	f805 6b01 	strb.w	r6, [r5], #1
 8006b3a:	9e00      	ldr	r6, [sp, #0]
 8006b3c:	1bae      	subs	r6, r5, r6
 8006b3e:	42b7      	cmp	r7, r6
 8006b40:	4602      	mov	r2, r0
 8006b42:	460b      	mov	r3, r1
 8006b44:	d134      	bne.n	8006bb0 <_dtoa_r+0x708>
 8006b46:	f7f9 fbc1 	bl	80002cc <__adddf3>
 8006b4a:	4642      	mov	r2, r8
 8006b4c:	464b      	mov	r3, r9
 8006b4e:	4606      	mov	r6, r0
 8006b50:	460f      	mov	r7, r1
 8006b52:	f7fa f801 	bl	8000b58 <__aeabi_dcmpgt>
 8006b56:	b9c8      	cbnz	r0, 8006b8c <_dtoa_r+0x6e4>
 8006b58:	4642      	mov	r2, r8
 8006b5a:	464b      	mov	r3, r9
 8006b5c:	4630      	mov	r0, r6
 8006b5e:	4639      	mov	r1, r7
 8006b60:	f7f9 ffd2 	bl	8000b08 <__aeabi_dcmpeq>
 8006b64:	b110      	cbz	r0, 8006b6c <_dtoa_r+0x6c4>
 8006b66:	9b01      	ldr	r3, [sp, #4]
 8006b68:	07db      	lsls	r3, r3, #31
 8006b6a:	d40f      	bmi.n	8006b8c <_dtoa_r+0x6e4>
 8006b6c:	4651      	mov	r1, sl
 8006b6e:	4620      	mov	r0, r4
 8006b70:	f000 fb18 	bl	80071a4 <_Bfree>
 8006b74:	2300      	movs	r3, #0
 8006b76:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b78:	702b      	strb	r3, [r5, #0]
 8006b7a:	f10b 0301 	add.w	r3, fp, #1
 8006b7e:	6013      	str	r3, [r2, #0]
 8006b80:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f43f ace2 	beq.w	800654c <_dtoa_r+0xa4>
 8006b88:	601d      	str	r5, [r3, #0]
 8006b8a:	e4df      	b.n	800654c <_dtoa_r+0xa4>
 8006b8c:	465f      	mov	r7, fp
 8006b8e:	462b      	mov	r3, r5
 8006b90:	461d      	mov	r5, r3
 8006b92:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b96:	2a39      	cmp	r2, #57	; 0x39
 8006b98:	d106      	bne.n	8006ba8 <_dtoa_r+0x700>
 8006b9a:	9a00      	ldr	r2, [sp, #0]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d1f7      	bne.n	8006b90 <_dtoa_r+0x6e8>
 8006ba0:	9900      	ldr	r1, [sp, #0]
 8006ba2:	2230      	movs	r2, #48	; 0x30
 8006ba4:	3701      	adds	r7, #1
 8006ba6:	700a      	strb	r2, [r1, #0]
 8006ba8:	781a      	ldrb	r2, [r3, #0]
 8006baa:	3201      	adds	r2, #1
 8006bac:	701a      	strb	r2, [r3, #0]
 8006bae:	e790      	b.n	8006ad2 <_dtoa_r+0x62a>
 8006bb0:	4ba3      	ldr	r3, [pc, #652]	; (8006e40 <_dtoa_r+0x998>)
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f7f9 fd40 	bl	8000638 <__aeabi_dmul>
 8006bb8:	2200      	movs	r2, #0
 8006bba:	2300      	movs	r3, #0
 8006bbc:	4606      	mov	r6, r0
 8006bbe:	460f      	mov	r7, r1
 8006bc0:	f7f9 ffa2 	bl	8000b08 <__aeabi_dcmpeq>
 8006bc4:	2800      	cmp	r0, #0
 8006bc6:	d09e      	beq.n	8006b06 <_dtoa_r+0x65e>
 8006bc8:	e7d0      	b.n	8006b6c <_dtoa_r+0x6c4>
 8006bca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006bcc:	2a00      	cmp	r2, #0
 8006bce:	f000 80ca 	beq.w	8006d66 <_dtoa_r+0x8be>
 8006bd2:	9a07      	ldr	r2, [sp, #28]
 8006bd4:	2a01      	cmp	r2, #1
 8006bd6:	f300 80ad 	bgt.w	8006d34 <_dtoa_r+0x88c>
 8006bda:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bdc:	2a00      	cmp	r2, #0
 8006bde:	f000 80a5 	beq.w	8006d2c <_dtoa_r+0x884>
 8006be2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006be6:	9e08      	ldr	r6, [sp, #32]
 8006be8:	9d05      	ldr	r5, [sp, #20]
 8006bea:	9a05      	ldr	r2, [sp, #20]
 8006bec:	441a      	add	r2, r3
 8006bee:	9205      	str	r2, [sp, #20]
 8006bf0:	9a06      	ldr	r2, [sp, #24]
 8006bf2:	2101      	movs	r1, #1
 8006bf4:	441a      	add	r2, r3
 8006bf6:	4620      	mov	r0, r4
 8006bf8:	9206      	str	r2, [sp, #24]
 8006bfa:	f000 fb89 	bl	8007310 <__i2b>
 8006bfe:	4607      	mov	r7, r0
 8006c00:	b165      	cbz	r5, 8006c1c <_dtoa_r+0x774>
 8006c02:	9b06      	ldr	r3, [sp, #24]
 8006c04:	2b00      	cmp	r3, #0
 8006c06:	dd09      	ble.n	8006c1c <_dtoa_r+0x774>
 8006c08:	42ab      	cmp	r3, r5
 8006c0a:	9a05      	ldr	r2, [sp, #20]
 8006c0c:	bfa8      	it	ge
 8006c0e:	462b      	movge	r3, r5
 8006c10:	1ad2      	subs	r2, r2, r3
 8006c12:	9205      	str	r2, [sp, #20]
 8006c14:	9a06      	ldr	r2, [sp, #24]
 8006c16:	1aed      	subs	r5, r5, r3
 8006c18:	1ad3      	subs	r3, r2, r3
 8006c1a:	9306      	str	r3, [sp, #24]
 8006c1c:	9b08      	ldr	r3, [sp, #32]
 8006c1e:	b1f3      	cbz	r3, 8006c5e <_dtoa_r+0x7b6>
 8006c20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	f000 80a3 	beq.w	8006d6e <_dtoa_r+0x8c6>
 8006c28:	2e00      	cmp	r6, #0
 8006c2a:	dd10      	ble.n	8006c4e <_dtoa_r+0x7a6>
 8006c2c:	4639      	mov	r1, r7
 8006c2e:	4632      	mov	r2, r6
 8006c30:	4620      	mov	r0, r4
 8006c32:	f000 fc2d 	bl	8007490 <__pow5mult>
 8006c36:	4652      	mov	r2, sl
 8006c38:	4601      	mov	r1, r0
 8006c3a:	4607      	mov	r7, r0
 8006c3c:	4620      	mov	r0, r4
 8006c3e:	f000 fb7d 	bl	800733c <__multiply>
 8006c42:	4651      	mov	r1, sl
 8006c44:	4680      	mov	r8, r0
 8006c46:	4620      	mov	r0, r4
 8006c48:	f000 faac 	bl	80071a4 <_Bfree>
 8006c4c:	46c2      	mov	sl, r8
 8006c4e:	9b08      	ldr	r3, [sp, #32]
 8006c50:	1b9a      	subs	r2, r3, r6
 8006c52:	d004      	beq.n	8006c5e <_dtoa_r+0x7b6>
 8006c54:	4651      	mov	r1, sl
 8006c56:	4620      	mov	r0, r4
 8006c58:	f000 fc1a 	bl	8007490 <__pow5mult>
 8006c5c:	4682      	mov	sl, r0
 8006c5e:	2101      	movs	r1, #1
 8006c60:	4620      	mov	r0, r4
 8006c62:	f000 fb55 	bl	8007310 <__i2b>
 8006c66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	4606      	mov	r6, r0
 8006c6c:	f340 8081 	ble.w	8006d72 <_dtoa_r+0x8ca>
 8006c70:	461a      	mov	r2, r3
 8006c72:	4601      	mov	r1, r0
 8006c74:	4620      	mov	r0, r4
 8006c76:	f000 fc0b 	bl	8007490 <__pow5mult>
 8006c7a:	9b07      	ldr	r3, [sp, #28]
 8006c7c:	2b01      	cmp	r3, #1
 8006c7e:	4606      	mov	r6, r0
 8006c80:	dd7a      	ble.n	8006d78 <_dtoa_r+0x8d0>
 8006c82:	f04f 0800 	mov.w	r8, #0
 8006c86:	6933      	ldr	r3, [r6, #16]
 8006c88:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006c8c:	6918      	ldr	r0, [r3, #16]
 8006c8e:	f000 faf1 	bl	8007274 <__hi0bits>
 8006c92:	f1c0 0020 	rsb	r0, r0, #32
 8006c96:	9b06      	ldr	r3, [sp, #24]
 8006c98:	4418      	add	r0, r3
 8006c9a:	f010 001f 	ands.w	r0, r0, #31
 8006c9e:	f000 8094 	beq.w	8006dca <_dtoa_r+0x922>
 8006ca2:	f1c0 0320 	rsb	r3, r0, #32
 8006ca6:	2b04      	cmp	r3, #4
 8006ca8:	f340 8085 	ble.w	8006db6 <_dtoa_r+0x90e>
 8006cac:	9b05      	ldr	r3, [sp, #20]
 8006cae:	f1c0 001c 	rsb	r0, r0, #28
 8006cb2:	4403      	add	r3, r0
 8006cb4:	9305      	str	r3, [sp, #20]
 8006cb6:	9b06      	ldr	r3, [sp, #24]
 8006cb8:	4403      	add	r3, r0
 8006cba:	4405      	add	r5, r0
 8006cbc:	9306      	str	r3, [sp, #24]
 8006cbe:	9b05      	ldr	r3, [sp, #20]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	dd05      	ble.n	8006cd0 <_dtoa_r+0x828>
 8006cc4:	4651      	mov	r1, sl
 8006cc6:	461a      	mov	r2, r3
 8006cc8:	4620      	mov	r0, r4
 8006cca:	f000 fc3b 	bl	8007544 <__lshift>
 8006cce:	4682      	mov	sl, r0
 8006cd0:	9b06      	ldr	r3, [sp, #24]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	dd05      	ble.n	8006ce2 <_dtoa_r+0x83a>
 8006cd6:	4631      	mov	r1, r6
 8006cd8:	461a      	mov	r2, r3
 8006cda:	4620      	mov	r0, r4
 8006cdc:	f000 fc32 	bl	8007544 <__lshift>
 8006ce0:	4606      	mov	r6, r0
 8006ce2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d072      	beq.n	8006dce <_dtoa_r+0x926>
 8006ce8:	4631      	mov	r1, r6
 8006cea:	4650      	mov	r0, sl
 8006cec:	f000 fc96 	bl	800761c <__mcmp>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	da6c      	bge.n	8006dce <_dtoa_r+0x926>
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	4651      	mov	r1, sl
 8006cf8:	220a      	movs	r2, #10
 8006cfa:	4620      	mov	r0, r4
 8006cfc:	f000 fa74 	bl	80071e8 <__multadd>
 8006d00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d02:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006d06:	4682      	mov	sl, r0
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	f000 81b0 	beq.w	800706e <_dtoa_r+0xbc6>
 8006d0e:	2300      	movs	r3, #0
 8006d10:	4639      	mov	r1, r7
 8006d12:	220a      	movs	r2, #10
 8006d14:	4620      	mov	r0, r4
 8006d16:	f000 fa67 	bl	80071e8 <__multadd>
 8006d1a:	9b01      	ldr	r3, [sp, #4]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	4607      	mov	r7, r0
 8006d20:	f300 8096 	bgt.w	8006e50 <_dtoa_r+0x9a8>
 8006d24:	9b07      	ldr	r3, [sp, #28]
 8006d26:	2b02      	cmp	r3, #2
 8006d28:	dc59      	bgt.n	8006dde <_dtoa_r+0x936>
 8006d2a:	e091      	b.n	8006e50 <_dtoa_r+0x9a8>
 8006d2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006d2e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006d32:	e758      	b.n	8006be6 <_dtoa_r+0x73e>
 8006d34:	9b04      	ldr	r3, [sp, #16]
 8006d36:	1e5e      	subs	r6, r3, #1
 8006d38:	9b08      	ldr	r3, [sp, #32]
 8006d3a:	42b3      	cmp	r3, r6
 8006d3c:	bfbf      	itttt	lt
 8006d3e:	9b08      	ldrlt	r3, [sp, #32]
 8006d40:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006d42:	9608      	strlt	r6, [sp, #32]
 8006d44:	1af3      	sublt	r3, r6, r3
 8006d46:	bfb4      	ite	lt
 8006d48:	18d2      	addlt	r2, r2, r3
 8006d4a:	1b9e      	subge	r6, r3, r6
 8006d4c:	9b04      	ldr	r3, [sp, #16]
 8006d4e:	bfbc      	itt	lt
 8006d50:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006d52:	2600      	movlt	r6, #0
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	bfb7      	itett	lt
 8006d58:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006d5c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006d60:	1a9d      	sublt	r5, r3, r2
 8006d62:	2300      	movlt	r3, #0
 8006d64:	e741      	b.n	8006bea <_dtoa_r+0x742>
 8006d66:	9e08      	ldr	r6, [sp, #32]
 8006d68:	9d05      	ldr	r5, [sp, #20]
 8006d6a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006d6c:	e748      	b.n	8006c00 <_dtoa_r+0x758>
 8006d6e:	9a08      	ldr	r2, [sp, #32]
 8006d70:	e770      	b.n	8006c54 <_dtoa_r+0x7ac>
 8006d72:	9b07      	ldr	r3, [sp, #28]
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	dc19      	bgt.n	8006dac <_dtoa_r+0x904>
 8006d78:	9b02      	ldr	r3, [sp, #8]
 8006d7a:	b9bb      	cbnz	r3, 8006dac <_dtoa_r+0x904>
 8006d7c:	9b03      	ldr	r3, [sp, #12]
 8006d7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006d82:	b99b      	cbnz	r3, 8006dac <_dtoa_r+0x904>
 8006d84:	9b03      	ldr	r3, [sp, #12]
 8006d86:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006d8a:	0d1b      	lsrs	r3, r3, #20
 8006d8c:	051b      	lsls	r3, r3, #20
 8006d8e:	b183      	cbz	r3, 8006db2 <_dtoa_r+0x90a>
 8006d90:	9b05      	ldr	r3, [sp, #20]
 8006d92:	3301      	adds	r3, #1
 8006d94:	9305      	str	r3, [sp, #20]
 8006d96:	9b06      	ldr	r3, [sp, #24]
 8006d98:	3301      	adds	r3, #1
 8006d9a:	9306      	str	r3, [sp, #24]
 8006d9c:	f04f 0801 	mov.w	r8, #1
 8006da0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	f47f af6f 	bne.w	8006c86 <_dtoa_r+0x7de>
 8006da8:	2001      	movs	r0, #1
 8006daa:	e774      	b.n	8006c96 <_dtoa_r+0x7ee>
 8006dac:	f04f 0800 	mov.w	r8, #0
 8006db0:	e7f6      	b.n	8006da0 <_dtoa_r+0x8f8>
 8006db2:	4698      	mov	r8, r3
 8006db4:	e7f4      	b.n	8006da0 <_dtoa_r+0x8f8>
 8006db6:	d082      	beq.n	8006cbe <_dtoa_r+0x816>
 8006db8:	9a05      	ldr	r2, [sp, #20]
 8006dba:	331c      	adds	r3, #28
 8006dbc:	441a      	add	r2, r3
 8006dbe:	9205      	str	r2, [sp, #20]
 8006dc0:	9a06      	ldr	r2, [sp, #24]
 8006dc2:	441a      	add	r2, r3
 8006dc4:	441d      	add	r5, r3
 8006dc6:	9206      	str	r2, [sp, #24]
 8006dc8:	e779      	b.n	8006cbe <_dtoa_r+0x816>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	e7f4      	b.n	8006db8 <_dtoa_r+0x910>
 8006dce:	9b04      	ldr	r3, [sp, #16]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	dc37      	bgt.n	8006e44 <_dtoa_r+0x99c>
 8006dd4:	9b07      	ldr	r3, [sp, #28]
 8006dd6:	2b02      	cmp	r3, #2
 8006dd8:	dd34      	ble.n	8006e44 <_dtoa_r+0x99c>
 8006dda:	9b04      	ldr	r3, [sp, #16]
 8006ddc:	9301      	str	r3, [sp, #4]
 8006dde:	9b01      	ldr	r3, [sp, #4]
 8006de0:	b963      	cbnz	r3, 8006dfc <_dtoa_r+0x954>
 8006de2:	4631      	mov	r1, r6
 8006de4:	2205      	movs	r2, #5
 8006de6:	4620      	mov	r0, r4
 8006de8:	f000 f9fe 	bl	80071e8 <__multadd>
 8006dec:	4601      	mov	r1, r0
 8006dee:	4606      	mov	r6, r0
 8006df0:	4650      	mov	r0, sl
 8006df2:	f000 fc13 	bl	800761c <__mcmp>
 8006df6:	2800      	cmp	r0, #0
 8006df8:	f73f adbb 	bgt.w	8006972 <_dtoa_r+0x4ca>
 8006dfc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dfe:	9d00      	ldr	r5, [sp, #0]
 8006e00:	ea6f 0b03 	mvn.w	fp, r3
 8006e04:	f04f 0800 	mov.w	r8, #0
 8006e08:	4631      	mov	r1, r6
 8006e0a:	4620      	mov	r0, r4
 8006e0c:	f000 f9ca 	bl	80071a4 <_Bfree>
 8006e10:	2f00      	cmp	r7, #0
 8006e12:	f43f aeab 	beq.w	8006b6c <_dtoa_r+0x6c4>
 8006e16:	f1b8 0f00 	cmp.w	r8, #0
 8006e1a:	d005      	beq.n	8006e28 <_dtoa_r+0x980>
 8006e1c:	45b8      	cmp	r8, r7
 8006e1e:	d003      	beq.n	8006e28 <_dtoa_r+0x980>
 8006e20:	4641      	mov	r1, r8
 8006e22:	4620      	mov	r0, r4
 8006e24:	f000 f9be 	bl	80071a4 <_Bfree>
 8006e28:	4639      	mov	r1, r7
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	f000 f9ba 	bl	80071a4 <_Bfree>
 8006e30:	e69c      	b.n	8006b6c <_dtoa_r+0x6c4>
 8006e32:	2600      	movs	r6, #0
 8006e34:	4637      	mov	r7, r6
 8006e36:	e7e1      	b.n	8006dfc <_dtoa_r+0x954>
 8006e38:	46bb      	mov	fp, r7
 8006e3a:	4637      	mov	r7, r6
 8006e3c:	e599      	b.n	8006972 <_dtoa_r+0x4ca>
 8006e3e:	bf00      	nop
 8006e40:	40240000 	.word	0x40240000
 8006e44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	f000 80c8 	beq.w	8006fdc <_dtoa_r+0xb34>
 8006e4c:	9b04      	ldr	r3, [sp, #16]
 8006e4e:	9301      	str	r3, [sp, #4]
 8006e50:	2d00      	cmp	r5, #0
 8006e52:	dd05      	ble.n	8006e60 <_dtoa_r+0x9b8>
 8006e54:	4639      	mov	r1, r7
 8006e56:	462a      	mov	r2, r5
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f000 fb73 	bl	8007544 <__lshift>
 8006e5e:	4607      	mov	r7, r0
 8006e60:	f1b8 0f00 	cmp.w	r8, #0
 8006e64:	d05b      	beq.n	8006f1e <_dtoa_r+0xa76>
 8006e66:	6879      	ldr	r1, [r7, #4]
 8006e68:	4620      	mov	r0, r4
 8006e6a:	f000 f95b 	bl	8007124 <_Balloc>
 8006e6e:	4605      	mov	r5, r0
 8006e70:	b928      	cbnz	r0, 8006e7e <_dtoa_r+0x9d6>
 8006e72:	4b83      	ldr	r3, [pc, #524]	; (8007080 <_dtoa_r+0xbd8>)
 8006e74:	4602      	mov	r2, r0
 8006e76:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006e7a:	f7ff bb2e 	b.w	80064da <_dtoa_r+0x32>
 8006e7e:	693a      	ldr	r2, [r7, #16]
 8006e80:	3202      	adds	r2, #2
 8006e82:	0092      	lsls	r2, r2, #2
 8006e84:	f107 010c 	add.w	r1, r7, #12
 8006e88:	300c      	adds	r0, #12
 8006e8a:	f7ff fa74 	bl	8006376 <memcpy>
 8006e8e:	2201      	movs	r2, #1
 8006e90:	4629      	mov	r1, r5
 8006e92:	4620      	mov	r0, r4
 8006e94:	f000 fb56 	bl	8007544 <__lshift>
 8006e98:	9b00      	ldr	r3, [sp, #0]
 8006e9a:	3301      	adds	r3, #1
 8006e9c:	9304      	str	r3, [sp, #16]
 8006e9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ea2:	4413      	add	r3, r2
 8006ea4:	9308      	str	r3, [sp, #32]
 8006ea6:	9b02      	ldr	r3, [sp, #8]
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	46b8      	mov	r8, r7
 8006eae:	9306      	str	r3, [sp, #24]
 8006eb0:	4607      	mov	r7, r0
 8006eb2:	9b04      	ldr	r3, [sp, #16]
 8006eb4:	4631      	mov	r1, r6
 8006eb6:	3b01      	subs	r3, #1
 8006eb8:	4650      	mov	r0, sl
 8006eba:	9301      	str	r3, [sp, #4]
 8006ebc:	f7ff fa69 	bl	8006392 <quorem>
 8006ec0:	4641      	mov	r1, r8
 8006ec2:	9002      	str	r0, [sp, #8]
 8006ec4:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006ec8:	4650      	mov	r0, sl
 8006eca:	f000 fba7 	bl	800761c <__mcmp>
 8006ece:	463a      	mov	r2, r7
 8006ed0:	9005      	str	r0, [sp, #20]
 8006ed2:	4631      	mov	r1, r6
 8006ed4:	4620      	mov	r0, r4
 8006ed6:	f000 fbbd 	bl	8007654 <__mdiff>
 8006eda:	68c2      	ldr	r2, [r0, #12]
 8006edc:	4605      	mov	r5, r0
 8006ede:	bb02      	cbnz	r2, 8006f22 <_dtoa_r+0xa7a>
 8006ee0:	4601      	mov	r1, r0
 8006ee2:	4650      	mov	r0, sl
 8006ee4:	f000 fb9a 	bl	800761c <__mcmp>
 8006ee8:	4602      	mov	r2, r0
 8006eea:	4629      	mov	r1, r5
 8006eec:	4620      	mov	r0, r4
 8006eee:	9209      	str	r2, [sp, #36]	; 0x24
 8006ef0:	f000 f958 	bl	80071a4 <_Bfree>
 8006ef4:	9b07      	ldr	r3, [sp, #28]
 8006ef6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ef8:	9d04      	ldr	r5, [sp, #16]
 8006efa:	ea43 0102 	orr.w	r1, r3, r2
 8006efe:	9b06      	ldr	r3, [sp, #24]
 8006f00:	4319      	orrs	r1, r3
 8006f02:	d110      	bne.n	8006f26 <_dtoa_r+0xa7e>
 8006f04:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f08:	d029      	beq.n	8006f5e <_dtoa_r+0xab6>
 8006f0a:	9b05      	ldr	r3, [sp, #20]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	dd02      	ble.n	8006f16 <_dtoa_r+0xa6e>
 8006f10:	9b02      	ldr	r3, [sp, #8]
 8006f12:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	f883 9000 	strb.w	r9, [r3]
 8006f1c:	e774      	b.n	8006e08 <_dtoa_r+0x960>
 8006f1e:	4638      	mov	r0, r7
 8006f20:	e7ba      	b.n	8006e98 <_dtoa_r+0x9f0>
 8006f22:	2201      	movs	r2, #1
 8006f24:	e7e1      	b.n	8006eea <_dtoa_r+0xa42>
 8006f26:	9b05      	ldr	r3, [sp, #20]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	db04      	blt.n	8006f36 <_dtoa_r+0xa8e>
 8006f2c:	9907      	ldr	r1, [sp, #28]
 8006f2e:	430b      	orrs	r3, r1
 8006f30:	9906      	ldr	r1, [sp, #24]
 8006f32:	430b      	orrs	r3, r1
 8006f34:	d120      	bne.n	8006f78 <_dtoa_r+0xad0>
 8006f36:	2a00      	cmp	r2, #0
 8006f38:	dded      	ble.n	8006f16 <_dtoa_r+0xa6e>
 8006f3a:	4651      	mov	r1, sl
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	4620      	mov	r0, r4
 8006f40:	f000 fb00 	bl	8007544 <__lshift>
 8006f44:	4631      	mov	r1, r6
 8006f46:	4682      	mov	sl, r0
 8006f48:	f000 fb68 	bl	800761c <__mcmp>
 8006f4c:	2800      	cmp	r0, #0
 8006f4e:	dc03      	bgt.n	8006f58 <_dtoa_r+0xab0>
 8006f50:	d1e1      	bne.n	8006f16 <_dtoa_r+0xa6e>
 8006f52:	f019 0f01 	tst.w	r9, #1
 8006f56:	d0de      	beq.n	8006f16 <_dtoa_r+0xa6e>
 8006f58:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f5c:	d1d8      	bne.n	8006f10 <_dtoa_r+0xa68>
 8006f5e:	9a01      	ldr	r2, [sp, #4]
 8006f60:	2339      	movs	r3, #57	; 0x39
 8006f62:	7013      	strb	r3, [r2, #0]
 8006f64:	462b      	mov	r3, r5
 8006f66:	461d      	mov	r5, r3
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8006f6e:	2a39      	cmp	r2, #57	; 0x39
 8006f70:	d06c      	beq.n	800704c <_dtoa_r+0xba4>
 8006f72:	3201      	adds	r2, #1
 8006f74:	701a      	strb	r2, [r3, #0]
 8006f76:	e747      	b.n	8006e08 <_dtoa_r+0x960>
 8006f78:	2a00      	cmp	r2, #0
 8006f7a:	dd07      	ble.n	8006f8c <_dtoa_r+0xae4>
 8006f7c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8006f80:	d0ed      	beq.n	8006f5e <_dtoa_r+0xab6>
 8006f82:	9a01      	ldr	r2, [sp, #4]
 8006f84:	f109 0301 	add.w	r3, r9, #1
 8006f88:	7013      	strb	r3, [r2, #0]
 8006f8a:	e73d      	b.n	8006e08 <_dtoa_r+0x960>
 8006f8c:	9b04      	ldr	r3, [sp, #16]
 8006f8e:	9a08      	ldr	r2, [sp, #32]
 8006f90:	f803 9c01 	strb.w	r9, [r3, #-1]
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d043      	beq.n	8007020 <_dtoa_r+0xb78>
 8006f98:	4651      	mov	r1, sl
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	220a      	movs	r2, #10
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f000 f922 	bl	80071e8 <__multadd>
 8006fa4:	45b8      	cmp	r8, r7
 8006fa6:	4682      	mov	sl, r0
 8006fa8:	f04f 0300 	mov.w	r3, #0
 8006fac:	f04f 020a 	mov.w	r2, #10
 8006fb0:	4641      	mov	r1, r8
 8006fb2:	4620      	mov	r0, r4
 8006fb4:	d107      	bne.n	8006fc6 <_dtoa_r+0xb1e>
 8006fb6:	f000 f917 	bl	80071e8 <__multadd>
 8006fba:	4680      	mov	r8, r0
 8006fbc:	4607      	mov	r7, r0
 8006fbe:	9b04      	ldr	r3, [sp, #16]
 8006fc0:	3301      	adds	r3, #1
 8006fc2:	9304      	str	r3, [sp, #16]
 8006fc4:	e775      	b.n	8006eb2 <_dtoa_r+0xa0a>
 8006fc6:	f000 f90f 	bl	80071e8 <__multadd>
 8006fca:	4639      	mov	r1, r7
 8006fcc:	4680      	mov	r8, r0
 8006fce:	2300      	movs	r3, #0
 8006fd0:	220a      	movs	r2, #10
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	f000 f908 	bl	80071e8 <__multadd>
 8006fd8:	4607      	mov	r7, r0
 8006fda:	e7f0      	b.n	8006fbe <_dtoa_r+0xb16>
 8006fdc:	9b04      	ldr	r3, [sp, #16]
 8006fde:	9301      	str	r3, [sp, #4]
 8006fe0:	9d00      	ldr	r5, [sp, #0]
 8006fe2:	4631      	mov	r1, r6
 8006fe4:	4650      	mov	r0, sl
 8006fe6:	f7ff f9d4 	bl	8006392 <quorem>
 8006fea:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8006fee:	9b00      	ldr	r3, [sp, #0]
 8006ff0:	f805 9b01 	strb.w	r9, [r5], #1
 8006ff4:	1aea      	subs	r2, r5, r3
 8006ff6:	9b01      	ldr	r3, [sp, #4]
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	dd07      	ble.n	800700c <_dtoa_r+0xb64>
 8006ffc:	4651      	mov	r1, sl
 8006ffe:	2300      	movs	r3, #0
 8007000:	220a      	movs	r2, #10
 8007002:	4620      	mov	r0, r4
 8007004:	f000 f8f0 	bl	80071e8 <__multadd>
 8007008:	4682      	mov	sl, r0
 800700a:	e7ea      	b.n	8006fe2 <_dtoa_r+0xb3a>
 800700c:	9b01      	ldr	r3, [sp, #4]
 800700e:	2b00      	cmp	r3, #0
 8007010:	bfc8      	it	gt
 8007012:	461d      	movgt	r5, r3
 8007014:	9b00      	ldr	r3, [sp, #0]
 8007016:	bfd8      	it	le
 8007018:	2501      	movle	r5, #1
 800701a:	441d      	add	r5, r3
 800701c:	f04f 0800 	mov.w	r8, #0
 8007020:	4651      	mov	r1, sl
 8007022:	2201      	movs	r2, #1
 8007024:	4620      	mov	r0, r4
 8007026:	f000 fa8d 	bl	8007544 <__lshift>
 800702a:	4631      	mov	r1, r6
 800702c:	4682      	mov	sl, r0
 800702e:	f000 faf5 	bl	800761c <__mcmp>
 8007032:	2800      	cmp	r0, #0
 8007034:	dc96      	bgt.n	8006f64 <_dtoa_r+0xabc>
 8007036:	d102      	bne.n	800703e <_dtoa_r+0xb96>
 8007038:	f019 0f01 	tst.w	r9, #1
 800703c:	d192      	bne.n	8006f64 <_dtoa_r+0xabc>
 800703e:	462b      	mov	r3, r5
 8007040:	461d      	mov	r5, r3
 8007042:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007046:	2a30      	cmp	r2, #48	; 0x30
 8007048:	d0fa      	beq.n	8007040 <_dtoa_r+0xb98>
 800704a:	e6dd      	b.n	8006e08 <_dtoa_r+0x960>
 800704c:	9a00      	ldr	r2, [sp, #0]
 800704e:	429a      	cmp	r2, r3
 8007050:	d189      	bne.n	8006f66 <_dtoa_r+0xabe>
 8007052:	f10b 0b01 	add.w	fp, fp, #1
 8007056:	2331      	movs	r3, #49	; 0x31
 8007058:	e796      	b.n	8006f88 <_dtoa_r+0xae0>
 800705a:	4b0a      	ldr	r3, [pc, #40]	; (8007084 <_dtoa_r+0xbdc>)
 800705c:	f7ff ba99 	b.w	8006592 <_dtoa_r+0xea>
 8007060:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007062:	2b00      	cmp	r3, #0
 8007064:	f47f aa6d 	bne.w	8006542 <_dtoa_r+0x9a>
 8007068:	4b07      	ldr	r3, [pc, #28]	; (8007088 <_dtoa_r+0xbe0>)
 800706a:	f7ff ba92 	b.w	8006592 <_dtoa_r+0xea>
 800706e:	9b01      	ldr	r3, [sp, #4]
 8007070:	2b00      	cmp	r3, #0
 8007072:	dcb5      	bgt.n	8006fe0 <_dtoa_r+0xb38>
 8007074:	9b07      	ldr	r3, [sp, #28]
 8007076:	2b02      	cmp	r3, #2
 8007078:	f73f aeb1 	bgt.w	8006dde <_dtoa_r+0x936>
 800707c:	e7b0      	b.n	8006fe0 <_dtoa_r+0xb38>
 800707e:	bf00      	nop
 8007080:	08008474 	.word	0x08008474
 8007084:	080083d4 	.word	0x080083d4
 8007088:	080083f8 	.word	0x080083f8

0800708c <_free_r>:
 800708c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800708e:	2900      	cmp	r1, #0
 8007090:	d044      	beq.n	800711c <_free_r+0x90>
 8007092:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007096:	9001      	str	r0, [sp, #4]
 8007098:	2b00      	cmp	r3, #0
 800709a:	f1a1 0404 	sub.w	r4, r1, #4
 800709e:	bfb8      	it	lt
 80070a0:	18e4      	addlt	r4, r4, r3
 80070a2:	f7fe fafd 	bl	80056a0 <__malloc_lock>
 80070a6:	4a1e      	ldr	r2, [pc, #120]	; (8007120 <_free_r+0x94>)
 80070a8:	9801      	ldr	r0, [sp, #4]
 80070aa:	6813      	ldr	r3, [r2, #0]
 80070ac:	b933      	cbnz	r3, 80070bc <_free_r+0x30>
 80070ae:	6063      	str	r3, [r4, #4]
 80070b0:	6014      	str	r4, [r2, #0]
 80070b2:	b003      	add	sp, #12
 80070b4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070b8:	f7fe baf8 	b.w	80056ac <__malloc_unlock>
 80070bc:	42a3      	cmp	r3, r4
 80070be:	d908      	bls.n	80070d2 <_free_r+0x46>
 80070c0:	6825      	ldr	r5, [r4, #0]
 80070c2:	1961      	adds	r1, r4, r5
 80070c4:	428b      	cmp	r3, r1
 80070c6:	bf01      	itttt	eq
 80070c8:	6819      	ldreq	r1, [r3, #0]
 80070ca:	685b      	ldreq	r3, [r3, #4]
 80070cc:	1949      	addeq	r1, r1, r5
 80070ce:	6021      	streq	r1, [r4, #0]
 80070d0:	e7ed      	b.n	80070ae <_free_r+0x22>
 80070d2:	461a      	mov	r2, r3
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	b10b      	cbz	r3, 80070dc <_free_r+0x50>
 80070d8:	42a3      	cmp	r3, r4
 80070da:	d9fa      	bls.n	80070d2 <_free_r+0x46>
 80070dc:	6811      	ldr	r1, [r2, #0]
 80070de:	1855      	adds	r5, r2, r1
 80070e0:	42a5      	cmp	r5, r4
 80070e2:	d10b      	bne.n	80070fc <_free_r+0x70>
 80070e4:	6824      	ldr	r4, [r4, #0]
 80070e6:	4421      	add	r1, r4
 80070e8:	1854      	adds	r4, r2, r1
 80070ea:	42a3      	cmp	r3, r4
 80070ec:	6011      	str	r1, [r2, #0]
 80070ee:	d1e0      	bne.n	80070b2 <_free_r+0x26>
 80070f0:	681c      	ldr	r4, [r3, #0]
 80070f2:	685b      	ldr	r3, [r3, #4]
 80070f4:	6053      	str	r3, [r2, #4]
 80070f6:	440c      	add	r4, r1
 80070f8:	6014      	str	r4, [r2, #0]
 80070fa:	e7da      	b.n	80070b2 <_free_r+0x26>
 80070fc:	d902      	bls.n	8007104 <_free_r+0x78>
 80070fe:	230c      	movs	r3, #12
 8007100:	6003      	str	r3, [r0, #0]
 8007102:	e7d6      	b.n	80070b2 <_free_r+0x26>
 8007104:	6825      	ldr	r5, [r4, #0]
 8007106:	1961      	adds	r1, r4, r5
 8007108:	428b      	cmp	r3, r1
 800710a:	bf04      	itt	eq
 800710c:	6819      	ldreq	r1, [r3, #0]
 800710e:	685b      	ldreq	r3, [r3, #4]
 8007110:	6063      	str	r3, [r4, #4]
 8007112:	bf04      	itt	eq
 8007114:	1949      	addeq	r1, r1, r5
 8007116:	6021      	streq	r1, [r4, #0]
 8007118:	6054      	str	r4, [r2, #4]
 800711a:	e7ca      	b.n	80070b2 <_free_r+0x26>
 800711c:	b003      	add	sp, #12
 800711e:	bd30      	pop	{r4, r5, pc}
 8007120:	2000042c 	.word	0x2000042c

08007124 <_Balloc>:
 8007124:	b570      	push	{r4, r5, r6, lr}
 8007126:	69c6      	ldr	r6, [r0, #28]
 8007128:	4604      	mov	r4, r0
 800712a:	460d      	mov	r5, r1
 800712c:	b976      	cbnz	r6, 800714c <_Balloc+0x28>
 800712e:	2010      	movs	r0, #16
 8007130:	f7fe fa06 	bl	8005540 <malloc>
 8007134:	4602      	mov	r2, r0
 8007136:	61e0      	str	r0, [r4, #28]
 8007138:	b920      	cbnz	r0, 8007144 <_Balloc+0x20>
 800713a:	4b18      	ldr	r3, [pc, #96]	; (800719c <_Balloc+0x78>)
 800713c:	4818      	ldr	r0, [pc, #96]	; (80071a0 <_Balloc+0x7c>)
 800713e:	216b      	movs	r1, #107	; 0x6b
 8007140:	f000 fd8c 	bl	8007c5c <__assert_func>
 8007144:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007148:	6006      	str	r6, [r0, #0]
 800714a:	60c6      	str	r6, [r0, #12]
 800714c:	69e6      	ldr	r6, [r4, #28]
 800714e:	68f3      	ldr	r3, [r6, #12]
 8007150:	b183      	cbz	r3, 8007174 <_Balloc+0x50>
 8007152:	69e3      	ldr	r3, [r4, #28]
 8007154:	68db      	ldr	r3, [r3, #12]
 8007156:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800715a:	b9b8      	cbnz	r0, 800718c <_Balloc+0x68>
 800715c:	2101      	movs	r1, #1
 800715e:	fa01 f605 	lsl.w	r6, r1, r5
 8007162:	1d72      	adds	r2, r6, #5
 8007164:	0092      	lsls	r2, r2, #2
 8007166:	4620      	mov	r0, r4
 8007168:	f000 fd96 	bl	8007c98 <_calloc_r>
 800716c:	b160      	cbz	r0, 8007188 <_Balloc+0x64>
 800716e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007172:	e00e      	b.n	8007192 <_Balloc+0x6e>
 8007174:	2221      	movs	r2, #33	; 0x21
 8007176:	2104      	movs	r1, #4
 8007178:	4620      	mov	r0, r4
 800717a:	f000 fd8d 	bl	8007c98 <_calloc_r>
 800717e:	69e3      	ldr	r3, [r4, #28]
 8007180:	60f0      	str	r0, [r6, #12]
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	2b00      	cmp	r3, #0
 8007186:	d1e4      	bne.n	8007152 <_Balloc+0x2e>
 8007188:	2000      	movs	r0, #0
 800718a:	bd70      	pop	{r4, r5, r6, pc}
 800718c:	6802      	ldr	r2, [r0, #0]
 800718e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007192:	2300      	movs	r3, #0
 8007194:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007198:	e7f7      	b.n	800718a <_Balloc+0x66>
 800719a:	bf00      	nop
 800719c:	08008405 	.word	0x08008405
 80071a0:	08008485 	.word	0x08008485

080071a4 <_Bfree>:
 80071a4:	b570      	push	{r4, r5, r6, lr}
 80071a6:	69c6      	ldr	r6, [r0, #28]
 80071a8:	4605      	mov	r5, r0
 80071aa:	460c      	mov	r4, r1
 80071ac:	b976      	cbnz	r6, 80071cc <_Bfree+0x28>
 80071ae:	2010      	movs	r0, #16
 80071b0:	f7fe f9c6 	bl	8005540 <malloc>
 80071b4:	4602      	mov	r2, r0
 80071b6:	61e8      	str	r0, [r5, #28]
 80071b8:	b920      	cbnz	r0, 80071c4 <_Bfree+0x20>
 80071ba:	4b09      	ldr	r3, [pc, #36]	; (80071e0 <_Bfree+0x3c>)
 80071bc:	4809      	ldr	r0, [pc, #36]	; (80071e4 <_Bfree+0x40>)
 80071be:	218f      	movs	r1, #143	; 0x8f
 80071c0:	f000 fd4c 	bl	8007c5c <__assert_func>
 80071c4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80071c8:	6006      	str	r6, [r0, #0]
 80071ca:	60c6      	str	r6, [r0, #12]
 80071cc:	b13c      	cbz	r4, 80071de <_Bfree+0x3a>
 80071ce:	69eb      	ldr	r3, [r5, #28]
 80071d0:	6862      	ldr	r2, [r4, #4]
 80071d2:	68db      	ldr	r3, [r3, #12]
 80071d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80071d8:	6021      	str	r1, [r4, #0]
 80071da:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80071de:	bd70      	pop	{r4, r5, r6, pc}
 80071e0:	08008405 	.word	0x08008405
 80071e4:	08008485 	.word	0x08008485

080071e8 <__multadd>:
 80071e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071ec:	690d      	ldr	r5, [r1, #16]
 80071ee:	4607      	mov	r7, r0
 80071f0:	460c      	mov	r4, r1
 80071f2:	461e      	mov	r6, r3
 80071f4:	f101 0c14 	add.w	ip, r1, #20
 80071f8:	2000      	movs	r0, #0
 80071fa:	f8dc 3000 	ldr.w	r3, [ip]
 80071fe:	b299      	uxth	r1, r3
 8007200:	fb02 6101 	mla	r1, r2, r1, r6
 8007204:	0c1e      	lsrs	r6, r3, #16
 8007206:	0c0b      	lsrs	r3, r1, #16
 8007208:	fb02 3306 	mla	r3, r2, r6, r3
 800720c:	b289      	uxth	r1, r1
 800720e:	3001      	adds	r0, #1
 8007210:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8007214:	4285      	cmp	r5, r0
 8007216:	f84c 1b04 	str.w	r1, [ip], #4
 800721a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800721e:	dcec      	bgt.n	80071fa <__multadd+0x12>
 8007220:	b30e      	cbz	r6, 8007266 <__multadd+0x7e>
 8007222:	68a3      	ldr	r3, [r4, #8]
 8007224:	42ab      	cmp	r3, r5
 8007226:	dc19      	bgt.n	800725c <__multadd+0x74>
 8007228:	6861      	ldr	r1, [r4, #4]
 800722a:	4638      	mov	r0, r7
 800722c:	3101      	adds	r1, #1
 800722e:	f7ff ff79 	bl	8007124 <_Balloc>
 8007232:	4680      	mov	r8, r0
 8007234:	b928      	cbnz	r0, 8007242 <__multadd+0x5a>
 8007236:	4602      	mov	r2, r0
 8007238:	4b0c      	ldr	r3, [pc, #48]	; (800726c <__multadd+0x84>)
 800723a:	480d      	ldr	r0, [pc, #52]	; (8007270 <__multadd+0x88>)
 800723c:	21ba      	movs	r1, #186	; 0xba
 800723e:	f000 fd0d 	bl	8007c5c <__assert_func>
 8007242:	6922      	ldr	r2, [r4, #16]
 8007244:	3202      	adds	r2, #2
 8007246:	f104 010c 	add.w	r1, r4, #12
 800724a:	0092      	lsls	r2, r2, #2
 800724c:	300c      	adds	r0, #12
 800724e:	f7ff f892 	bl	8006376 <memcpy>
 8007252:	4621      	mov	r1, r4
 8007254:	4638      	mov	r0, r7
 8007256:	f7ff ffa5 	bl	80071a4 <_Bfree>
 800725a:	4644      	mov	r4, r8
 800725c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007260:	3501      	adds	r5, #1
 8007262:	615e      	str	r6, [r3, #20]
 8007264:	6125      	str	r5, [r4, #16]
 8007266:	4620      	mov	r0, r4
 8007268:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800726c:	08008474 	.word	0x08008474
 8007270:	08008485 	.word	0x08008485

08007274 <__hi0bits>:
 8007274:	0c03      	lsrs	r3, r0, #16
 8007276:	041b      	lsls	r3, r3, #16
 8007278:	b9d3      	cbnz	r3, 80072b0 <__hi0bits+0x3c>
 800727a:	0400      	lsls	r0, r0, #16
 800727c:	2310      	movs	r3, #16
 800727e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007282:	bf04      	itt	eq
 8007284:	0200      	lsleq	r0, r0, #8
 8007286:	3308      	addeq	r3, #8
 8007288:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800728c:	bf04      	itt	eq
 800728e:	0100      	lsleq	r0, r0, #4
 8007290:	3304      	addeq	r3, #4
 8007292:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007296:	bf04      	itt	eq
 8007298:	0080      	lsleq	r0, r0, #2
 800729a:	3302      	addeq	r3, #2
 800729c:	2800      	cmp	r0, #0
 800729e:	db05      	blt.n	80072ac <__hi0bits+0x38>
 80072a0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80072a4:	f103 0301 	add.w	r3, r3, #1
 80072a8:	bf08      	it	eq
 80072aa:	2320      	moveq	r3, #32
 80072ac:	4618      	mov	r0, r3
 80072ae:	4770      	bx	lr
 80072b0:	2300      	movs	r3, #0
 80072b2:	e7e4      	b.n	800727e <__hi0bits+0xa>

080072b4 <__lo0bits>:
 80072b4:	6803      	ldr	r3, [r0, #0]
 80072b6:	f013 0207 	ands.w	r2, r3, #7
 80072ba:	d00c      	beq.n	80072d6 <__lo0bits+0x22>
 80072bc:	07d9      	lsls	r1, r3, #31
 80072be:	d422      	bmi.n	8007306 <__lo0bits+0x52>
 80072c0:	079a      	lsls	r2, r3, #30
 80072c2:	bf49      	itett	mi
 80072c4:	085b      	lsrmi	r3, r3, #1
 80072c6:	089b      	lsrpl	r3, r3, #2
 80072c8:	6003      	strmi	r3, [r0, #0]
 80072ca:	2201      	movmi	r2, #1
 80072cc:	bf5c      	itt	pl
 80072ce:	6003      	strpl	r3, [r0, #0]
 80072d0:	2202      	movpl	r2, #2
 80072d2:	4610      	mov	r0, r2
 80072d4:	4770      	bx	lr
 80072d6:	b299      	uxth	r1, r3
 80072d8:	b909      	cbnz	r1, 80072de <__lo0bits+0x2a>
 80072da:	0c1b      	lsrs	r3, r3, #16
 80072dc:	2210      	movs	r2, #16
 80072de:	b2d9      	uxtb	r1, r3
 80072e0:	b909      	cbnz	r1, 80072e6 <__lo0bits+0x32>
 80072e2:	3208      	adds	r2, #8
 80072e4:	0a1b      	lsrs	r3, r3, #8
 80072e6:	0719      	lsls	r1, r3, #28
 80072e8:	bf04      	itt	eq
 80072ea:	091b      	lsreq	r3, r3, #4
 80072ec:	3204      	addeq	r2, #4
 80072ee:	0799      	lsls	r1, r3, #30
 80072f0:	bf04      	itt	eq
 80072f2:	089b      	lsreq	r3, r3, #2
 80072f4:	3202      	addeq	r2, #2
 80072f6:	07d9      	lsls	r1, r3, #31
 80072f8:	d403      	bmi.n	8007302 <__lo0bits+0x4e>
 80072fa:	085b      	lsrs	r3, r3, #1
 80072fc:	f102 0201 	add.w	r2, r2, #1
 8007300:	d003      	beq.n	800730a <__lo0bits+0x56>
 8007302:	6003      	str	r3, [r0, #0]
 8007304:	e7e5      	b.n	80072d2 <__lo0bits+0x1e>
 8007306:	2200      	movs	r2, #0
 8007308:	e7e3      	b.n	80072d2 <__lo0bits+0x1e>
 800730a:	2220      	movs	r2, #32
 800730c:	e7e1      	b.n	80072d2 <__lo0bits+0x1e>
	...

08007310 <__i2b>:
 8007310:	b510      	push	{r4, lr}
 8007312:	460c      	mov	r4, r1
 8007314:	2101      	movs	r1, #1
 8007316:	f7ff ff05 	bl	8007124 <_Balloc>
 800731a:	4602      	mov	r2, r0
 800731c:	b928      	cbnz	r0, 800732a <__i2b+0x1a>
 800731e:	4b05      	ldr	r3, [pc, #20]	; (8007334 <__i2b+0x24>)
 8007320:	4805      	ldr	r0, [pc, #20]	; (8007338 <__i2b+0x28>)
 8007322:	f240 1145 	movw	r1, #325	; 0x145
 8007326:	f000 fc99 	bl	8007c5c <__assert_func>
 800732a:	2301      	movs	r3, #1
 800732c:	6144      	str	r4, [r0, #20]
 800732e:	6103      	str	r3, [r0, #16]
 8007330:	bd10      	pop	{r4, pc}
 8007332:	bf00      	nop
 8007334:	08008474 	.word	0x08008474
 8007338:	08008485 	.word	0x08008485

0800733c <__multiply>:
 800733c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007340:	4691      	mov	r9, r2
 8007342:	690a      	ldr	r2, [r1, #16]
 8007344:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007348:	429a      	cmp	r2, r3
 800734a:	bfb8      	it	lt
 800734c:	460b      	movlt	r3, r1
 800734e:	460c      	mov	r4, r1
 8007350:	bfbc      	itt	lt
 8007352:	464c      	movlt	r4, r9
 8007354:	4699      	movlt	r9, r3
 8007356:	6927      	ldr	r7, [r4, #16]
 8007358:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800735c:	68a3      	ldr	r3, [r4, #8]
 800735e:	6861      	ldr	r1, [r4, #4]
 8007360:	eb07 060a 	add.w	r6, r7, sl
 8007364:	42b3      	cmp	r3, r6
 8007366:	b085      	sub	sp, #20
 8007368:	bfb8      	it	lt
 800736a:	3101      	addlt	r1, #1
 800736c:	f7ff feda 	bl	8007124 <_Balloc>
 8007370:	b930      	cbnz	r0, 8007380 <__multiply+0x44>
 8007372:	4602      	mov	r2, r0
 8007374:	4b44      	ldr	r3, [pc, #272]	; (8007488 <__multiply+0x14c>)
 8007376:	4845      	ldr	r0, [pc, #276]	; (800748c <__multiply+0x150>)
 8007378:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800737c:	f000 fc6e 	bl	8007c5c <__assert_func>
 8007380:	f100 0514 	add.w	r5, r0, #20
 8007384:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007388:	462b      	mov	r3, r5
 800738a:	2200      	movs	r2, #0
 800738c:	4543      	cmp	r3, r8
 800738e:	d321      	bcc.n	80073d4 <__multiply+0x98>
 8007390:	f104 0314 	add.w	r3, r4, #20
 8007394:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007398:	f109 0314 	add.w	r3, r9, #20
 800739c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80073a0:	9202      	str	r2, [sp, #8]
 80073a2:	1b3a      	subs	r2, r7, r4
 80073a4:	3a15      	subs	r2, #21
 80073a6:	f022 0203 	bic.w	r2, r2, #3
 80073aa:	3204      	adds	r2, #4
 80073ac:	f104 0115 	add.w	r1, r4, #21
 80073b0:	428f      	cmp	r7, r1
 80073b2:	bf38      	it	cc
 80073b4:	2204      	movcc	r2, #4
 80073b6:	9201      	str	r2, [sp, #4]
 80073b8:	9a02      	ldr	r2, [sp, #8]
 80073ba:	9303      	str	r3, [sp, #12]
 80073bc:	429a      	cmp	r2, r3
 80073be:	d80c      	bhi.n	80073da <__multiply+0x9e>
 80073c0:	2e00      	cmp	r6, #0
 80073c2:	dd03      	ble.n	80073cc <__multiply+0x90>
 80073c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d05b      	beq.n	8007484 <__multiply+0x148>
 80073cc:	6106      	str	r6, [r0, #16]
 80073ce:	b005      	add	sp, #20
 80073d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073d4:	f843 2b04 	str.w	r2, [r3], #4
 80073d8:	e7d8      	b.n	800738c <__multiply+0x50>
 80073da:	f8b3 a000 	ldrh.w	sl, [r3]
 80073de:	f1ba 0f00 	cmp.w	sl, #0
 80073e2:	d024      	beq.n	800742e <__multiply+0xf2>
 80073e4:	f104 0e14 	add.w	lr, r4, #20
 80073e8:	46a9      	mov	r9, r5
 80073ea:	f04f 0c00 	mov.w	ip, #0
 80073ee:	f85e 2b04 	ldr.w	r2, [lr], #4
 80073f2:	f8d9 1000 	ldr.w	r1, [r9]
 80073f6:	fa1f fb82 	uxth.w	fp, r2
 80073fa:	b289      	uxth	r1, r1
 80073fc:	fb0a 110b 	mla	r1, sl, fp, r1
 8007400:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007404:	f8d9 2000 	ldr.w	r2, [r9]
 8007408:	4461      	add	r1, ip
 800740a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800740e:	fb0a c20b 	mla	r2, sl, fp, ip
 8007412:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007416:	b289      	uxth	r1, r1
 8007418:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800741c:	4577      	cmp	r7, lr
 800741e:	f849 1b04 	str.w	r1, [r9], #4
 8007422:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007426:	d8e2      	bhi.n	80073ee <__multiply+0xb2>
 8007428:	9a01      	ldr	r2, [sp, #4]
 800742a:	f845 c002 	str.w	ip, [r5, r2]
 800742e:	9a03      	ldr	r2, [sp, #12]
 8007430:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007434:	3304      	adds	r3, #4
 8007436:	f1b9 0f00 	cmp.w	r9, #0
 800743a:	d021      	beq.n	8007480 <__multiply+0x144>
 800743c:	6829      	ldr	r1, [r5, #0]
 800743e:	f104 0c14 	add.w	ip, r4, #20
 8007442:	46ae      	mov	lr, r5
 8007444:	f04f 0a00 	mov.w	sl, #0
 8007448:	f8bc b000 	ldrh.w	fp, [ip]
 800744c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007450:	fb09 220b 	mla	r2, r9, fp, r2
 8007454:	4452      	add	r2, sl
 8007456:	b289      	uxth	r1, r1
 8007458:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800745c:	f84e 1b04 	str.w	r1, [lr], #4
 8007460:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007464:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007468:	f8be 1000 	ldrh.w	r1, [lr]
 800746c:	fb09 110a 	mla	r1, r9, sl, r1
 8007470:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007474:	4567      	cmp	r7, ip
 8007476:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800747a:	d8e5      	bhi.n	8007448 <__multiply+0x10c>
 800747c:	9a01      	ldr	r2, [sp, #4]
 800747e:	50a9      	str	r1, [r5, r2]
 8007480:	3504      	adds	r5, #4
 8007482:	e799      	b.n	80073b8 <__multiply+0x7c>
 8007484:	3e01      	subs	r6, #1
 8007486:	e79b      	b.n	80073c0 <__multiply+0x84>
 8007488:	08008474 	.word	0x08008474
 800748c:	08008485 	.word	0x08008485

08007490 <__pow5mult>:
 8007490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007494:	4615      	mov	r5, r2
 8007496:	f012 0203 	ands.w	r2, r2, #3
 800749a:	4606      	mov	r6, r0
 800749c:	460f      	mov	r7, r1
 800749e:	d007      	beq.n	80074b0 <__pow5mult+0x20>
 80074a0:	4c25      	ldr	r4, [pc, #148]	; (8007538 <__pow5mult+0xa8>)
 80074a2:	3a01      	subs	r2, #1
 80074a4:	2300      	movs	r3, #0
 80074a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80074aa:	f7ff fe9d 	bl	80071e8 <__multadd>
 80074ae:	4607      	mov	r7, r0
 80074b0:	10ad      	asrs	r5, r5, #2
 80074b2:	d03d      	beq.n	8007530 <__pow5mult+0xa0>
 80074b4:	69f4      	ldr	r4, [r6, #28]
 80074b6:	b97c      	cbnz	r4, 80074d8 <__pow5mult+0x48>
 80074b8:	2010      	movs	r0, #16
 80074ba:	f7fe f841 	bl	8005540 <malloc>
 80074be:	4602      	mov	r2, r0
 80074c0:	61f0      	str	r0, [r6, #28]
 80074c2:	b928      	cbnz	r0, 80074d0 <__pow5mult+0x40>
 80074c4:	4b1d      	ldr	r3, [pc, #116]	; (800753c <__pow5mult+0xac>)
 80074c6:	481e      	ldr	r0, [pc, #120]	; (8007540 <__pow5mult+0xb0>)
 80074c8:	f240 11b3 	movw	r1, #435	; 0x1b3
 80074cc:	f000 fbc6 	bl	8007c5c <__assert_func>
 80074d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80074d4:	6004      	str	r4, [r0, #0]
 80074d6:	60c4      	str	r4, [r0, #12]
 80074d8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80074dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80074e0:	b94c      	cbnz	r4, 80074f6 <__pow5mult+0x66>
 80074e2:	f240 2171 	movw	r1, #625	; 0x271
 80074e6:	4630      	mov	r0, r6
 80074e8:	f7ff ff12 	bl	8007310 <__i2b>
 80074ec:	2300      	movs	r3, #0
 80074ee:	f8c8 0008 	str.w	r0, [r8, #8]
 80074f2:	4604      	mov	r4, r0
 80074f4:	6003      	str	r3, [r0, #0]
 80074f6:	f04f 0900 	mov.w	r9, #0
 80074fa:	07eb      	lsls	r3, r5, #31
 80074fc:	d50a      	bpl.n	8007514 <__pow5mult+0x84>
 80074fe:	4639      	mov	r1, r7
 8007500:	4622      	mov	r2, r4
 8007502:	4630      	mov	r0, r6
 8007504:	f7ff ff1a 	bl	800733c <__multiply>
 8007508:	4639      	mov	r1, r7
 800750a:	4680      	mov	r8, r0
 800750c:	4630      	mov	r0, r6
 800750e:	f7ff fe49 	bl	80071a4 <_Bfree>
 8007512:	4647      	mov	r7, r8
 8007514:	106d      	asrs	r5, r5, #1
 8007516:	d00b      	beq.n	8007530 <__pow5mult+0xa0>
 8007518:	6820      	ldr	r0, [r4, #0]
 800751a:	b938      	cbnz	r0, 800752c <__pow5mult+0x9c>
 800751c:	4622      	mov	r2, r4
 800751e:	4621      	mov	r1, r4
 8007520:	4630      	mov	r0, r6
 8007522:	f7ff ff0b 	bl	800733c <__multiply>
 8007526:	6020      	str	r0, [r4, #0]
 8007528:	f8c0 9000 	str.w	r9, [r0]
 800752c:	4604      	mov	r4, r0
 800752e:	e7e4      	b.n	80074fa <__pow5mult+0x6a>
 8007530:	4638      	mov	r0, r7
 8007532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007536:	bf00      	nop
 8007538:	080085d0 	.word	0x080085d0
 800753c:	08008405 	.word	0x08008405
 8007540:	08008485 	.word	0x08008485

08007544 <__lshift>:
 8007544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007548:	460c      	mov	r4, r1
 800754a:	6849      	ldr	r1, [r1, #4]
 800754c:	6923      	ldr	r3, [r4, #16]
 800754e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007552:	68a3      	ldr	r3, [r4, #8]
 8007554:	4607      	mov	r7, r0
 8007556:	4691      	mov	r9, r2
 8007558:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800755c:	f108 0601 	add.w	r6, r8, #1
 8007560:	42b3      	cmp	r3, r6
 8007562:	db0b      	blt.n	800757c <__lshift+0x38>
 8007564:	4638      	mov	r0, r7
 8007566:	f7ff fddd 	bl	8007124 <_Balloc>
 800756a:	4605      	mov	r5, r0
 800756c:	b948      	cbnz	r0, 8007582 <__lshift+0x3e>
 800756e:	4602      	mov	r2, r0
 8007570:	4b28      	ldr	r3, [pc, #160]	; (8007614 <__lshift+0xd0>)
 8007572:	4829      	ldr	r0, [pc, #164]	; (8007618 <__lshift+0xd4>)
 8007574:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007578:	f000 fb70 	bl	8007c5c <__assert_func>
 800757c:	3101      	adds	r1, #1
 800757e:	005b      	lsls	r3, r3, #1
 8007580:	e7ee      	b.n	8007560 <__lshift+0x1c>
 8007582:	2300      	movs	r3, #0
 8007584:	f100 0114 	add.w	r1, r0, #20
 8007588:	f100 0210 	add.w	r2, r0, #16
 800758c:	4618      	mov	r0, r3
 800758e:	4553      	cmp	r3, sl
 8007590:	db33      	blt.n	80075fa <__lshift+0xb6>
 8007592:	6920      	ldr	r0, [r4, #16]
 8007594:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007598:	f104 0314 	add.w	r3, r4, #20
 800759c:	f019 091f 	ands.w	r9, r9, #31
 80075a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80075a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80075a8:	d02b      	beq.n	8007602 <__lshift+0xbe>
 80075aa:	f1c9 0e20 	rsb	lr, r9, #32
 80075ae:	468a      	mov	sl, r1
 80075b0:	2200      	movs	r2, #0
 80075b2:	6818      	ldr	r0, [r3, #0]
 80075b4:	fa00 f009 	lsl.w	r0, r0, r9
 80075b8:	4310      	orrs	r0, r2
 80075ba:	f84a 0b04 	str.w	r0, [sl], #4
 80075be:	f853 2b04 	ldr.w	r2, [r3], #4
 80075c2:	459c      	cmp	ip, r3
 80075c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80075c8:	d8f3      	bhi.n	80075b2 <__lshift+0x6e>
 80075ca:	ebac 0304 	sub.w	r3, ip, r4
 80075ce:	3b15      	subs	r3, #21
 80075d0:	f023 0303 	bic.w	r3, r3, #3
 80075d4:	3304      	adds	r3, #4
 80075d6:	f104 0015 	add.w	r0, r4, #21
 80075da:	4584      	cmp	ip, r0
 80075dc:	bf38      	it	cc
 80075de:	2304      	movcc	r3, #4
 80075e0:	50ca      	str	r2, [r1, r3]
 80075e2:	b10a      	cbz	r2, 80075e8 <__lshift+0xa4>
 80075e4:	f108 0602 	add.w	r6, r8, #2
 80075e8:	3e01      	subs	r6, #1
 80075ea:	4638      	mov	r0, r7
 80075ec:	612e      	str	r6, [r5, #16]
 80075ee:	4621      	mov	r1, r4
 80075f0:	f7ff fdd8 	bl	80071a4 <_Bfree>
 80075f4:	4628      	mov	r0, r5
 80075f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80075fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80075fe:	3301      	adds	r3, #1
 8007600:	e7c5      	b.n	800758e <__lshift+0x4a>
 8007602:	3904      	subs	r1, #4
 8007604:	f853 2b04 	ldr.w	r2, [r3], #4
 8007608:	f841 2f04 	str.w	r2, [r1, #4]!
 800760c:	459c      	cmp	ip, r3
 800760e:	d8f9      	bhi.n	8007604 <__lshift+0xc0>
 8007610:	e7ea      	b.n	80075e8 <__lshift+0xa4>
 8007612:	bf00      	nop
 8007614:	08008474 	.word	0x08008474
 8007618:	08008485 	.word	0x08008485

0800761c <__mcmp>:
 800761c:	b530      	push	{r4, r5, lr}
 800761e:	6902      	ldr	r2, [r0, #16]
 8007620:	690c      	ldr	r4, [r1, #16]
 8007622:	1b12      	subs	r2, r2, r4
 8007624:	d10e      	bne.n	8007644 <__mcmp+0x28>
 8007626:	f100 0314 	add.w	r3, r0, #20
 800762a:	3114      	adds	r1, #20
 800762c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007630:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007634:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007638:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800763c:	42a5      	cmp	r5, r4
 800763e:	d003      	beq.n	8007648 <__mcmp+0x2c>
 8007640:	d305      	bcc.n	800764e <__mcmp+0x32>
 8007642:	2201      	movs	r2, #1
 8007644:	4610      	mov	r0, r2
 8007646:	bd30      	pop	{r4, r5, pc}
 8007648:	4283      	cmp	r3, r0
 800764a:	d3f3      	bcc.n	8007634 <__mcmp+0x18>
 800764c:	e7fa      	b.n	8007644 <__mcmp+0x28>
 800764e:	f04f 32ff 	mov.w	r2, #4294967295
 8007652:	e7f7      	b.n	8007644 <__mcmp+0x28>

08007654 <__mdiff>:
 8007654:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007658:	460c      	mov	r4, r1
 800765a:	4606      	mov	r6, r0
 800765c:	4611      	mov	r1, r2
 800765e:	4620      	mov	r0, r4
 8007660:	4690      	mov	r8, r2
 8007662:	f7ff ffdb 	bl	800761c <__mcmp>
 8007666:	1e05      	subs	r5, r0, #0
 8007668:	d110      	bne.n	800768c <__mdiff+0x38>
 800766a:	4629      	mov	r1, r5
 800766c:	4630      	mov	r0, r6
 800766e:	f7ff fd59 	bl	8007124 <_Balloc>
 8007672:	b930      	cbnz	r0, 8007682 <__mdiff+0x2e>
 8007674:	4b3a      	ldr	r3, [pc, #232]	; (8007760 <__mdiff+0x10c>)
 8007676:	4602      	mov	r2, r0
 8007678:	f240 2137 	movw	r1, #567	; 0x237
 800767c:	4839      	ldr	r0, [pc, #228]	; (8007764 <__mdiff+0x110>)
 800767e:	f000 faed 	bl	8007c5c <__assert_func>
 8007682:	2301      	movs	r3, #1
 8007684:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007688:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800768c:	bfa4      	itt	ge
 800768e:	4643      	movge	r3, r8
 8007690:	46a0      	movge	r8, r4
 8007692:	4630      	mov	r0, r6
 8007694:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007698:	bfa6      	itte	ge
 800769a:	461c      	movge	r4, r3
 800769c:	2500      	movge	r5, #0
 800769e:	2501      	movlt	r5, #1
 80076a0:	f7ff fd40 	bl	8007124 <_Balloc>
 80076a4:	b920      	cbnz	r0, 80076b0 <__mdiff+0x5c>
 80076a6:	4b2e      	ldr	r3, [pc, #184]	; (8007760 <__mdiff+0x10c>)
 80076a8:	4602      	mov	r2, r0
 80076aa:	f240 2145 	movw	r1, #581	; 0x245
 80076ae:	e7e5      	b.n	800767c <__mdiff+0x28>
 80076b0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80076b4:	6926      	ldr	r6, [r4, #16]
 80076b6:	60c5      	str	r5, [r0, #12]
 80076b8:	f104 0914 	add.w	r9, r4, #20
 80076bc:	f108 0514 	add.w	r5, r8, #20
 80076c0:	f100 0e14 	add.w	lr, r0, #20
 80076c4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80076c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80076cc:	f108 0210 	add.w	r2, r8, #16
 80076d0:	46f2      	mov	sl, lr
 80076d2:	2100      	movs	r1, #0
 80076d4:	f859 3b04 	ldr.w	r3, [r9], #4
 80076d8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80076dc:	fa11 f88b 	uxtah	r8, r1, fp
 80076e0:	b299      	uxth	r1, r3
 80076e2:	0c1b      	lsrs	r3, r3, #16
 80076e4:	eba8 0801 	sub.w	r8, r8, r1
 80076e8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80076ec:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80076f0:	fa1f f888 	uxth.w	r8, r8
 80076f4:	1419      	asrs	r1, r3, #16
 80076f6:	454e      	cmp	r6, r9
 80076f8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80076fc:	f84a 3b04 	str.w	r3, [sl], #4
 8007700:	d8e8      	bhi.n	80076d4 <__mdiff+0x80>
 8007702:	1b33      	subs	r3, r6, r4
 8007704:	3b15      	subs	r3, #21
 8007706:	f023 0303 	bic.w	r3, r3, #3
 800770a:	3304      	adds	r3, #4
 800770c:	3415      	adds	r4, #21
 800770e:	42a6      	cmp	r6, r4
 8007710:	bf38      	it	cc
 8007712:	2304      	movcc	r3, #4
 8007714:	441d      	add	r5, r3
 8007716:	4473      	add	r3, lr
 8007718:	469e      	mov	lr, r3
 800771a:	462e      	mov	r6, r5
 800771c:	4566      	cmp	r6, ip
 800771e:	d30e      	bcc.n	800773e <__mdiff+0xea>
 8007720:	f10c 0203 	add.w	r2, ip, #3
 8007724:	1b52      	subs	r2, r2, r5
 8007726:	f022 0203 	bic.w	r2, r2, #3
 800772a:	3d03      	subs	r5, #3
 800772c:	45ac      	cmp	ip, r5
 800772e:	bf38      	it	cc
 8007730:	2200      	movcc	r2, #0
 8007732:	4413      	add	r3, r2
 8007734:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007738:	b17a      	cbz	r2, 800775a <__mdiff+0x106>
 800773a:	6107      	str	r7, [r0, #16]
 800773c:	e7a4      	b.n	8007688 <__mdiff+0x34>
 800773e:	f856 8b04 	ldr.w	r8, [r6], #4
 8007742:	fa11 f288 	uxtah	r2, r1, r8
 8007746:	1414      	asrs	r4, r2, #16
 8007748:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800774c:	b292      	uxth	r2, r2
 800774e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007752:	f84e 2b04 	str.w	r2, [lr], #4
 8007756:	1421      	asrs	r1, r4, #16
 8007758:	e7e0      	b.n	800771c <__mdiff+0xc8>
 800775a:	3f01      	subs	r7, #1
 800775c:	e7ea      	b.n	8007734 <__mdiff+0xe0>
 800775e:	bf00      	nop
 8007760:	08008474 	.word	0x08008474
 8007764:	08008485 	.word	0x08008485

08007768 <__d2b>:
 8007768:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800776c:	460f      	mov	r7, r1
 800776e:	2101      	movs	r1, #1
 8007770:	ec59 8b10 	vmov	r8, r9, d0
 8007774:	4616      	mov	r6, r2
 8007776:	f7ff fcd5 	bl	8007124 <_Balloc>
 800777a:	4604      	mov	r4, r0
 800777c:	b930      	cbnz	r0, 800778c <__d2b+0x24>
 800777e:	4602      	mov	r2, r0
 8007780:	4b24      	ldr	r3, [pc, #144]	; (8007814 <__d2b+0xac>)
 8007782:	4825      	ldr	r0, [pc, #148]	; (8007818 <__d2b+0xb0>)
 8007784:	f240 310f 	movw	r1, #783	; 0x30f
 8007788:	f000 fa68 	bl	8007c5c <__assert_func>
 800778c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007790:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007794:	bb2d      	cbnz	r5, 80077e2 <__d2b+0x7a>
 8007796:	9301      	str	r3, [sp, #4]
 8007798:	f1b8 0300 	subs.w	r3, r8, #0
 800779c:	d026      	beq.n	80077ec <__d2b+0x84>
 800779e:	4668      	mov	r0, sp
 80077a0:	9300      	str	r3, [sp, #0]
 80077a2:	f7ff fd87 	bl	80072b4 <__lo0bits>
 80077a6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80077aa:	b1e8      	cbz	r0, 80077e8 <__d2b+0x80>
 80077ac:	f1c0 0320 	rsb	r3, r0, #32
 80077b0:	fa02 f303 	lsl.w	r3, r2, r3
 80077b4:	430b      	orrs	r3, r1
 80077b6:	40c2      	lsrs	r2, r0
 80077b8:	6163      	str	r3, [r4, #20]
 80077ba:	9201      	str	r2, [sp, #4]
 80077bc:	9b01      	ldr	r3, [sp, #4]
 80077be:	61a3      	str	r3, [r4, #24]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	bf14      	ite	ne
 80077c4:	2202      	movne	r2, #2
 80077c6:	2201      	moveq	r2, #1
 80077c8:	6122      	str	r2, [r4, #16]
 80077ca:	b1bd      	cbz	r5, 80077fc <__d2b+0x94>
 80077cc:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80077d0:	4405      	add	r5, r0
 80077d2:	603d      	str	r5, [r7, #0]
 80077d4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80077d8:	6030      	str	r0, [r6, #0]
 80077da:	4620      	mov	r0, r4
 80077dc:	b003      	add	sp, #12
 80077de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077e2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80077e6:	e7d6      	b.n	8007796 <__d2b+0x2e>
 80077e8:	6161      	str	r1, [r4, #20]
 80077ea:	e7e7      	b.n	80077bc <__d2b+0x54>
 80077ec:	a801      	add	r0, sp, #4
 80077ee:	f7ff fd61 	bl	80072b4 <__lo0bits>
 80077f2:	9b01      	ldr	r3, [sp, #4]
 80077f4:	6163      	str	r3, [r4, #20]
 80077f6:	3020      	adds	r0, #32
 80077f8:	2201      	movs	r2, #1
 80077fa:	e7e5      	b.n	80077c8 <__d2b+0x60>
 80077fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007800:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007804:	6038      	str	r0, [r7, #0]
 8007806:	6918      	ldr	r0, [r3, #16]
 8007808:	f7ff fd34 	bl	8007274 <__hi0bits>
 800780c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007810:	e7e2      	b.n	80077d8 <__d2b+0x70>
 8007812:	bf00      	nop
 8007814:	08008474 	.word	0x08008474
 8007818:	08008485 	.word	0x08008485

0800781c <__ssputs_r>:
 800781c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007820:	688e      	ldr	r6, [r1, #8]
 8007822:	461f      	mov	r7, r3
 8007824:	42be      	cmp	r6, r7
 8007826:	680b      	ldr	r3, [r1, #0]
 8007828:	4682      	mov	sl, r0
 800782a:	460c      	mov	r4, r1
 800782c:	4690      	mov	r8, r2
 800782e:	d82c      	bhi.n	800788a <__ssputs_r+0x6e>
 8007830:	898a      	ldrh	r2, [r1, #12]
 8007832:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007836:	d026      	beq.n	8007886 <__ssputs_r+0x6a>
 8007838:	6965      	ldr	r5, [r4, #20]
 800783a:	6909      	ldr	r1, [r1, #16]
 800783c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007840:	eba3 0901 	sub.w	r9, r3, r1
 8007844:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007848:	1c7b      	adds	r3, r7, #1
 800784a:	444b      	add	r3, r9
 800784c:	106d      	asrs	r5, r5, #1
 800784e:	429d      	cmp	r5, r3
 8007850:	bf38      	it	cc
 8007852:	461d      	movcc	r5, r3
 8007854:	0553      	lsls	r3, r2, #21
 8007856:	d527      	bpl.n	80078a8 <__ssputs_r+0x8c>
 8007858:	4629      	mov	r1, r5
 800785a:	f7fd fea1 	bl	80055a0 <_malloc_r>
 800785e:	4606      	mov	r6, r0
 8007860:	b360      	cbz	r0, 80078bc <__ssputs_r+0xa0>
 8007862:	6921      	ldr	r1, [r4, #16]
 8007864:	464a      	mov	r2, r9
 8007866:	f7fe fd86 	bl	8006376 <memcpy>
 800786a:	89a3      	ldrh	r3, [r4, #12]
 800786c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007870:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007874:	81a3      	strh	r3, [r4, #12]
 8007876:	6126      	str	r6, [r4, #16]
 8007878:	6165      	str	r5, [r4, #20]
 800787a:	444e      	add	r6, r9
 800787c:	eba5 0509 	sub.w	r5, r5, r9
 8007880:	6026      	str	r6, [r4, #0]
 8007882:	60a5      	str	r5, [r4, #8]
 8007884:	463e      	mov	r6, r7
 8007886:	42be      	cmp	r6, r7
 8007888:	d900      	bls.n	800788c <__ssputs_r+0x70>
 800788a:	463e      	mov	r6, r7
 800788c:	6820      	ldr	r0, [r4, #0]
 800788e:	4632      	mov	r2, r6
 8007890:	4641      	mov	r1, r8
 8007892:	f000 f9c9 	bl	8007c28 <memmove>
 8007896:	68a3      	ldr	r3, [r4, #8]
 8007898:	1b9b      	subs	r3, r3, r6
 800789a:	60a3      	str	r3, [r4, #8]
 800789c:	6823      	ldr	r3, [r4, #0]
 800789e:	4433      	add	r3, r6
 80078a0:	6023      	str	r3, [r4, #0]
 80078a2:	2000      	movs	r0, #0
 80078a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078a8:	462a      	mov	r2, r5
 80078aa:	f000 fa1d 	bl	8007ce8 <_realloc_r>
 80078ae:	4606      	mov	r6, r0
 80078b0:	2800      	cmp	r0, #0
 80078b2:	d1e0      	bne.n	8007876 <__ssputs_r+0x5a>
 80078b4:	6921      	ldr	r1, [r4, #16]
 80078b6:	4650      	mov	r0, sl
 80078b8:	f7ff fbe8 	bl	800708c <_free_r>
 80078bc:	230c      	movs	r3, #12
 80078be:	f8ca 3000 	str.w	r3, [sl]
 80078c2:	89a3      	ldrh	r3, [r4, #12]
 80078c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80078c8:	81a3      	strh	r3, [r4, #12]
 80078ca:	f04f 30ff 	mov.w	r0, #4294967295
 80078ce:	e7e9      	b.n	80078a4 <__ssputs_r+0x88>

080078d0 <_svfiprintf_r>:
 80078d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d4:	4698      	mov	r8, r3
 80078d6:	898b      	ldrh	r3, [r1, #12]
 80078d8:	061b      	lsls	r3, r3, #24
 80078da:	b09d      	sub	sp, #116	; 0x74
 80078dc:	4607      	mov	r7, r0
 80078de:	460d      	mov	r5, r1
 80078e0:	4614      	mov	r4, r2
 80078e2:	d50e      	bpl.n	8007902 <_svfiprintf_r+0x32>
 80078e4:	690b      	ldr	r3, [r1, #16]
 80078e6:	b963      	cbnz	r3, 8007902 <_svfiprintf_r+0x32>
 80078e8:	2140      	movs	r1, #64	; 0x40
 80078ea:	f7fd fe59 	bl	80055a0 <_malloc_r>
 80078ee:	6028      	str	r0, [r5, #0]
 80078f0:	6128      	str	r0, [r5, #16]
 80078f2:	b920      	cbnz	r0, 80078fe <_svfiprintf_r+0x2e>
 80078f4:	230c      	movs	r3, #12
 80078f6:	603b      	str	r3, [r7, #0]
 80078f8:	f04f 30ff 	mov.w	r0, #4294967295
 80078fc:	e0d0      	b.n	8007aa0 <_svfiprintf_r+0x1d0>
 80078fe:	2340      	movs	r3, #64	; 0x40
 8007900:	616b      	str	r3, [r5, #20]
 8007902:	2300      	movs	r3, #0
 8007904:	9309      	str	r3, [sp, #36]	; 0x24
 8007906:	2320      	movs	r3, #32
 8007908:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800790c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007910:	2330      	movs	r3, #48	; 0x30
 8007912:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007ab8 <_svfiprintf_r+0x1e8>
 8007916:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800791a:	f04f 0901 	mov.w	r9, #1
 800791e:	4623      	mov	r3, r4
 8007920:	469a      	mov	sl, r3
 8007922:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007926:	b10a      	cbz	r2, 800792c <_svfiprintf_r+0x5c>
 8007928:	2a25      	cmp	r2, #37	; 0x25
 800792a:	d1f9      	bne.n	8007920 <_svfiprintf_r+0x50>
 800792c:	ebba 0b04 	subs.w	fp, sl, r4
 8007930:	d00b      	beq.n	800794a <_svfiprintf_r+0x7a>
 8007932:	465b      	mov	r3, fp
 8007934:	4622      	mov	r2, r4
 8007936:	4629      	mov	r1, r5
 8007938:	4638      	mov	r0, r7
 800793a:	f7ff ff6f 	bl	800781c <__ssputs_r>
 800793e:	3001      	adds	r0, #1
 8007940:	f000 80a9 	beq.w	8007a96 <_svfiprintf_r+0x1c6>
 8007944:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007946:	445a      	add	r2, fp
 8007948:	9209      	str	r2, [sp, #36]	; 0x24
 800794a:	f89a 3000 	ldrb.w	r3, [sl]
 800794e:	2b00      	cmp	r3, #0
 8007950:	f000 80a1 	beq.w	8007a96 <_svfiprintf_r+0x1c6>
 8007954:	2300      	movs	r3, #0
 8007956:	f04f 32ff 	mov.w	r2, #4294967295
 800795a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800795e:	f10a 0a01 	add.w	sl, sl, #1
 8007962:	9304      	str	r3, [sp, #16]
 8007964:	9307      	str	r3, [sp, #28]
 8007966:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800796a:	931a      	str	r3, [sp, #104]	; 0x68
 800796c:	4654      	mov	r4, sl
 800796e:	2205      	movs	r2, #5
 8007970:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007974:	4850      	ldr	r0, [pc, #320]	; (8007ab8 <_svfiprintf_r+0x1e8>)
 8007976:	f7f8 fc4b 	bl	8000210 <memchr>
 800797a:	9a04      	ldr	r2, [sp, #16]
 800797c:	b9d8      	cbnz	r0, 80079b6 <_svfiprintf_r+0xe6>
 800797e:	06d0      	lsls	r0, r2, #27
 8007980:	bf44      	itt	mi
 8007982:	2320      	movmi	r3, #32
 8007984:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007988:	0711      	lsls	r1, r2, #28
 800798a:	bf44      	itt	mi
 800798c:	232b      	movmi	r3, #43	; 0x2b
 800798e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007992:	f89a 3000 	ldrb.w	r3, [sl]
 8007996:	2b2a      	cmp	r3, #42	; 0x2a
 8007998:	d015      	beq.n	80079c6 <_svfiprintf_r+0xf6>
 800799a:	9a07      	ldr	r2, [sp, #28]
 800799c:	4654      	mov	r4, sl
 800799e:	2000      	movs	r0, #0
 80079a0:	f04f 0c0a 	mov.w	ip, #10
 80079a4:	4621      	mov	r1, r4
 80079a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80079aa:	3b30      	subs	r3, #48	; 0x30
 80079ac:	2b09      	cmp	r3, #9
 80079ae:	d94d      	bls.n	8007a4c <_svfiprintf_r+0x17c>
 80079b0:	b1b0      	cbz	r0, 80079e0 <_svfiprintf_r+0x110>
 80079b2:	9207      	str	r2, [sp, #28]
 80079b4:	e014      	b.n	80079e0 <_svfiprintf_r+0x110>
 80079b6:	eba0 0308 	sub.w	r3, r0, r8
 80079ba:	fa09 f303 	lsl.w	r3, r9, r3
 80079be:	4313      	orrs	r3, r2
 80079c0:	9304      	str	r3, [sp, #16]
 80079c2:	46a2      	mov	sl, r4
 80079c4:	e7d2      	b.n	800796c <_svfiprintf_r+0x9c>
 80079c6:	9b03      	ldr	r3, [sp, #12]
 80079c8:	1d19      	adds	r1, r3, #4
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	9103      	str	r1, [sp, #12]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	bfbb      	ittet	lt
 80079d2:	425b      	neglt	r3, r3
 80079d4:	f042 0202 	orrlt.w	r2, r2, #2
 80079d8:	9307      	strge	r3, [sp, #28]
 80079da:	9307      	strlt	r3, [sp, #28]
 80079dc:	bfb8      	it	lt
 80079de:	9204      	strlt	r2, [sp, #16]
 80079e0:	7823      	ldrb	r3, [r4, #0]
 80079e2:	2b2e      	cmp	r3, #46	; 0x2e
 80079e4:	d10c      	bne.n	8007a00 <_svfiprintf_r+0x130>
 80079e6:	7863      	ldrb	r3, [r4, #1]
 80079e8:	2b2a      	cmp	r3, #42	; 0x2a
 80079ea:	d134      	bne.n	8007a56 <_svfiprintf_r+0x186>
 80079ec:	9b03      	ldr	r3, [sp, #12]
 80079ee:	1d1a      	adds	r2, r3, #4
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	9203      	str	r2, [sp, #12]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	bfb8      	it	lt
 80079f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80079fc:	3402      	adds	r4, #2
 80079fe:	9305      	str	r3, [sp, #20]
 8007a00:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007ac8 <_svfiprintf_r+0x1f8>
 8007a04:	7821      	ldrb	r1, [r4, #0]
 8007a06:	2203      	movs	r2, #3
 8007a08:	4650      	mov	r0, sl
 8007a0a:	f7f8 fc01 	bl	8000210 <memchr>
 8007a0e:	b138      	cbz	r0, 8007a20 <_svfiprintf_r+0x150>
 8007a10:	9b04      	ldr	r3, [sp, #16]
 8007a12:	eba0 000a 	sub.w	r0, r0, sl
 8007a16:	2240      	movs	r2, #64	; 0x40
 8007a18:	4082      	lsls	r2, r0
 8007a1a:	4313      	orrs	r3, r2
 8007a1c:	3401      	adds	r4, #1
 8007a1e:	9304      	str	r3, [sp, #16]
 8007a20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a24:	4825      	ldr	r0, [pc, #148]	; (8007abc <_svfiprintf_r+0x1ec>)
 8007a26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007a2a:	2206      	movs	r2, #6
 8007a2c:	f7f8 fbf0 	bl	8000210 <memchr>
 8007a30:	2800      	cmp	r0, #0
 8007a32:	d038      	beq.n	8007aa6 <_svfiprintf_r+0x1d6>
 8007a34:	4b22      	ldr	r3, [pc, #136]	; (8007ac0 <_svfiprintf_r+0x1f0>)
 8007a36:	bb1b      	cbnz	r3, 8007a80 <_svfiprintf_r+0x1b0>
 8007a38:	9b03      	ldr	r3, [sp, #12]
 8007a3a:	3307      	adds	r3, #7
 8007a3c:	f023 0307 	bic.w	r3, r3, #7
 8007a40:	3308      	adds	r3, #8
 8007a42:	9303      	str	r3, [sp, #12]
 8007a44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a46:	4433      	add	r3, r6
 8007a48:	9309      	str	r3, [sp, #36]	; 0x24
 8007a4a:	e768      	b.n	800791e <_svfiprintf_r+0x4e>
 8007a4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a50:	460c      	mov	r4, r1
 8007a52:	2001      	movs	r0, #1
 8007a54:	e7a6      	b.n	80079a4 <_svfiprintf_r+0xd4>
 8007a56:	2300      	movs	r3, #0
 8007a58:	3401      	adds	r4, #1
 8007a5a:	9305      	str	r3, [sp, #20]
 8007a5c:	4619      	mov	r1, r3
 8007a5e:	f04f 0c0a 	mov.w	ip, #10
 8007a62:	4620      	mov	r0, r4
 8007a64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a68:	3a30      	subs	r2, #48	; 0x30
 8007a6a:	2a09      	cmp	r2, #9
 8007a6c:	d903      	bls.n	8007a76 <_svfiprintf_r+0x1a6>
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d0c6      	beq.n	8007a00 <_svfiprintf_r+0x130>
 8007a72:	9105      	str	r1, [sp, #20]
 8007a74:	e7c4      	b.n	8007a00 <_svfiprintf_r+0x130>
 8007a76:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a7a:	4604      	mov	r4, r0
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	e7f0      	b.n	8007a62 <_svfiprintf_r+0x192>
 8007a80:	ab03      	add	r3, sp, #12
 8007a82:	9300      	str	r3, [sp, #0]
 8007a84:	462a      	mov	r2, r5
 8007a86:	4b0f      	ldr	r3, [pc, #60]	; (8007ac4 <_svfiprintf_r+0x1f4>)
 8007a88:	a904      	add	r1, sp, #16
 8007a8a:	4638      	mov	r0, r7
 8007a8c:	f7fd feb4 	bl	80057f8 <_printf_float>
 8007a90:	1c42      	adds	r2, r0, #1
 8007a92:	4606      	mov	r6, r0
 8007a94:	d1d6      	bne.n	8007a44 <_svfiprintf_r+0x174>
 8007a96:	89ab      	ldrh	r3, [r5, #12]
 8007a98:	065b      	lsls	r3, r3, #25
 8007a9a:	f53f af2d 	bmi.w	80078f8 <_svfiprintf_r+0x28>
 8007a9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007aa0:	b01d      	add	sp, #116	; 0x74
 8007aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007aa6:	ab03      	add	r3, sp, #12
 8007aa8:	9300      	str	r3, [sp, #0]
 8007aaa:	462a      	mov	r2, r5
 8007aac:	4b05      	ldr	r3, [pc, #20]	; (8007ac4 <_svfiprintf_r+0x1f4>)
 8007aae:	a904      	add	r1, sp, #16
 8007ab0:	4638      	mov	r0, r7
 8007ab2:	f7fe f945 	bl	8005d40 <_printf_i>
 8007ab6:	e7eb      	b.n	8007a90 <_svfiprintf_r+0x1c0>
 8007ab8:	080085dc 	.word	0x080085dc
 8007abc:	080085e6 	.word	0x080085e6
 8007ac0:	080057f9 	.word	0x080057f9
 8007ac4:	0800781d 	.word	0x0800781d
 8007ac8:	080085e2 	.word	0x080085e2

08007acc <__sflush_r>:
 8007acc:	898a      	ldrh	r2, [r1, #12]
 8007ace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ad2:	4605      	mov	r5, r0
 8007ad4:	0710      	lsls	r0, r2, #28
 8007ad6:	460c      	mov	r4, r1
 8007ad8:	d458      	bmi.n	8007b8c <__sflush_r+0xc0>
 8007ada:	684b      	ldr	r3, [r1, #4]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	dc05      	bgt.n	8007aec <__sflush_r+0x20>
 8007ae0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	dc02      	bgt.n	8007aec <__sflush_r+0x20>
 8007ae6:	2000      	movs	r0, #0
 8007ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007aec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007aee:	2e00      	cmp	r6, #0
 8007af0:	d0f9      	beq.n	8007ae6 <__sflush_r+0x1a>
 8007af2:	2300      	movs	r3, #0
 8007af4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007af8:	682f      	ldr	r7, [r5, #0]
 8007afa:	6a21      	ldr	r1, [r4, #32]
 8007afc:	602b      	str	r3, [r5, #0]
 8007afe:	d032      	beq.n	8007b66 <__sflush_r+0x9a>
 8007b00:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007b02:	89a3      	ldrh	r3, [r4, #12]
 8007b04:	075a      	lsls	r2, r3, #29
 8007b06:	d505      	bpl.n	8007b14 <__sflush_r+0x48>
 8007b08:	6863      	ldr	r3, [r4, #4]
 8007b0a:	1ac0      	subs	r0, r0, r3
 8007b0c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007b0e:	b10b      	cbz	r3, 8007b14 <__sflush_r+0x48>
 8007b10:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007b12:	1ac0      	subs	r0, r0, r3
 8007b14:	2300      	movs	r3, #0
 8007b16:	4602      	mov	r2, r0
 8007b18:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007b1a:	6a21      	ldr	r1, [r4, #32]
 8007b1c:	4628      	mov	r0, r5
 8007b1e:	47b0      	blx	r6
 8007b20:	1c43      	adds	r3, r0, #1
 8007b22:	89a3      	ldrh	r3, [r4, #12]
 8007b24:	d106      	bne.n	8007b34 <__sflush_r+0x68>
 8007b26:	6829      	ldr	r1, [r5, #0]
 8007b28:	291d      	cmp	r1, #29
 8007b2a:	d82b      	bhi.n	8007b84 <__sflush_r+0xb8>
 8007b2c:	4a29      	ldr	r2, [pc, #164]	; (8007bd4 <__sflush_r+0x108>)
 8007b2e:	410a      	asrs	r2, r1
 8007b30:	07d6      	lsls	r6, r2, #31
 8007b32:	d427      	bmi.n	8007b84 <__sflush_r+0xb8>
 8007b34:	2200      	movs	r2, #0
 8007b36:	6062      	str	r2, [r4, #4]
 8007b38:	04d9      	lsls	r1, r3, #19
 8007b3a:	6922      	ldr	r2, [r4, #16]
 8007b3c:	6022      	str	r2, [r4, #0]
 8007b3e:	d504      	bpl.n	8007b4a <__sflush_r+0x7e>
 8007b40:	1c42      	adds	r2, r0, #1
 8007b42:	d101      	bne.n	8007b48 <__sflush_r+0x7c>
 8007b44:	682b      	ldr	r3, [r5, #0]
 8007b46:	b903      	cbnz	r3, 8007b4a <__sflush_r+0x7e>
 8007b48:	6560      	str	r0, [r4, #84]	; 0x54
 8007b4a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007b4c:	602f      	str	r7, [r5, #0]
 8007b4e:	2900      	cmp	r1, #0
 8007b50:	d0c9      	beq.n	8007ae6 <__sflush_r+0x1a>
 8007b52:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007b56:	4299      	cmp	r1, r3
 8007b58:	d002      	beq.n	8007b60 <__sflush_r+0x94>
 8007b5a:	4628      	mov	r0, r5
 8007b5c:	f7ff fa96 	bl	800708c <_free_r>
 8007b60:	2000      	movs	r0, #0
 8007b62:	6360      	str	r0, [r4, #52]	; 0x34
 8007b64:	e7c0      	b.n	8007ae8 <__sflush_r+0x1c>
 8007b66:	2301      	movs	r3, #1
 8007b68:	4628      	mov	r0, r5
 8007b6a:	47b0      	blx	r6
 8007b6c:	1c41      	adds	r1, r0, #1
 8007b6e:	d1c8      	bne.n	8007b02 <__sflush_r+0x36>
 8007b70:	682b      	ldr	r3, [r5, #0]
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d0c5      	beq.n	8007b02 <__sflush_r+0x36>
 8007b76:	2b1d      	cmp	r3, #29
 8007b78:	d001      	beq.n	8007b7e <__sflush_r+0xb2>
 8007b7a:	2b16      	cmp	r3, #22
 8007b7c:	d101      	bne.n	8007b82 <__sflush_r+0xb6>
 8007b7e:	602f      	str	r7, [r5, #0]
 8007b80:	e7b1      	b.n	8007ae6 <__sflush_r+0x1a>
 8007b82:	89a3      	ldrh	r3, [r4, #12]
 8007b84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b88:	81a3      	strh	r3, [r4, #12]
 8007b8a:	e7ad      	b.n	8007ae8 <__sflush_r+0x1c>
 8007b8c:	690f      	ldr	r7, [r1, #16]
 8007b8e:	2f00      	cmp	r7, #0
 8007b90:	d0a9      	beq.n	8007ae6 <__sflush_r+0x1a>
 8007b92:	0793      	lsls	r3, r2, #30
 8007b94:	680e      	ldr	r6, [r1, #0]
 8007b96:	bf08      	it	eq
 8007b98:	694b      	ldreq	r3, [r1, #20]
 8007b9a:	600f      	str	r7, [r1, #0]
 8007b9c:	bf18      	it	ne
 8007b9e:	2300      	movne	r3, #0
 8007ba0:	eba6 0807 	sub.w	r8, r6, r7
 8007ba4:	608b      	str	r3, [r1, #8]
 8007ba6:	f1b8 0f00 	cmp.w	r8, #0
 8007baa:	dd9c      	ble.n	8007ae6 <__sflush_r+0x1a>
 8007bac:	6a21      	ldr	r1, [r4, #32]
 8007bae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007bb0:	4643      	mov	r3, r8
 8007bb2:	463a      	mov	r2, r7
 8007bb4:	4628      	mov	r0, r5
 8007bb6:	47b0      	blx	r6
 8007bb8:	2800      	cmp	r0, #0
 8007bba:	dc06      	bgt.n	8007bca <__sflush_r+0xfe>
 8007bbc:	89a3      	ldrh	r3, [r4, #12]
 8007bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007bc2:	81a3      	strh	r3, [r4, #12]
 8007bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8007bc8:	e78e      	b.n	8007ae8 <__sflush_r+0x1c>
 8007bca:	4407      	add	r7, r0
 8007bcc:	eba8 0800 	sub.w	r8, r8, r0
 8007bd0:	e7e9      	b.n	8007ba6 <__sflush_r+0xda>
 8007bd2:	bf00      	nop
 8007bd4:	dfbffffe 	.word	0xdfbffffe

08007bd8 <_fflush_r>:
 8007bd8:	b538      	push	{r3, r4, r5, lr}
 8007bda:	690b      	ldr	r3, [r1, #16]
 8007bdc:	4605      	mov	r5, r0
 8007bde:	460c      	mov	r4, r1
 8007be0:	b913      	cbnz	r3, 8007be8 <_fflush_r+0x10>
 8007be2:	2500      	movs	r5, #0
 8007be4:	4628      	mov	r0, r5
 8007be6:	bd38      	pop	{r3, r4, r5, pc}
 8007be8:	b118      	cbz	r0, 8007bf2 <_fflush_r+0x1a>
 8007bea:	6a03      	ldr	r3, [r0, #32]
 8007bec:	b90b      	cbnz	r3, 8007bf2 <_fflush_r+0x1a>
 8007bee:	f7fe fa55 	bl	800609c <__sinit>
 8007bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d0f3      	beq.n	8007be2 <_fflush_r+0xa>
 8007bfa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007bfc:	07d0      	lsls	r0, r2, #31
 8007bfe:	d404      	bmi.n	8007c0a <_fflush_r+0x32>
 8007c00:	0599      	lsls	r1, r3, #22
 8007c02:	d402      	bmi.n	8007c0a <_fflush_r+0x32>
 8007c04:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c06:	f7fe fbb4 	bl	8006372 <__retarget_lock_acquire_recursive>
 8007c0a:	4628      	mov	r0, r5
 8007c0c:	4621      	mov	r1, r4
 8007c0e:	f7ff ff5d 	bl	8007acc <__sflush_r>
 8007c12:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c14:	07da      	lsls	r2, r3, #31
 8007c16:	4605      	mov	r5, r0
 8007c18:	d4e4      	bmi.n	8007be4 <_fflush_r+0xc>
 8007c1a:	89a3      	ldrh	r3, [r4, #12]
 8007c1c:	059b      	lsls	r3, r3, #22
 8007c1e:	d4e1      	bmi.n	8007be4 <_fflush_r+0xc>
 8007c20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c22:	f7fe fba7 	bl	8006374 <__retarget_lock_release_recursive>
 8007c26:	e7dd      	b.n	8007be4 <_fflush_r+0xc>

08007c28 <memmove>:
 8007c28:	4288      	cmp	r0, r1
 8007c2a:	b510      	push	{r4, lr}
 8007c2c:	eb01 0402 	add.w	r4, r1, r2
 8007c30:	d902      	bls.n	8007c38 <memmove+0x10>
 8007c32:	4284      	cmp	r4, r0
 8007c34:	4623      	mov	r3, r4
 8007c36:	d807      	bhi.n	8007c48 <memmove+0x20>
 8007c38:	1e43      	subs	r3, r0, #1
 8007c3a:	42a1      	cmp	r1, r4
 8007c3c:	d008      	beq.n	8007c50 <memmove+0x28>
 8007c3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007c42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007c46:	e7f8      	b.n	8007c3a <memmove+0x12>
 8007c48:	4402      	add	r2, r0
 8007c4a:	4601      	mov	r1, r0
 8007c4c:	428a      	cmp	r2, r1
 8007c4e:	d100      	bne.n	8007c52 <memmove+0x2a>
 8007c50:	bd10      	pop	{r4, pc}
 8007c52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007c56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007c5a:	e7f7      	b.n	8007c4c <memmove+0x24>

08007c5c <__assert_func>:
 8007c5c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007c5e:	4614      	mov	r4, r2
 8007c60:	461a      	mov	r2, r3
 8007c62:	4b09      	ldr	r3, [pc, #36]	; (8007c88 <__assert_func+0x2c>)
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	4605      	mov	r5, r0
 8007c68:	68d8      	ldr	r0, [r3, #12]
 8007c6a:	b14c      	cbz	r4, 8007c80 <__assert_func+0x24>
 8007c6c:	4b07      	ldr	r3, [pc, #28]	; (8007c8c <__assert_func+0x30>)
 8007c6e:	9100      	str	r1, [sp, #0]
 8007c70:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007c74:	4906      	ldr	r1, [pc, #24]	; (8007c90 <__assert_func+0x34>)
 8007c76:	462b      	mov	r3, r5
 8007c78:	f000 f872 	bl	8007d60 <fiprintf>
 8007c7c:	f7fd fc58 	bl	8005530 <abort>
 8007c80:	4b04      	ldr	r3, [pc, #16]	; (8007c94 <__assert_func+0x38>)
 8007c82:	461c      	mov	r4, r3
 8007c84:	e7f3      	b.n	8007c6e <__assert_func+0x12>
 8007c86:	bf00      	nop
 8007c88:	20000064 	.word	0x20000064
 8007c8c:	080085f7 	.word	0x080085f7
 8007c90:	08008604 	.word	0x08008604
 8007c94:	08008632 	.word	0x08008632

08007c98 <_calloc_r>:
 8007c98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c9a:	fba1 2402 	umull	r2, r4, r1, r2
 8007c9e:	b94c      	cbnz	r4, 8007cb4 <_calloc_r+0x1c>
 8007ca0:	4611      	mov	r1, r2
 8007ca2:	9201      	str	r2, [sp, #4]
 8007ca4:	f7fd fc7c 	bl	80055a0 <_malloc_r>
 8007ca8:	9a01      	ldr	r2, [sp, #4]
 8007caa:	4605      	mov	r5, r0
 8007cac:	b930      	cbnz	r0, 8007cbc <_calloc_r+0x24>
 8007cae:	4628      	mov	r0, r5
 8007cb0:	b003      	add	sp, #12
 8007cb2:	bd30      	pop	{r4, r5, pc}
 8007cb4:	220c      	movs	r2, #12
 8007cb6:	6002      	str	r2, [r0, #0]
 8007cb8:	2500      	movs	r5, #0
 8007cba:	e7f8      	b.n	8007cae <_calloc_r+0x16>
 8007cbc:	4621      	mov	r1, r4
 8007cbe:	f7fe fa86 	bl	80061ce <memset>
 8007cc2:	e7f4      	b.n	8007cae <_calloc_r+0x16>

08007cc4 <__ascii_mbtowc>:
 8007cc4:	b082      	sub	sp, #8
 8007cc6:	b901      	cbnz	r1, 8007cca <__ascii_mbtowc+0x6>
 8007cc8:	a901      	add	r1, sp, #4
 8007cca:	b142      	cbz	r2, 8007cde <__ascii_mbtowc+0x1a>
 8007ccc:	b14b      	cbz	r3, 8007ce2 <__ascii_mbtowc+0x1e>
 8007cce:	7813      	ldrb	r3, [r2, #0]
 8007cd0:	600b      	str	r3, [r1, #0]
 8007cd2:	7812      	ldrb	r2, [r2, #0]
 8007cd4:	1e10      	subs	r0, r2, #0
 8007cd6:	bf18      	it	ne
 8007cd8:	2001      	movne	r0, #1
 8007cda:	b002      	add	sp, #8
 8007cdc:	4770      	bx	lr
 8007cde:	4610      	mov	r0, r2
 8007ce0:	e7fb      	b.n	8007cda <__ascii_mbtowc+0x16>
 8007ce2:	f06f 0001 	mvn.w	r0, #1
 8007ce6:	e7f8      	b.n	8007cda <__ascii_mbtowc+0x16>

08007ce8 <_realloc_r>:
 8007ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cec:	4680      	mov	r8, r0
 8007cee:	4614      	mov	r4, r2
 8007cf0:	460e      	mov	r6, r1
 8007cf2:	b921      	cbnz	r1, 8007cfe <_realloc_r+0x16>
 8007cf4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007cf8:	4611      	mov	r1, r2
 8007cfa:	f7fd bc51 	b.w	80055a0 <_malloc_r>
 8007cfe:	b92a      	cbnz	r2, 8007d0c <_realloc_r+0x24>
 8007d00:	f7ff f9c4 	bl	800708c <_free_r>
 8007d04:	4625      	mov	r5, r4
 8007d06:	4628      	mov	r0, r5
 8007d08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d0c:	f000 f83a 	bl	8007d84 <_malloc_usable_size_r>
 8007d10:	4284      	cmp	r4, r0
 8007d12:	4607      	mov	r7, r0
 8007d14:	d802      	bhi.n	8007d1c <_realloc_r+0x34>
 8007d16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007d1a:	d812      	bhi.n	8007d42 <_realloc_r+0x5a>
 8007d1c:	4621      	mov	r1, r4
 8007d1e:	4640      	mov	r0, r8
 8007d20:	f7fd fc3e 	bl	80055a0 <_malloc_r>
 8007d24:	4605      	mov	r5, r0
 8007d26:	2800      	cmp	r0, #0
 8007d28:	d0ed      	beq.n	8007d06 <_realloc_r+0x1e>
 8007d2a:	42bc      	cmp	r4, r7
 8007d2c:	4622      	mov	r2, r4
 8007d2e:	4631      	mov	r1, r6
 8007d30:	bf28      	it	cs
 8007d32:	463a      	movcs	r2, r7
 8007d34:	f7fe fb1f 	bl	8006376 <memcpy>
 8007d38:	4631      	mov	r1, r6
 8007d3a:	4640      	mov	r0, r8
 8007d3c:	f7ff f9a6 	bl	800708c <_free_r>
 8007d40:	e7e1      	b.n	8007d06 <_realloc_r+0x1e>
 8007d42:	4635      	mov	r5, r6
 8007d44:	e7df      	b.n	8007d06 <_realloc_r+0x1e>

08007d46 <__ascii_wctomb>:
 8007d46:	b149      	cbz	r1, 8007d5c <__ascii_wctomb+0x16>
 8007d48:	2aff      	cmp	r2, #255	; 0xff
 8007d4a:	bf85      	ittet	hi
 8007d4c:	238a      	movhi	r3, #138	; 0x8a
 8007d4e:	6003      	strhi	r3, [r0, #0]
 8007d50:	700a      	strbls	r2, [r1, #0]
 8007d52:	f04f 30ff 	movhi.w	r0, #4294967295
 8007d56:	bf98      	it	ls
 8007d58:	2001      	movls	r0, #1
 8007d5a:	4770      	bx	lr
 8007d5c:	4608      	mov	r0, r1
 8007d5e:	4770      	bx	lr

08007d60 <fiprintf>:
 8007d60:	b40e      	push	{r1, r2, r3}
 8007d62:	b503      	push	{r0, r1, lr}
 8007d64:	4601      	mov	r1, r0
 8007d66:	ab03      	add	r3, sp, #12
 8007d68:	4805      	ldr	r0, [pc, #20]	; (8007d80 <fiprintf+0x20>)
 8007d6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d6e:	6800      	ldr	r0, [r0, #0]
 8007d70:	9301      	str	r3, [sp, #4]
 8007d72:	f000 f839 	bl	8007de8 <_vfiprintf_r>
 8007d76:	b002      	add	sp, #8
 8007d78:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d7c:	b003      	add	sp, #12
 8007d7e:	4770      	bx	lr
 8007d80:	20000064 	.word	0x20000064

08007d84 <_malloc_usable_size_r>:
 8007d84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d88:	1f18      	subs	r0, r3, #4
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	bfbc      	itt	lt
 8007d8e:	580b      	ldrlt	r3, [r1, r0]
 8007d90:	18c0      	addlt	r0, r0, r3
 8007d92:	4770      	bx	lr

08007d94 <__sfputc_r>:
 8007d94:	6893      	ldr	r3, [r2, #8]
 8007d96:	3b01      	subs	r3, #1
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	b410      	push	{r4}
 8007d9c:	6093      	str	r3, [r2, #8]
 8007d9e:	da08      	bge.n	8007db2 <__sfputc_r+0x1e>
 8007da0:	6994      	ldr	r4, [r2, #24]
 8007da2:	42a3      	cmp	r3, r4
 8007da4:	db01      	blt.n	8007daa <__sfputc_r+0x16>
 8007da6:	290a      	cmp	r1, #10
 8007da8:	d103      	bne.n	8007db2 <__sfputc_r+0x1e>
 8007daa:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dae:	f000 b935 	b.w	800801c <__swbuf_r>
 8007db2:	6813      	ldr	r3, [r2, #0]
 8007db4:	1c58      	adds	r0, r3, #1
 8007db6:	6010      	str	r0, [r2, #0]
 8007db8:	7019      	strb	r1, [r3, #0]
 8007dba:	4608      	mov	r0, r1
 8007dbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <__sfputs_r>:
 8007dc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007dc4:	4606      	mov	r6, r0
 8007dc6:	460f      	mov	r7, r1
 8007dc8:	4614      	mov	r4, r2
 8007dca:	18d5      	adds	r5, r2, r3
 8007dcc:	42ac      	cmp	r4, r5
 8007dce:	d101      	bne.n	8007dd4 <__sfputs_r+0x12>
 8007dd0:	2000      	movs	r0, #0
 8007dd2:	e007      	b.n	8007de4 <__sfputs_r+0x22>
 8007dd4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dd8:	463a      	mov	r2, r7
 8007dda:	4630      	mov	r0, r6
 8007ddc:	f7ff ffda 	bl	8007d94 <__sfputc_r>
 8007de0:	1c43      	adds	r3, r0, #1
 8007de2:	d1f3      	bne.n	8007dcc <__sfputs_r+0xa>
 8007de4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007de8 <_vfiprintf_r>:
 8007de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dec:	460d      	mov	r5, r1
 8007dee:	b09d      	sub	sp, #116	; 0x74
 8007df0:	4614      	mov	r4, r2
 8007df2:	4698      	mov	r8, r3
 8007df4:	4606      	mov	r6, r0
 8007df6:	b118      	cbz	r0, 8007e00 <_vfiprintf_r+0x18>
 8007df8:	6a03      	ldr	r3, [r0, #32]
 8007dfa:	b90b      	cbnz	r3, 8007e00 <_vfiprintf_r+0x18>
 8007dfc:	f7fe f94e 	bl	800609c <__sinit>
 8007e00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e02:	07d9      	lsls	r1, r3, #31
 8007e04:	d405      	bmi.n	8007e12 <_vfiprintf_r+0x2a>
 8007e06:	89ab      	ldrh	r3, [r5, #12]
 8007e08:	059a      	lsls	r2, r3, #22
 8007e0a:	d402      	bmi.n	8007e12 <_vfiprintf_r+0x2a>
 8007e0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e0e:	f7fe fab0 	bl	8006372 <__retarget_lock_acquire_recursive>
 8007e12:	89ab      	ldrh	r3, [r5, #12]
 8007e14:	071b      	lsls	r3, r3, #28
 8007e16:	d501      	bpl.n	8007e1c <_vfiprintf_r+0x34>
 8007e18:	692b      	ldr	r3, [r5, #16]
 8007e1a:	b99b      	cbnz	r3, 8007e44 <_vfiprintf_r+0x5c>
 8007e1c:	4629      	mov	r1, r5
 8007e1e:	4630      	mov	r0, r6
 8007e20:	f000 f93a 	bl	8008098 <__swsetup_r>
 8007e24:	b170      	cbz	r0, 8007e44 <_vfiprintf_r+0x5c>
 8007e26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e28:	07dc      	lsls	r4, r3, #31
 8007e2a:	d504      	bpl.n	8007e36 <_vfiprintf_r+0x4e>
 8007e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e30:	b01d      	add	sp, #116	; 0x74
 8007e32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e36:	89ab      	ldrh	r3, [r5, #12]
 8007e38:	0598      	lsls	r0, r3, #22
 8007e3a:	d4f7      	bmi.n	8007e2c <_vfiprintf_r+0x44>
 8007e3c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e3e:	f7fe fa99 	bl	8006374 <__retarget_lock_release_recursive>
 8007e42:	e7f3      	b.n	8007e2c <_vfiprintf_r+0x44>
 8007e44:	2300      	movs	r3, #0
 8007e46:	9309      	str	r3, [sp, #36]	; 0x24
 8007e48:	2320      	movs	r3, #32
 8007e4a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007e4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e52:	2330      	movs	r3, #48	; 0x30
 8007e54:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008008 <_vfiprintf_r+0x220>
 8007e58:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007e5c:	f04f 0901 	mov.w	r9, #1
 8007e60:	4623      	mov	r3, r4
 8007e62:	469a      	mov	sl, r3
 8007e64:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e68:	b10a      	cbz	r2, 8007e6e <_vfiprintf_r+0x86>
 8007e6a:	2a25      	cmp	r2, #37	; 0x25
 8007e6c:	d1f9      	bne.n	8007e62 <_vfiprintf_r+0x7a>
 8007e6e:	ebba 0b04 	subs.w	fp, sl, r4
 8007e72:	d00b      	beq.n	8007e8c <_vfiprintf_r+0xa4>
 8007e74:	465b      	mov	r3, fp
 8007e76:	4622      	mov	r2, r4
 8007e78:	4629      	mov	r1, r5
 8007e7a:	4630      	mov	r0, r6
 8007e7c:	f7ff ffa1 	bl	8007dc2 <__sfputs_r>
 8007e80:	3001      	adds	r0, #1
 8007e82:	f000 80a9 	beq.w	8007fd8 <_vfiprintf_r+0x1f0>
 8007e86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007e88:	445a      	add	r2, fp
 8007e8a:	9209      	str	r2, [sp, #36]	; 0x24
 8007e8c:	f89a 3000 	ldrb.w	r3, [sl]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	f000 80a1 	beq.w	8007fd8 <_vfiprintf_r+0x1f0>
 8007e96:	2300      	movs	r3, #0
 8007e98:	f04f 32ff 	mov.w	r2, #4294967295
 8007e9c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ea0:	f10a 0a01 	add.w	sl, sl, #1
 8007ea4:	9304      	str	r3, [sp, #16]
 8007ea6:	9307      	str	r3, [sp, #28]
 8007ea8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007eac:	931a      	str	r3, [sp, #104]	; 0x68
 8007eae:	4654      	mov	r4, sl
 8007eb0:	2205      	movs	r2, #5
 8007eb2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007eb6:	4854      	ldr	r0, [pc, #336]	; (8008008 <_vfiprintf_r+0x220>)
 8007eb8:	f7f8 f9aa 	bl	8000210 <memchr>
 8007ebc:	9a04      	ldr	r2, [sp, #16]
 8007ebe:	b9d8      	cbnz	r0, 8007ef8 <_vfiprintf_r+0x110>
 8007ec0:	06d1      	lsls	r1, r2, #27
 8007ec2:	bf44      	itt	mi
 8007ec4:	2320      	movmi	r3, #32
 8007ec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007eca:	0713      	lsls	r3, r2, #28
 8007ecc:	bf44      	itt	mi
 8007ece:	232b      	movmi	r3, #43	; 0x2b
 8007ed0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ed4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ed8:	2b2a      	cmp	r3, #42	; 0x2a
 8007eda:	d015      	beq.n	8007f08 <_vfiprintf_r+0x120>
 8007edc:	9a07      	ldr	r2, [sp, #28]
 8007ede:	4654      	mov	r4, sl
 8007ee0:	2000      	movs	r0, #0
 8007ee2:	f04f 0c0a 	mov.w	ip, #10
 8007ee6:	4621      	mov	r1, r4
 8007ee8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007eec:	3b30      	subs	r3, #48	; 0x30
 8007eee:	2b09      	cmp	r3, #9
 8007ef0:	d94d      	bls.n	8007f8e <_vfiprintf_r+0x1a6>
 8007ef2:	b1b0      	cbz	r0, 8007f22 <_vfiprintf_r+0x13a>
 8007ef4:	9207      	str	r2, [sp, #28]
 8007ef6:	e014      	b.n	8007f22 <_vfiprintf_r+0x13a>
 8007ef8:	eba0 0308 	sub.w	r3, r0, r8
 8007efc:	fa09 f303 	lsl.w	r3, r9, r3
 8007f00:	4313      	orrs	r3, r2
 8007f02:	9304      	str	r3, [sp, #16]
 8007f04:	46a2      	mov	sl, r4
 8007f06:	e7d2      	b.n	8007eae <_vfiprintf_r+0xc6>
 8007f08:	9b03      	ldr	r3, [sp, #12]
 8007f0a:	1d19      	adds	r1, r3, #4
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	9103      	str	r1, [sp, #12]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	bfbb      	ittet	lt
 8007f14:	425b      	neglt	r3, r3
 8007f16:	f042 0202 	orrlt.w	r2, r2, #2
 8007f1a:	9307      	strge	r3, [sp, #28]
 8007f1c:	9307      	strlt	r3, [sp, #28]
 8007f1e:	bfb8      	it	lt
 8007f20:	9204      	strlt	r2, [sp, #16]
 8007f22:	7823      	ldrb	r3, [r4, #0]
 8007f24:	2b2e      	cmp	r3, #46	; 0x2e
 8007f26:	d10c      	bne.n	8007f42 <_vfiprintf_r+0x15a>
 8007f28:	7863      	ldrb	r3, [r4, #1]
 8007f2a:	2b2a      	cmp	r3, #42	; 0x2a
 8007f2c:	d134      	bne.n	8007f98 <_vfiprintf_r+0x1b0>
 8007f2e:	9b03      	ldr	r3, [sp, #12]
 8007f30:	1d1a      	adds	r2, r3, #4
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	9203      	str	r2, [sp, #12]
 8007f36:	2b00      	cmp	r3, #0
 8007f38:	bfb8      	it	lt
 8007f3a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007f3e:	3402      	adds	r4, #2
 8007f40:	9305      	str	r3, [sp, #20]
 8007f42:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008018 <_vfiprintf_r+0x230>
 8007f46:	7821      	ldrb	r1, [r4, #0]
 8007f48:	2203      	movs	r2, #3
 8007f4a:	4650      	mov	r0, sl
 8007f4c:	f7f8 f960 	bl	8000210 <memchr>
 8007f50:	b138      	cbz	r0, 8007f62 <_vfiprintf_r+0x17a>
 8007f52:	9b04      	ldr	r3, [sp, #16]
 8007f54:	eba0 000a 	sub.w	r0, r0, sl
 8007f58:	2240      	movs	r2, #64	; 0x40
 8007f5a:	4082      	lsls	r2, r0
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	3401      	adds	r4, #1
 8007f60:	9304      	str	r3, [sp, #16]
 8007f62:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f66:	4829      	ldr	r0, [pc, #164]	; (800800c <_vfiprintf_r+0x224>)
 8007f68:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007f6c:	2206      	movs	r2, #6
 8007f6e:	f7f8 f94f 	bl	8000210 <memchr>
 8007f72:	2800      	cmp	r0, #0
 8007f74:	d03f      	beq.n	8007ff6 <_vfiprintf_r+0x20e>
 8007f76:	4b26      	ldr	r3, [pc, #152]	; (8008010 <_vfiprintf_r+0x228>)
 8007f78:	bb1b      	cbnz	r3, 8007fc2 <_vfiprintf_r+0x1da>
 8007f7a:	9b03      	ldr	r3, [sp, #12]
 8007f7c:	3307      	adds	r3, #7
 8007f7e:	f023 0307 	bic.w	r3, r3, #7
 8007f82:	3308      	adds	r3, #8
 8007f84:	9303      	str	r3, [sp, #12]
 8007f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f88:	443b      	add	r3, r7
 8007f8a:	9309      	str	r3, [sp, #36]	; 0x24
 8007f8c:	e768      	b.n	8007e60 <_vfiprintf_r+0x78>
 8007f8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f92:	460c      	mov	r4, r1
 8007f94:	2001      	movs	r0, #1
 8007f96:	e7a6      	b.n	8007ee6 <_vfiprintf_r+0xfe>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	3401      	adds	r4, #1
 8007f9c:	9305      	str	r3, [sp, #20]
 8007f9e:	4619      	mov	r1, r3
 8007fa0:	f04f 0c0a 	mov.w	ip, #10
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007faa:	3a30      	subs	r2, #48	; 0x30
 8007fac:	2a09      	cmp	r2, #9
 8007fae:	d903      	bls.n	8007fb8 <_vfiprintf_r+0x1d0>
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d0c6      	beq.n	8007f42 <_vfiprintf_r+0x15a>
 8007fb4:	9105      	str	r1, [sp, #20]
 8007fb6:	e7c4      	b.n	8007f42 <_vfiprintf_r+0x15a>
 8007fb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8007fbc:	4604      	mov	r4, r0
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	e7f0      	b.n	8007fa4 <_vfiprintf_r+0x1bc>
 8007fc2:	ab03      	add	r3, sp, #12
 8007fc4:	9300      	str	r3, [sp, #0]
 8007fc6:	462a      	mov	r2, r5
 8007fc8:	4b12      	ldr	r3, [pc, #72]	; (8008014 <_vfiprintf_r+0x22c>)
 8007fca:	a904      	add	r1, sp, #16
 8007fcc:	4630      	mov	r0, r6
 8007fce:	f7fd fc13 	bl	80057f8 <_printf_float>
 8007fd2:	4607      	mov	r7, r0
 8007fd4:	1c78      	adds	r0, r7, #1
 8007fd6:	d1d6      	bne.n	8007f86 <_vfiprintf_r+0x19e>
 8007fd8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007fda:	07d9      	lsls	r1, r3, #31
 8007fdc:	d405      	bmi.n	8007fea <_vfiprintf_r+0x202>
 8007fde:	89ab      	ldrh	r3, [r5, #12]
 8007fe0:	059a      	lsls	r2, r3, #22
 8007fe2:	d402      	bmi.n	8007fea <_vfiprintf_r+0x202>
 8007fe4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007fe6:	f7fe f9c5 	bl	8006374 <__retarget_lock_release_recursive>
 8007fea:	89ab      	ldrh	r3, [r5, #12]
 8007fec:	065b      	lsls	r3, r3, #25
 8007fee:	f53f af1d 	bmi.w	8007e2c <_vfiprintf_r+0x44>
 8007ff2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007ff4:	e71c      	b.n	8007e30 <_vfiprintf_r+0x48>
 8007ff6:	ab03      	add	r3, sp, #12
 8007ff8:	9300      	str	r3, [sp, #0]
 8007ffa:	462a      	mov	r2, r5
 8007ffc:	4b05      	ldr	r3, [pc, #20]	; (8008014 <_vfiprintf_r+0x22c>)
 8007ffe:	a904      	add	r1, sp, #16
 8008000:	4630      	mov	r0, r6
 8008002:	f7fd fe9d 	bl	8005d40 <_printf_i>
 8008006:	e7e4      	b.n	8007fd2 <_vfiprintf_r+0x1ea>
 8008008:	080085dc 	.word	0x080085dc
 800800c:	080085e6 	.word	0x080085e6
 8008010:	080057f9 	.word	0x080057f9
 8008014:	08007dc3 	.word	0x08007dc3
 8008018:	080085e2 	.word	0x080085e2

0800801c <__swbuf_r>:
 800801c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800801e:	460e      	mov	r6, r1
 8008020:	4614      	mov	r4, r2
 8008022:	4605      	mov	r5, r0
 8008024:	b118      	cbz	r0, 800802e <__swbuf_r+0x12>
 8008026:	6a03      	ldr	r3, [r0, #32]
 8008028:	b90b      	cbnz	r3, 800802e <__swbuf_r+0x12>
 800802a:	f7fe f837 	bl	800609c <__sinit>
 800802e:	69a3      	ldr	r3, [r4, #24]
 8008030:	60a3      	str	r3, [r4, #8]
 8008032:	89a3      	ldrh	r3, [r4, #12]
 8008034:	071a      	lsls	r2, r3, #28
 8008036:	d525      	bpl.n	8008084 <__swbuf_r+0x68>
 8008038:	6923      	ldr	r3, [r4, #16]
 800803a:	b31b      	cbz	r3, 8008084 <__swbuf_r+0x68>
 800803c:	6823      	ldr	r3, [r4, #0]
 800803e:	6922      	ldr	r2, [r4, #16]
 8008040:	1a98      	subs	r0, r3, r2
 8008042:	6963      	ldr	r3, [r4, #20]
 8008044:	b2f6      	uxtb	r6, r6
 8008046:	4283      	cmp	r3, r0
 8008048:	4637      	mov	r7, r6
 800804a:	dc04      	bgt.n	8008056 <__swbuf_r+0x3a>
 800804c:	4621      	mov	r1, r4
 800804e:	4628      	mov	r0, r5
 8008050:	f7ff fdc2 	bl	8007bd8 <_fflush_r>
 8008054:	b9e0      	cbnz	r0, 8008090 <__swbuf_r+0x74>
 8008056:	68a3      	ldr	r3, [r4, #8]
 8008058:	3b01      	subs	r3, #1
 800805a:	60a3      	str	r3, [r4, #8]
 800805c:	6823      	ldr	r3, [r4, #0]
 800805e:	1c5a      	adds	r2, r3, #1
 8008060:	6022      	str	r2, [r4, #0]
 8008062:	701e      	strb	r6, [r3, #0]
 8008064:	6962      	ldr	r2, [r4, #20]
 8008066:	1c43      	adds	r3, r0, #1
 8008068:	429a      	cmp	r2, r3
 800806a:	d004      	beq.n	8008076 <__swbuf_r+0x5a>
 800806c:	89a3      	ldrh	r3, [r4, #12]
 800806e:	07db      	lsls	r3, r3, #31
 8008070:	d506      	bpl.n	8008080 <__swbuf_r+0x64>
 8008072:	2e0a      	cmp	r6, #10
 8008074:	d104      	bne.n	8008080 <__swbuf_r+0x64>
 8008076:	4621      	mov	r1, r4
 8008078:	4628      	mov	r0, r5
 800807a:	f7ff fdad 	bl	8007bd8 <_fflush_r>
 800807e:	b938      	cbnz	r0, 8008090 <__swbuf_r+0x74>
 8008080:	4638      	mov	r0, r7
 8008082:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008084:	4621      	mov	r1, r4
 8008086:	4628      	mov	r0, r5
 8008088:	f000 f806 	bl	8008098 <__swsetup_r>
 800808c:	2800      	cmp	r0, #0
 800808e:	d0d5      	beq.n	800803c <__swbuf_r+0x20>
 8008090:	f04f 37ff 	mov.w	r7, #4294967295
 8008094:	e7f4      	b.n	8008080 <__swbuf_r+0x64>
	...

08008098 <__swsetup_r>:
 8008098:	b538      	push	{r3, r4, r5, lr}
 800809a:	4b2a      	ldr	r3, [pc, #168]	; (8008144 <__swsetup_r+0xac>)
 800809c:	4605      	mov	r5, r0
 800809e:	6818      	ldr	r0, [r3, #0]
 80080a0:	460c      	mov	r4, r1
 80080a2:	b118      	cbz	r0, 80080ac <__swsetup_r+0x14>
 80080a4:	6a03      	ldr	r3, [r0, #32]
 80080a6:	b90b      	cbnz	r3, 80080ac <__swsetup_r+0x14>
 80080a8:	f7fd fff8 	bl	800609c <__sinit>
 80080ac:	89a3      	ldrh	r3, [r4, #12]
 80080ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80080b2:	0718      	lsls	r0, r3, #28
 80080b4:	d422      	bmi.n	80080fc <__swsetup_r+0x64>
 80080b6:	06d9      	lsls	r1, r3, #27
 80080b8:	d407      	bmi.n	80080ca <__swsetup_r+0x32>
 80080ba:	2309      	movs	r3, #9
 80080bc:	602b      	str	r3, [r5, #0]
 80080be:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80080c2:	81a3      	strh	r3, [r4, #12]
 80080c4:	f04f 30ff 	mov.w	r0, #4294967295
 80080c8:	e034      	b.n	8008134 <__swsetup_r+0x9c>
 80080ca:	0758      	lsls	r0, r3, #29
 80080cc:	d512      	bpl.n	80080f4 <__swsetup_r+0x5c>
 80080ce:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080d0:	b141      	cbz	r1, 80080e4 <__swsetup_r+0x4c>
 80080d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080d6:	4299      	cmp	r1, r3
 80080d8:	d002      	beq.n	80080e0 <__swsetup_r+0x48>
 80080da:	4628      	mov	r0, r5
 80080dc:	f7fe ffd6 	bl	800708c <_free_r>
 80080e0:	2300      	movs	r3, #0
 80080e2:	6363      	str	r3, [r4, #52]	; 0x34
 80080e4:	89a3      	ldrh	r3, [r4, #12]
 80080e6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80080ea:	81a3      	strh	r3, [r4, #12]
 80080ec:	2300      	movs	r3, #0
 80080ee:	6063      	str	r3, [r4, #4]
 80080f0:	6923      	ldr	r3, [r4, #16]
 80080f2:	6023      	str	r3, [r4, #0]
 80080f4:	89a3      	ldrh	r3, [r4, #12]
 80080f6:	f043 0308 	orr.w	r3, r3, #8
 80080fa:	81a3      	strh	r3, [r4, #12]
 80080fc:	6923      	ldr	r3, [r4, #16]
 80080fe:	b94b      	cbnz	r3, 8008114 <__swsetup_r+0x7c>
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008106:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800810a:	d003      	beq.n	8008114 <__swsetup_r+0x7c>
 800810c:	4621      	mov	r1, r4
 800810e:	4628      	mov	r0, r5
 8008110:	f000 f840 	bl	8008194 <__smakebuf_r>
 8008114:	89a0      	ldrh	r0, [r4, #12]
 8008116:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800811a:	f010 0301 	ands.w	r3, r0, #1
 800811e:	d00a      	beq.n	8008136 <__swsetup_r+0x9e>
 8008120:	2300      	movs	r3, #0
 8008122:	60a3      	str	r3, [r4, #8]
 8008124:	6963      	ldr	r3, [r4, #20]
 8008126:	425b      	negs	r3, r3
 8008128:	61a3      	str	r3, [r4, #24]
 800812a:	6923      	ldr	r3, [r4, #16]
 800812c:	b943      	cbnz	r3, 8008140 <__swsetup_r+0xa8>
 800812e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008132:	d1c4      	bne.n	80080be <__swsetup_r+0x26>
 8008134:	bd38      	pop	{r3, r4, r5, pc}
 8008136:	0781      	lsls	r1, r0, #30
 8008138:	bf58      	it	pl
 800813a:	6963      	ldrpl	r3, [r4, #20]
 800813c:	60a3      	str	r3, [r4, #8]
 800813e:	e7f4      	b.n	800812a <__swsetup_r+0x92>
 8008140:	2000      	movs	r0, #0
 8008142:	e7f7      	b.n	8008134 <__swsetup_r+0x9c>
 8008144:	20000064 	.word	0x20000064

08008148 <__swhatbuf_r>:
 8008148:	b570      	push	{r4, r5, r6, lr}
 800814a:	460c      	mov	r4, r1
 800814c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008150:	2900      	cmp	r1, #0
 8008152:	b096      	sub	sp, #88	; 0x58
 8008154:	4615      	mov	r5, r2
 8008156:	461e      	mov	r6, r3
 8008158:	da0d      	bge.n	8008176 <__swhatbuf_r+0x2e>
 800815a:	89a3      	ldrh	r3, [r4, #12]
 800815c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008160:	f04f 0100 	mov.w	r1, #0
 8008164:	bf0c      	ite	eq
 8008166:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800816a:	2340      	movne	r3, #64	; 0x40
 800816c:	2000      	movs	r0, #0
 800816e:	6031      	str	r1, [r6, #0]
 8008170:	602b      	str	r3, [r5, #0]
 8008172:	b016      	add	sp, #88	; 0x58
 8008174:	bd70      	pop	{r4, r5, r6, pc}
 8008176:	466a      	mov	r2, sp
 8008178:	f000 f848 	bl	800820c <_fstat_r>
 800817c:	2800      	cmp	r0, #0
 800817e:	dbec      	blt.n	800815a <__swhatbuf_r+0x12>
 8008180:	9901      	ldr	r1, [sp, #4]
 8008182:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008186:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800818a:	4259      	negs	r1, r3
 800818c:	4159      	adcs	r1, r3
 800818e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008192:	e7eb      	b.n	800816c <__swhatbuf_r+0x24>

08008194 <__smakebuf_r>:
 8008194:	898b      	ldrh	r3, [r1, #12]
 8008196:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008198:	079d      	lsls	r5, r3, #30
 800819a:	4606      	mov	r6, r0
 800819c:	460c      	mov	r4, r1
 800819e:	d507      	bpl.n	80081b0 <__smakebuf_r+0x1c>
 80081a0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80081a4:	6023      	str	r3, [r4, #0]
 80081a6:	6123      	str	r3, [r4, #16]
 80081a8:	2301      	movs	r3, #1
 80081aa:	6163      	str	r3, [r4, #20]
 80081ac:	b002      	add	sp, #8
 80081ae:	bd70      	pop	{r4, r5, r6, pc}
 80081b0:	ab01      	add	r3, sp, #4
 80081b2:	466a      	mov	r2, sp
 80081b4:	f7ff ffc8 	bl	8008148 <__swhatbuf_r>
 80081b8:	9900      	ldr	r1, [sp, #0]
 80081ba:	4605      	mov	r5, r0
 80081bc:	4630      	mov	r0, r6
 80081be:	f7fd f9ef 	bl	80055a0 <_malloc_r>
 80081c2:	b948      	cbnz	r0, 80081d8 <__smakebuf_r+0x44>
 80081c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081c8:	059a      	lsls	r2, r3, #22
 80081ca:	d4ef      	bmi.n	80081ac <__smakebuf_r+0x18>
 80081cc:	f023 0303 	bic.w	r3, r3, #3
 80081d0:	f043 0302 	orr.w	r3, r3, #2
 80081d4:	81a3      	strh	r3, [r4, #12]
 80081d6:	e7e3      	b.n	80081a0 <__smakebuf_r+0xc>
 80081d8:	89a3      	ldrh	r3, [r4, #12]
 80081da:	6020      	str	r0, [r4, #0]
 80081dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80081e0:	81a3      	strh	r3, [r4, #12]
 80081e2:	9b00      	ldr	r3, [sp, #0]
 80081e4:	6163      	str	r3, [r4, #20]
 80081e6:	9b01      	ldr	r3, [sp, #4]
 80081e8:	6120      	str	r0, [r4, #16]
 80081ea:	b15b      	cbz	r3, 8008204 <__smakebuf_r+0x70>
 80081ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081f0:	4630      	mov	r0, r6
 80081f2:	f000 f81d 	bl	8008230 <_isatty_r>
 80081f6:	b128      	cbz	r0, 8008204 <__smakebuf_r+0x70>
 80081f8:	89a3      	ldrh	r3, [r4, #12]
 80081fa:	f023 0303 	bic.w	r3, r3, #3
 80081fe:	f043 0301 	orr.w	r3, r3, #1
 8008202:	81a3      	strh	r3, [r4, #12]
 8008204:	89a3      	ldrh	r3, [r4, #12]
 8008206:	431d      	orrs	r5, r3
 8008208:	81a5      	strh	r5, [r4, #12]
 800820a:	e7cf      	b.n	80081ac <__smakebuf_r+0x18>

0800820c <_fstat_r>:
 800820c:	b538      	push	{r3, r4, r5, lr}
 800820e:	4d07      	ldr	r5, [pc, #28]	; (800822c <_fstat_r+0x20>)
 8008210:	2300      	movs	r3, #0
 8008212:	4604      	mov	r4, r0
 8008214:	4608      	mov	r0, r1
 8008216:	4611      	mov	r1, r2
 8008218:	602b      	str	r3, [r5, #0]
 800821a:	f7fa fd34 	bl	8002c86 <_fstat>
 800821e:	1c43      	adds	r3, r0, #1
 8008220:	d102      	bne.n	8008228 <_fstat_r+0x1c>
 8008222:	682b      	ldr	r3, [r5, #0]
 8008224:	b103      	cbz	r3, 8008228 <_fstat_r+0x1c>
 8008226:	6023      	str	r3, [r4, #0]
 8008228:	bd38      	pop	{r3, r4, r5, pc}
 800822a:	bf00      	nop
 800822c:	20000570 	.word	0x20000570

08008230 <_isatty_r>:
 8008230:	b538      	push	{r3, r4, r5, lr}
 8008232:	4d06      	ldr	r5, [pc, #24]	; (800824c <_isatty_r+0x1c>)
 8008234:	2300      	movs	r3, #0
 8008236:	4604      	mov	r4, r0
 8008238:	4608      	mov	r0, r1
 800823a:	602b      	str	r3, [r5, #0]
 800823c:	f7fa fd33 	bl	8002ca6 <_isatty>
 8008240:	1c43      	adds	r3, r0, #1
 8008242:	d102      	bne.n	800824a <_isatty_r+0x1a>
 8008244:	682b      	ldr	r3, [r5, #0]
 8008246:	b103      	cbz	r3, 800824a <_isatty_r+0x1a>
 8008248:	6023      	str	r3, [r4, #0]
 800824a:	bd38      	pop	{r3, r4, r5, pc}
 800824c:	20000570 	.word	0x20000570

08008250 <_init>:
 8008250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008252:	bf00      	nop
 8008254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008256:	bc08      	pop	{r3}
 8008258:	469e      	mov	lr, r3
 800825a:	4770      	bx	lr

0800825c <_fini>:
 800825c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800825e:	bf00      	nop
 8008260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008262:	bc08      	pop	{r3}
 8008264:	469e      	mov	lr, r3
 8008266:	4770      	bx	lr
