ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB350:
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32h7xx_hal_msp.c **** 
  25:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32h7xx_hal_msp.c **** 
  28:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_rx;
  29:Core/Src/stm32h7xx_hal_msp.c **** 
  30:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_i2c1_tx;
  31:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_rx;
  33:Core/Src/stm32h7xx_hal_msp.c **** 
  34:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  35:Core/Src/stm32h7xx_hal_msp.c **** 
  36:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart4_rx;
  37:Core/Src/stm32h7xx_hal_msp.c **** 
  38:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart4_tx;
  39:Core/Src/stm32h7xx_hal_msp.c **** 
  40:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart6_rx;
  41:Core/Src/stm32h7xx_hal_msp.c **** 
  42:Core/Src/stm32h7xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart6_tx;
  43:Core/Src/stm32h7xx_hal_msp.c **** 
  44:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  45:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  46:Core/Src/stm32h7xx_hal_msp.c **** 
  47:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  48:Core/Src/stm32h7xx_hal_msp.c **** 
  49:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  50:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  51:Core/Src/stm32h7xx_hal_msp.c **** 
  52:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  53:Core/Src/stm32h7xx_hal_msp.c **** 
  54:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  55:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  56:Core/Src/stm32h7xx_hal_msp.c **** 
  57:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  58:Core/Src/stm32h7xx_hal_msp.c **** 
  59:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  60:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  61:Core/Src/stm32h7xx_hal_msp.c **** 
  62:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  63:Core/Src/stm32h7xx_hal_msp.c **** 
  64:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  65:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  66:Core/Src/stm32h7xx_hal_msp.c **** 
  67:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  68:Core/Src/stm32h7xx_hal_msp.c **** 
  69:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  70:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  71:Core/Src/stm32h7xx_hal_msp.c **** 
  72:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  73:Core/Src/stm32h7xx_hal_msp.c **** 
  74:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  75:Core/Src/stm32h7xx_hal_msp.c **** 
  76:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  77:Core/Src/stm32h7xx_hal_msp.c **** 
  78:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  79:Core/Src/stm32h7xx_hal_msp.c ****                     /**
  80:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  81:Core/Src/stm32h7xx_hal_msp.c ****   */
  82:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  83:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 83 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 3


  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  84:Core/Src/stm32h7xx_hal_msp.c **** 
  85:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  86:Core/Src/stm32h7xx_hal_msp.c **** 
  87:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  88:Core/Src/stm32h7xx_hal_msp.c **** 
  89:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  39              		.loc 1 89 3 view .LVU1
  40              	.LBB2:
  41              		.loc 1 89 3 view .LVU2
  42              		.loc 1 89 3 view .LVU3
  43 0004 0A4B     		ldr	r3, .L3
  44 0006 D3F8F420 		ldr	r2, [r3, #244]
  45 000a 42F00202 		orr	r2, r2, #2
  46 000e C3F8F420 		str	r2, [r3, #244]
  47              		.loc 1 89 3 view .LVU4
  48 0012 D3F8F430 		ldr	r3, [r3, #244]
  49 0016 03F00203 		and	r3, r3, #2
  50 001a 0193     		str	r3, [sp, #4]
  51              		.loc 1 89 3 view .LVU5
  52 001c 019B     		ldr	r3, [sp, #4]
  53              	.LBE2:
  54              		.loc 1 89 3 view .LVU6
  90:Core/Src/stm32h7xx_hal_msp.c **** 
  91:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  92:Core/Src/stm32h7xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  93:Core/Src/stm32h7xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  55              		.loc 1 93 3 view .LVU7
  56 001e 0022     		movs	r2, #0
  57 0020 0F21     		movs	r1, #15
  58 0022 6FF00100 		mvn	r0, #1
  59 0026 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60              	.LVL0:
  94:Core/Src/stm32h7xx_hal_msp.c **** 
  95:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  96:Core/Src/stm32h7xx_hal_msp.c **** 
  97:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  98:Core/Src/stm32h7xx_hal_msp.c **** }
  61              		.loc 1 98 1 is_stmt 0 view .LVU8
  62 002a 03B0     		add	sp, sp, #12
  63              	.LCFI2:
  64              		.cfi_def_cfa_offset 4
  65              		@ sp needed
  66 002c 5DF804FB 		ldr	pc, [sp], #4
  67              	.L4:
  68              		.align	2
  69              	.L3:
  70 0030 00440258 		.word	1476543488
  71              		.cfi_endproc
  72              	.LFE350:
  74              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  75              		.align	1
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 4


  76              		.global	HAL_ADC_MspInit
  77              		.syntax unified
  78              		.thumb
  79              		.thumb_func
  81              	HAL_ADC_MspInit:
  82              	.LVL1:
  83              	.LFB351:
  99:Core/Src/stm32h7xx_hal_msp.c **** 
 100:Core/Src/stm32h7xx_hal_msp.c **** /**
 101:Core/Src/stm32h7xx_hal_msp.c ****   * @brief ADC MSP Initialization
 102:Core/Src/stm32h7xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 103:Core/Src/stm32h7xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 104:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 105:Core/Src/stm32h7xx_hal_msp.c ****   */
 106:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 107:Core/Src/stm32h7xx_hal_msp.c **** {
  84              		.loc 1 107 1 is_stmt 1 view -0
  85              		.cfi_startproc
  86              		@ args = 0, pretend = 0, frame = 216
  87              		@ frame_needed = 0, uses_anonymous_args = 0
  88              		.loc 1 107 1 is_stmt 0 view .LVU10
  89 0000 70B5     		push	{r4, r5, r6, lr}
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 16
  92              		.cfi_offset 4, -16
  93              		.cfi_offset 5, -12
  94              		.cfi_offset 6, -8
  95              		.cfi_offset 14, -4
  96 0002 B6B0     		sub	sp, sp, #216
  97              	.LCFI4:
  98              		.cfi_def_cfa_offset 232
  99 0004 0446     		mov	r4, r0
 108:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 100              		.loc 1 108 3 is_stmt 1 view .LVU11
 101              		.loc 1 108 20 is_stmt 0 view .LVU12
 102 0006 0021     		movs	r1, #0
 103 0008 3191     		str	r1, [sp, #196]
 104 000a 3291     		str	r1, [sp, #200]
 105 000c 3391     		str	r1, [sp, #204]
 106 000e 3491     		str	r1, [sp, #208]
 107 0010 3591     		str	r1, [sp, #212]
 109:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 108              		.loc 1 109 3 is_stmt 1 view .LVU13
 109              		.loc 1 109 28 is_stmt 0 view .LVU14
 110 0012 B822     		movs	r2, #184
 111 0014 02A8     		add	r0, sp, #8
 112              	.LVL2:
 113              		.loc 1 109 28 view .LVU15
 114 0016 FFF7FEFF 		bl	memset
 115              	.LVL3:
 110:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 116              		.loc 1 110 3 is_stmt 1 view .LVU16
 117              		.loc 1 110 10 is_stmt 0 view .LVU17
 118 001a 2268     		ldr	r2, [r4]
 119              		.loc 1 110 5 view .LVU18
 120 001c 304B     		ldr	r3, .L13
 121 001e 9A42     		cmp	r2, r3
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 5


 122 0020 01D0     		beq	.L10
 123              	.L5:
 111:Core/Src/stm32h7xx_hal_msp.c ****   {
 112:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 0 */
 113:Core/Src/stm32h7xx_hal_msp.c **** 
 114:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 0 */
 115:Core/Src/stm32h7xx_hal_msp.c **** 
 116:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 117:Core/Src/stm32h7xx_hal_msp.c ****   */
 118:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 119:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 32;
 120:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 129;
 121:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
 122:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 123:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 124:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 125:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 126:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 127:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 128:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 129:Core/Src/stm32h7xx_hal_msp.c ****     {
 130:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 131:Core/Src/stm32h7xx_hal_msp.c ****     }
 132:Core/Src/stm32h7xx_hal_msp.c **** 
 133:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 134:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
 135:Core/Src/stm32h7xx_hal_msp.c **** 
 136:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 137:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 138:Core/Src/stm32h7xx_hal_msp.c ****     PF11     ------> ADC1_INP2
 139:Core/Src/stm32h7xx_hal_msp.c ****     */
 140:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 141:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 142:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 143:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 145:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 DMA Init */
 146:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 Init */
 147:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Instance = DMA2_Stream0;
 148:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 149:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 150:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 151:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 152:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 153:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 154:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 155:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 156:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 157:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 158:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 159:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 160:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 161:Core/Src/stm32h7xx_hal_msp.c ****     {
 162:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 163:Core/Src/stm32h7xx_hal_msp.c ****     }
 164:Core/Src/stm32h7xx_hal_msp.c **** 
 165:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 6


 166:Core/Src/stm32h7xx_hal_msp.c **** 
 167:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspInit 1 */
 168:Core/Src/stm32h7xx_hal_msp.c **** 
 169:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END ADC1_MspInit 1 */
 170:Core/Src/stm32h7xx_hal_msp.c **** 
 171:Core/Src/stm32h7xx_hal_msp.c ****   }
 172:Core/Src/stm32h7xx_hal_msp.c **** 
 173:Core/Src/stm32h7xx_hal_msp.c **** }
 124              		.loc 1 173 1 view .LVU19
 125 0022 36B0     		add	sp, sp, #216
 126              	.LCFI5:
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 16
 129              		@ sp needed
 130 0024 70BD     		pop	{r4, r5, r6, pc}
 131              	.LVL4:
 132              	.L10:
 133              	.LCFI6:
 134              		.cfi_restore_state
 118:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 32;
 135              		.loc 1 118 5 is_stmt 1 view .LVU20
 118:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2M = 32;
 136              		.loc 1 118 46 is_stmt 0 view .LVU21
 137 0026 4FF40022 		mov	r2, #524288
 138 002a 0023     		movs	r3, #0
 139 002c CDE90223 		strd	r2, [sp, #8]
 119:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 129;
 140              		.loc 1 119 5 is_stmt 1 view .LVU22
 119:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2N = 129;
 141              		.loc 1 119 36 is_stmt 0 view .LVU23
 142 0030 2023     		movs	r3, #32
 143 0032 0493     		str	r3, [sp, #16]
 120:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
 144              		.loc 1 120 5 is_stmt 1 view .LVU24
 120:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2P = 2;
 145              		.loc 1 120 36 is_stmt 0 view .LVU25
 146 0034 8123     		movs	r3, #129
 147 0036 0593     		str	r3, [sp, #20]
 121:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 148              		.loc 1 121 5 is_stmt 1 view .LVU26
 121:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2Q = 2;
 149              		.loc 1 121 36 is_stmt 0 view .LVU27
 150 0038 0223     		movs	r3, #2
 151 003a 0693     		str	r3, [sp, #24]
 122:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 152              		.loc 1 122 5 is_stmt 1 view .LVU28
 122:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2R = 2;
 153              		.loc 1 122 36 is_stmt 0 view .LVU29
 154 003c 0793     		str	r3, [sp, #28]
 123:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 155              		.loc 1 123 5 is_stmt 1 view .LVU30
 123:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_1;
 156              		.loc 1 123 36 is_stmt 0 view .LVU31
 157 003e 0893     		str	r3, [sp, #32]
 124:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 158              		.loc 1 124 5 is_stmt 1 view .LVU32
 124:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 7


 159              		.loc 1 124 38 is_stmt 0 view .LVU33
 160 0040 4023     		movs	r3, #64
 161 0042 0993     		str	r3, [sp, #36]
 125:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 162              		.loc 1 125 5 is_stmt 1 view .LVU34
 126:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 163              		.loc 1 126 5 view .LVU35
 127:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 164              		.loc 1 127 5 view .LVU36
 128:Core/Src/stm32h7xx_hal_msp.c ****     {
 165              		.loc 1 128 5 view .LVU37
 128:Core/Src/stm32h7xx_hal_msp.c ****     {
 166              		.loc 1 128 9 is_stmt 0 view .LVU38
 167 0044 02A8     		add	r0, sp, #8
 168 0046 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 169              	.LVL5:
 128:Core/Src/stm32h7xx_hal_msp.c ****     {
 170              		.loc 1 128 8 discriminator 1 view .LVU39
 171 004a 0028     		cmp	r0, #0
 172 004c 42D1     		bne	.L11
 173              	.L7:
 134:Core/Src/stm32h7xx_hal_msp.c **** 
 174              		.loc 1 134 5 is_stmt 1 view .LVU40
 175              	.LBB3:
 134:Core/Src/stm32h7xx_hal_msp.c **** 
 176              		.loc 1 134 5 view .LVU41
 134:Core/Src/stm32h7xx_hal_msp.c **** 
 177              		.loc 1 134 5 view .LVU42
 178 004e 254B     		ldr	r3, .L13+4
 179 0050 D3F8D820 		ldr	r2, [r3, #216]
 180 0054 42F02002 		orr	r2, r2, #32
 181 0058 C3F8D820 		str	r2, [r3, #216]
 134:Core/Src/stm32h7xx_hal_msp.c **** 
 182              		.loc 1 134 5 view .LVU43
 183 005c D3F8D820 		ldr	r2, [r3, #216]
 184 0060 02F02002 		and	r2, r2, #32
 185 0064 0092     		str	r2, [sp]
 134:Core/Src/stm32h7xx_hal_msp.c **** 
 186              		.loc 1 134 5 view .LVU44
 187 0066 009A     		ldr	r2, [sp]
 188              	.LBE3:
 134:Core/Src/stm32h7xx_hal_msp.c **** 
 189              		.loc 1 134 5 view .LVU45
 136:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 190              		.loc 1 136 5 view .LVU46
 191              	.LBB4:
 136:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 192              		.loc 1 136 5 view .LVU47
 136:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 193              		.loc 1 136 5 view .LVU48
 194 0068 D3F8E020 		ldr	r2, [r3, #224]
 195 006c 42F02002 		orr	r2, r2, #32
 196 0070 C3F8E020 		str	r2, [r3, #224]
 136:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 197              		.loc 1 136 5 view .LVU49
 198 0074 D3F8E030 		ldr	r3, [r3, #224]
 199 0078 03F02003 		and	r3, r3, #32
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 8


 200 007c 0193     		str	r3, [sp, #4]
 136:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 201              		.loc 1 136 5 view .LVU50
 202 007e 019B     		ldr	r3, [sp, #4]
 203              	.LBE4:
 136:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 204              		.loc 1 136 5 view .LVU51
 140:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 205              		.loc 1 140 5 view .LVU52
 140:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 206              		.loc 1 140 25 is_stmt 0 view .LVU53
 207 0080 4FF40066 		mov	r6, #2048
 208 0084 3196     		str	r6, [sp, #196]
 141:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 209              		.loc 1 141 5 is_stmt 1 view .LVU54
 141:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 141 26 is_stmt 0 view .LVU55
 211 0086 0323     		movs	r3, #3
 212 0088 3293     		str	r3, [sp, #200]
 142:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 213              		.loc 1 142 5 is_stmt 1 view .LVU56
 142:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 214              		.loc 1 142 26 is_stmt 0 view .LVU57
 215 008a 0025     		movs	r5, #0
 216 008c 3395     		str	r5, [sp, #204]
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 217              		.loc 1 143 5 is_stmt 1 view .LVU58
 218 008e 31A9     		add	r1, sp, #196
 219 0090 1548     		ldr	r0, .L13+8
 220 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 221              	.LVL6:
 147:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 222              		.loc 1 147 5 view .LVU59
 147:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 223              		.loc 1 147 24 is_stmt 0 view .LVU60
 224 0096 1548     		ldr	r0, .L13+12
 225 0098 154B     		ldr	r3, .L13+16
 226 009a 0360     		str	r3, [r0]
 148:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 227              		.loc 1 148 5 is_stmt 1 view .LVU61
 148:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 228              		.loc 1 148 28 is_stmt 0 view .LVU62
 229 009c 0923     		movs	r3, #9
 230 009e 4360     		str	r3, [r0, #4]
 149:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 231              		.loc 1 149 5 is_stmt 1 view .LVU63
 149:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 232              		.loc 1 149 30 is_stmt 0 view .LVU64
 233 00a0 8560     		str	r5, [r0, #8]
 150:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 234              		.loc 1 150 5 is_stmt 1 view .LVU65
 150:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 235              		.loc 1 150 30 is_stmt 0 view .LVU66
 236 00a2 C560     		str	r5, [r0, #12]
 151:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 237              		.loc 1 151 5 is_stmt 1 view .LVU67
 151:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 9


 238              		.loc 1 151 27 is_stmt 0 view .LVU68
 239 00a4 4FF48063 		mov	r3, #1024
 240 00a8 0361     		str	r3, [r0, #16]
 152:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 241              		.loc 1 152 5 is_stmt 1 view .LVU69
 152:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 242              		.loc 1 152 40 is_stmt 0 view .LVU70
 243 00aa 4661     		str	r6, [r0, #20]
 153:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 244              		.loc 1 153 5 is_stmt 1 view .LVU71
 153:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 245              		.loc 1 153 37 is_stmt 0 view .LVU72
 246 00ac 4FF40053 		mov	r3, #8192
 247 00b0 8361     		str	r3, [r0, #24]
 154:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 248              		.loc 1 154 5 is_stmt 1 view .LVU73
 154:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 249              		.loc 1 154 25 is_stmt 0 view .LVU74
 250 00b2 4FF48073 		mov	r3, #256
 251 00b6 C361     		str	r3, [r0, #28]
 155:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 252              		.loc 1 155 5 is_stmt 1 view .LVU75
 155:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 253              		.loc 1 155 29 is_stmt 0 view .LVU76
 254 00b8 0562     		str	r5, [r0, #32]
 156:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 255              		.loc 1 156 5 is_stmt 1 view .LVU77
 156:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 256              		.loc 1 156 29 is_stmt 0 view .LVU78
 257 00ba 0423     		movs	r3, #4
 258 00bc 4362     		str	r3, [r0, #36]
 157:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 259              		.loc 1 157 5 is_stmt 1 view .LVU79
 157:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.MemBurst = DMA_MBURST_SINGLE;
 260              		.loc 1 157 34 is_stmt 0 view .LVU80
 261 00be 0123     		movs	r3, #1
 262 00c0 8362     		str	r3, [r0, #40]
 158:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 263              		.loc 1 158 5 is_stmt 1 view .LVU81
 158:Core/Src/stm32h7xx_hal_msp.c ****     hdma_adc1.Init.PeriphBurst = DMA_PBURST_SINGLE;
 264              		.loc 1 158 29 is_stmt 0 view .LVU82
 265 00c2 C562     		str	r5, [r0, #44]
 159:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 266              		.loc 1 159 5 is_stmt 1 view .LVU83
 159:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 267              		.loc 1 159 32 is_stmt 0 view .LVU84
 268 00c4 0563     		str	r5, [r0, #48]
 160:Core/Src/stm32h7xx_hal_msp.c ****     {
 269              		.loc 1 160 5 is_stmt 1 view .LVU85
 160:Core/Src/stm32h7xx_hal_msp.c ****     {
 270              		.loc 1 160 9 is_stmt 0 view .LVU86
 271 00c6 FFF7FEFF 		bl	HAL_DMA_Init
 272              	.LVL7:
 160:Core/Src/stm32h7xx_hal_msp.c ****     {
 273              		.loc 1 160 8 discriminator 1 view .LVU87
 274 00ca 30B9     		cbnz	r0, .L12
 275              	.L8:
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 10


 165:Core/Src/stm32h7xx_hal_msp.c **** 
 276              		.loc 1 165 5 is_stmt 1 view .LVU88
 165:Core/Src/stm32h7xx_hal_msp.c **** 
 277              		.loc 1 165 5 view .LVU89
 278 00cc 074B     		ldr	r3, .L13+12
 279 00ce A365     		str	r3, [r4, #88]
 165:Core/Src/stm32h7xx_hal_msp.c **** 
 280              		.loc 1 165 5 view .LVU90
 281 00d0 9C63     		str	r4, [r3, #56]
 165:Core/Src/stm32h7xx_hal_msp.c **** 
 282              		.loc 1 165 5 discriminator 1 view .LVU91
 283              		.loc 1 173 1 is_stmt 0 view .LVU92
 284 00d2 A6E7     		b	.L5
 285              	.L11:
 130:Core/Src/stm32h7xx_hal_msp.c ****     }
 286              		.loc 1 130 7 is_stmt 1 view .LVU93
 287 00d4 FFF7FEFF 		bl	Error_Handler
 288              	.LVL8:
 289 00d8 B9E7     		b	.L7
 290              	.L12:
 162:Core/Src/stm32h7xx_hal_msp.c ****     }
 291              		.loc 1 162 7 view .LVU94
 292 00da FFF7FEFF 		bl	Error_Handler
 293              	.LVL9:
 294 00de F5E7     		b	.L8
 295              	.L14:
 296              		.align	2
 297              	.L13:
 298 00e0 00200240 		.word	1073881088
 299 00e4 00440258 		.word	1476543488
 300 00e8 00140258 		.word	1476531200
 301 00ec 00000000 		.word	hdma_adc1
 302 00f0 10040240 		.word	1073873936
 303              		.cfi_endproc
 304              	.LFE351:
 306              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 307              		.align	1
 308              		.global	HAL_ADC_MspDeInit
 309              		.syntax unified
 310              		.thumb
 311              		.thumb_func
 313              	HAL_ADC_MspDeInit:
 314              	.LVL10:
 315              	.LFB352:
 174:Core/Src/stm32h7xx_hal_msp.c **** 
 175:Core/Src/stm32h7xx_hal_msp.c **** /**
 176:Core/Src/stm32h7xx_hal_msp.c ****   * @brief ADC MSP De-Initialization
 177:Core/Src/stm32h7xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 178:Core/Src/stm32h7xx_hal_msp.c ****   * @param hadc: ADC handle pointer
 179:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 180:Core/Src/stm32h7xx_hal_msp.c ****   */
 181:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 182:Core/Src/stm32h7xx_hal_msp.c **** {
 316              		.loc 1 182 1 view -0
 317              		.cfi_startproc
 318              		@ args = 0, pretend = 0, frame = 0
 319              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 11


 183:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 320              		.loc 1 183 3 view .LVU96
 321              		.loc 1 183 10 is_stmt 0 view .LVU97
 322 0000 0268     		ldr	r2, [r0]
 323              		.loc 1 183 5 view .LVU98
 324 0002 0B4B     		ldr	r3, .L22
 325 0004 9A42     		cmp	r2, r3
 326 0006 00D0     		beq	.L21
 327 0008 7047     		bx	lr
 328              	.L21:
 182:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 329              		.loc 1 182 1 view .LVU99
 330 000a 10B5     		push	{r4, lr}
 331              	.LCFI7:
 332              		.cfi_def_cfa_offset 8
 333              		.cfi_offset 4, -8
 334              		.cfi_offset 14, -4
 335 000c 0446     		mov	r4, r0
 184:Core/Src/stm32h7xx_hal_msp.c ****   {
 185:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 0 */
 186:Core/Src/stm32h7xx_hal_msp.c **** 
 187:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 0 */
 188:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 189:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 336              		.loc 1 189 5 is_stmt 1 view .LVU100
 337 000e 094A     		ldr	r2, .L22+4
 338 0010 D2F8D830 		ldr	r3, [r2, #216]
 339 0014 23F02003 		bic	r3, r3, #32
 340 0018 C2F8D830 		str	r3, [r2, #216]
 190:Core/Src/stm32h7xx_hal_msp.c **** 
 191:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 192:Core/Src/stm32h7xx_hal_msp.c ****     PF11     ------> ADC1_INP2
 193:Core/Src/stm32h7xx_hal_msp.c ****     */
 194:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_11);
 341              		.loc 1 194 5 view .LVU101
 342 001c 4FF40061 		mov	r1, #2048
 343 0020 0548     		ldr	r0, .L22+8
 344              	.LVL11:
 345              		.loc 1 194 5 is_stmt 0 view .LVU102
 346 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 347              	.LVL12:
 195:Core/Src/stm32h7xx_hal_msp.c **** 
 196:Core/Src/stm32h7xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 197:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 348              		.loc 1 197 5 is_stmt 1 view .LVU103
 349 0026 A06D     		ldr	r0, [r4, #88]
 350 0028 FFF7FEFF 		bl	HAL_DMA_DeInit
 351              	.LVL13:
 198:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN ADC1_MspDeInit 1 */
 199:Core/Src/stm32h7xx_hal_msp.c **** 
 200:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END ADC1_MspDeInit 1 */
 201:Core/Src/stm32h7xx_hal_msp.c ****   }
 202:Core/Src/stm32h7xx_hal_msp.c **** 
 203:Core/Src/stm32h7xx_hal_msp.c **** }
 352              		.loc 1 203 1 is_stmt 0 view .LVU104
 353 002c 10BD     		pop	{r4, pc}
 354              	.LVL14:
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 12


 355              	.L23:
 356              		.loc 1 203 1 view .LVU105
 357 002e 00BF     		.align	2
 358              	.L22:
 359 0030 00200240 		.word	1073881088
 360 0034 00440258 		.word	1476543488
 361 0038 00140258 		.word	1476531200
 362              		.cfi_endproc
 363              	.LFE352:
 365              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
 366              		.align	1
 367              		.global	HAL_CRC_MspInit
 368              		.syntax unified
 369              		.thumb
 370              		.thumb_func
 372              	HAL_CRC_MspInit:
 373              	.LVL15:
 374              	.LFB353:
 204:Core/Src/stm32h7xx_hal_msp.c **** 
 205:Core/Src/stm32h7xx_hal_msp.c **** /**
 206:Core/Src/stm32h7xx_hal_msp.c ****   * @brief CRC MSP Initialization
 207:Core/Src/stm32h7xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 208:Core/Src/stm32h7xx_hal_msp.c ****   * @param hcrc: CRC handle pointer
 209:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 210:Core/Src/stm32h7xx_hal_msp.c ****   */
 211:Core/Src/stm32h7xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
 212:Core/Src/stm32h7xx_hal_msp.c **** {
 375              		.loc 1 212 1 is_stmt 1 view -0
 376              		.cfi_startproc
 377              		@ args = 0, pretend = 0, frame = 8
 378              		@ frame_needed = 0, uses_anonymous_args = 0
 379              		@ link register save eliminated.
 213:Core/Src/stm32h7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 380              		.loc 1 213 3 view .LVU107
 381              		.loc 1 213 10 is_stmt 0 view .LVU108
 382 0000 0268     		ldr	r2, [r0]
 383              		.loc 1 213 5 view .LVU109
 384 0002 0A4B     		ldr	r3, .L31
 385 0004 9A42     		cmp	r2, r3
 386 0006 00D0     		beq	.L30
 387 0008 7047     		bx	lr
 388              	.L30:
 212:Core/Src/stm32h7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 389              		.loc 1 212 1 view .LVU110
 390 000a 82B0     		sub	sp, sp, #8
 391              	.LCFI8:
 392              		.cfi_def_cfa_offset 8
 214:Core/Src/stm32h7xx_hal_msp.c ****   {
 215:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspInit 0 */
 216:Core/Src/stm32h7xx_hal_msp.c **** 
 217:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END CRC_MspInit 0 */
 218:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 219:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 393              		.loc 1 219 5 is_stmt 1 view .LVU111
 394              	.LBB5:
 395              		.loc 1 219 5 view .LVU112
 396              		.loc 1 219 5 view .LVU113
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 13


 397 000c A3F50063 		sub	r3, r3, #2048
 398 0010 D3F8E020 		ldr	r2, [r3, #224]
 399 0014 42F40022 		orr	r2, r2, #524288
 400 0018 C3F8E020 		str	r2, [r3, #224]
 401              		.loc 1 219 5 view .LVU114
 402 001c D3F8E030 		ldr	r3, [r3, #224]
 403 0020 03F40023 		and	r3, r3, #524288
 404 0024 0193     		str	r3, [sp, #4]
 405              		.loc 1 219 5 view .LVU115
 406 0026 019B     		ldr	r3, [sp, #4]
 407              	.LBE5:
 408              		.loc 1 219 5 discriminator 1 view .LVU116
 220:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspInit 1 */
 221:Core/Src/stm32h7xx_hal_msp.c **** 
 222:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END CRC_MspInit 1 */
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 224:Core/Src/stm32h7xx_hal_msp.c ****   }
 225:Core/Src/stm32h7xx_hal_msp.c **** 
 226:Core/Src/stm32h7xx_hal_msp.c **** }
 409              		.loc 1 226 1 is_stmt 0 view .LVU117
 410 0028 02B0     		add	sp, sp, #8
 411              	.LCFI9:
 412              		.cfi_def_cfa_offset 0
 413              		@ sp needed
 414 002a 7047     		bx	lr
 415              	.L32:
 416              		.align	2
 417              	.L31:
 418 002c 004C0258 		.word	1476545536
 419              		.cfi_endproc
 420              	.LFE353:
 422              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 423              		.align	1
 424              		.global	HAL_CRC_MspDeInit
 425              		.syntax unified
 426              		.thumb
 427              		.thumb_func
 429              	HAL_CRC_MspDeInit:
 430              	.LVL16:
 431              	.LFB354:
 227:Core/Src/stm32h7xx_hal_msp.c **** 
 228:Core/Src/stm32h7xx_hal_msp.c **** /**
 229:Core/Src/stm32h7xx_hal_msp.c ****   * @brief CRC MSP De-Initialization
 230:Core/Src/stm32h7xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 231:Core/Src/stm32h7xx_hal_msp.c ****   * @param hcrc: CRC handle pointer
 232:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 233:Core/Src/stm32h7xx_hal_msp.c ****   */
 234:Core/Src/stm32h7xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 235:Core/Src/stm32h7xx_hal_msp.c **** {
 432              		.loc 1 235 1 is_stmt 1 view -0
 433              		.cfi_startproc
 434              		@ args = 0, pretend = 0, frame = 0
 435              		@ frame_needed = 0, uses_anonymous_args = 0
 436              		@ link register save eliminated.
 236:Core/Src/stm32h7xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 437              		.loc 1 236 3 view .LVU119
 438              		.loc 1 236 10 is_stmt 0 view .LVU120
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 14


 439 0000 0268     		ldr	r2, [r0]
 440              		.loc 1 236 5 view .LVU121
 441 0002 064B     		ldr	r3, .L36
 442 0004 9A42     		cmp	r2, r3
 443 0006 00D0     		beq	.L35
 444              	.L33:
 237:Core/Src/stm32h7xx_hal_msp.c ****   {
 238:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspDeInit 0 */
 239:Core/Src/stm32h7xx_hal_msp.c **** 
 240:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END CRC_MspDeInit 0 */
 241:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 242:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 243:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspDeInit 1 */
 244:Core/Src/stm32h7xx_hal_msp.c **** 
 245:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END CRC_MspDeInit 1 */
 246:Core/Src/stm32h7xx_hal_msp.c ****   }
 247:Core/Src/stm32h7xx_hal_msp.c **** 
 248:Core/Src/stm32h7xx_hal_msp.c **** }
 445              		.loc 1 248 1 view .LVU122
 446 0008 7047     		bx	lr
 447              	.L35:
 242:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN CRC_MspDeInit 1 */
 448              		.loc 1 242 5 is_stmt 1 view .LVU123
 449 000a 054A     		ldr	r2, .L36+4
 450 000c D2F8E030 		ldr	r3, [r2, #224]
 451 0010 23F40023 		bic	r3, r3, #524288
 452 0014 C2F8E030 		str	r3, [r2, #224]
 453              		.loc 1 248 1 is_stmt 0 view .LVU124
 454 0018 F6E7     		b	.L33
 455              	.L37:
 456 001a 00BF     		.align	2
 457              	.L36:
 458 001c 004C0258 		.word	1476545536
 459 0020 00440258 		.word	1476543488
 460              		.cfi_endproc
 461              	.LFE354:
 463              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 464              		.align	1
 465              		.global	HAL_I2C_MspInit
 466              		.syntax unified
 467              		.thumb
 468              		.thumb_func
 470              	HAL_I2C_MspInit:
 471              	.LVL17:
 472              	.LFB355:
 249:Core/Src/stm32h7xx_hal_msp.c **** 
 250:Core/Src/stm32h7xx_hal_msp.c **** /**
 251:Core/Src/stm32h7xx_hal_msp.c ****   * @brief I2C MSP Initialization
 252:Core/Src/stm32h7xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 253:Core/Src/stm32h7xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 254:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 255:Core/Src/stm32h7xx_hal_msp.c ****   */
 256:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 257:Core/Src/stm32h7xx_hal_msp.c **** {
 473              		.loc 1 257 1 is_stmt 1 view -0
 474              		.cfi_startproc
 475              		@ args = 0, pretend = 0, frame = 216
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 15


 476              		@ frame_needed = 0, uses_anonymous_args = 0
 477              		.loc 1 257 1 is_stmt 0 view .LVU126
 478 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 479              	.LCFI10:
 480              		.cfi_def_cfa_offset 24
 481              		.cfi_offset 4, -24
 482              		.cfi_offset 5, -20
 483              		.cfi_offset 6, -16
 484              		.cfi_offset 7, -12
 485              		.cfi_offset 8, -8
 486              		.cfi_offset 14, -4
 487 0004 B6B0     		sub	sp, sp, #216
 488              	.LCFI11:
 489              		.cfi_def_cfa_offset 240
 490 0006 0446     		mov	r4, r0
 258:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 491              		.loc 1 258 3 is_stmt 1 view .LVU127
 492              		.loc 1 258 20 is_stmt 0 view .LVU128
 493 0008 0021     		movs	r1, #0
 494 000a 3191     		str	r1, [sp, #196]
 495 000c 3291     		str	r1, [sp, #200]
 496 000e 3391     		str	r1, [sp, #204]
 497 0010 3491     		str	r1, [sp, #208]
 498 0012 3591     		str	r1, [sp, #212]
 259:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 499              		.loc 1 259 3 is_stmt 1 view .LVU129
 500              		.loc 1 259 28 is_stmt 0 view .LVU130
 501 0014 B822     		movs	r2, #184
 502 0016 02A8     		add	r0, sp, #8
 503              	.LVL18:
 504              		.loc 1 259 28 view .LVU131
 505 0018 FFF7FEFF 		bl	memset
 506              	.LVL19:
 260:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 507              		.loc 1 260 3 is_stmt 1 view .LVU132
 508              		.loc 1 260 10 is_stmt 0 view .LVU133
 509 001c 2268     		ldr	r2, [r4]
 510              		.loc 1 260 5 view .LVU134
 511 001e 424B     		ldr	r3, .L48
 512 0020 9A42     		cmp	r2, r3
 513 0022 02D0     		beq	.L44
 514              	.L38:
 261:Core/Src/stm32h7xx_hal_msp.c ****   {
 262:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 0 */
 263:Core/Src/stm32h7xx_hal_msp.c **** 
 264:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 0 */
 265:Core/Src/stm32h7xx_hal_msp.c **** 
 266:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 267:Core/Src/stm32h7xx_hal_msp.c ****   */
 268:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 269:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 270:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 271:Core/Src/stm32h7xx_hal_msp.c ****     {
 272:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 273:Core/Src/stm32h7xx_hal_msp.c ****     }
 274:Core/Src/stm32h7xx_hal_msp.c **** 
 275:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 16


 276:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 277:Core/Src/stm32h7xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 278:Core/Src/stm32h7xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 279:Core/Src/stm32h7xx_hal_msp.c ****     */
 280:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 281:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 282:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 283:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 284:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 285:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 286:Core/Src/stm32h7xx_hal_msp.c **** 
 287:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 288:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 289:Core/Src/stm32h7xx_hal_msp.c **** 
 290:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1 DMA Init */
 291:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1_RX Init */
 292:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Instance = DMA1_Stream2;
 293:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 294:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 295:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 296:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 297:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 298:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 299:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 300:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 301:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 302:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 303:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 304:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 305:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 306:Core/Src/stm32h7xx_hal_msp.c ****     {
 307:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 308:Core/Src/stm32h7xx_hal_msp.c ****     }
 309:Core/Src/stm32h7xx_hal_msp.c **** 
 310:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 311:Core/Src/stm32h7xx_hal_msp.c **** 
 312:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1_TX Init */
 313:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Instance = DMA1_Stream3;
 314:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 315:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 316:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 317:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 318:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 319:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 320:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 321:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 322:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 323:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 324:Core/Src/stm32h7xx_hal_msp.c ****     {
 325:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 326:Core/Src/stm32h7xx_hal_msp.c ****     }
 327:Core/Src/stm32h7xx_hal_msp.c **** 
 328:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 329:Core/Src/stm32h7xx_hal_msp.c **** 
 330:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1 interrupt Init */
 331:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 332:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 17


 333:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 334:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 335:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 336:Core/Src/stm32h7xx_hal_msp.c **** 
 337:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END I2C1_MspInit 1 */
 338:Core/Src/stm32h7xx_hal_msp.c **** 
 339:Core/Src/stm32h7xx_hal_msp.c ****   }
 340:Core/Src/stm32h7xx_hal_msp.c **** 
 341:Core/Src/stm32h7xx_hal_msp.c **** }
 515              		.loc 1 341 1 view .LVU135
 516 0024 36B0     		add	sp, sp, #216
 517              	.LCFI12:
 518              		.cfi_remember_state
 519              		.cfi_def_cfa_offset 24
 520              		@ sp needed
 521 0026 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 522              	.LVL20:
 523              	.L44:
 524              	.LCFI13:
 525              		.cfi_restore_state
 268:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 526              		.loc 1 268 5 is_stmt 1 view .LVU136
 268:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C1235CLKSOURCE_D2PCLK1;
 527              		.loc 1 268 46 is_stmt 0 view .LVU137
 528 002a 0822     		movs	r2, #8
 529 002c 0023     		movs	r3, #0
 530 002e CDE90223 		strd	r2, [sp, #8]
 269:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 531              		.loc 1 269 5 is_stmt 1 view .LVU138
 270:Core/Src/stm32h7xx_hal_msp.c ****     {
 532              		.loc 1 270 5 view .LVU139
 270:Core/Src/stm32h7xx_hal_msp.c ****     {
 533              		.loc 1 270 9 is_stmt 0 view .LVU140
 534 0032 02A8     		add	r0, sp, #8
 535 0034 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 536              	.LVL21:
 270:Core/Src/stm32h7xx_hal_msp.c ****     {
 537              		.loc 1 270 8 discriminator 1 view .LVU141
 538 0038 0028     		cmp	r0, #0
 539 003a 6BD1     		bne	.L45
 540              	.L40:
 275:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 541              		.loc 1 275 5 is_stmt 1 view .LVU142
 542              	.LBB6:
 275:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 543              		.loc 1 275 5 view .LVU143
 275:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 544              		.loc 1 275 5 view .LVU144
 545 003c 3B4E     		ldr	r6, .L48+4
 546 003e D6F8E030 		ldr	r3, [r6, #224]
 547 0042 43F00203 		orr	r3, r3, #2
 548 0046 C6F8E030 		str	r3, [r6, #224]
 275:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 549              		.loc 1 275 5 view .LVU145
 550 004a D6F8E030 		ldr	r3, [r6, #224]
 551 004e 03F00203 		and	r3, r3, #2
 552 0052 0093     		str	r3, [sp]
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 18


 275:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 553              		.loc 1 275 5 view .LVU146
 554 0054 009B     		ldr	r3, [sp]
 555              	.LBE6:
 275:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 556              		.loc 1 275 5 view .LVU147
 280:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 557              		.loc 1 280 5 view .LVU148
 280:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 558              		.loc 1 280 25 is_stmt 0 view .LVU149
 559 0056 C023     		movs	r3, #192
 560 0058 3193     		str	r3, [sp, #196]
 281:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 561              		.loc 1 281 5 is_stmt 1 view .LVU150
 281:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 562              		.loc 1 281 26 is_stmt 0 view .LVU151
 563 005a 1223     		movs	r3, #18
 564 005c 3293     		str	r3, [sp, #200]
 282:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 565              		.loc 1 282 5 is_stmt 1 view .LVU152
 282:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 566              		.loc 1 282 26 is_stmt 0 view .LVU153
 567 005e 0025     		movs	r5, #0
 568 0060 3395     		str	r5, [sp, #204]
 283:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 569              		.loc 1 283 5 is_stmt 1 view .LVU154
 283:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 570              		.loc 1 283 27 is_stmt 0 view .LVU155
 571 0062 0127     		movs	r7, #1
 572 0064 3497     		str	r7, [sp, #208]
 284:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 573              		.loc 1 284 5 is_stmt 1 view .LVU156
 284:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 574              		.loc 1 284 31 is_stmt 0 view .LVU157
 575 0066 4FF00408 		mov	r8, #4
 576 006a CDF8D480 		str	r8, [sp, #212]
 285:Core/Src/stm32h7xx_hal_msp.c **** 
 577              		.loc 1 285 5 is_stmt 1 view .LVU158
 578 006e 31A9     		add	r1, sp, #196
 579 0070 2F48     		ldr	r0, .L48+8
 580 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 581              	.LVL22:
 288:Core/Src/stm32h7xx_hal_msp.c **** 
 582              		.loc 1 288 5 view .LVU159
 583              	.LBB7:
 288:Core/Src/stm32h7xx_hal_msp.c **** 
 584              		.loc 1 288 5 view .LVU160
 288:Core/Src/stm32h7xx_hal_msp.c **** 
 585              		.loc 1 288 5 view .LVU161
 586 0076 D6F8E830 		ldr	r3, [r6, #232]
 587 007a 43F40013 		orr	r3, r3, #2097152
 588 007e C6F8E830 		str	r3, [r6, #232]
 288:Core/Src/stm32h7xx_hal_msp.c **** 
 589              		.loc 1 288 5 view .LVU162
 590 0082 D6F8E830 		ldr	r3, [r6, #232]
 591 0086 03F40013 		and	r3, r3, #2097152
 592 008a 0193     		str	r3, [sp, #4]
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 19


 288:Core/Src/stm32h7xx_hal_msp.c **** 
 593              		.loc 1 288 5 view .LVU163
 594 008c 019B     		ldr	r3, [sp, #4]
 595              	.LBE7:
 288:Core/Src/stm32h7xx_hal_msp.c **** 
 596              		.loc 1 288 5 view .LVU164
 292:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 597              		.loc 1 292 5 view .LVU165
 292:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Request = DMA_REQUEST_I2C1_RX;
 598              		.loc 1 292 27 is_stmt 0 view .LVU166
 599 008e 2948     		ldr	r0, .L48+12
 600 0090 294B     		ldr	r3, .L48+16
 601 0092 0360     		str	r3, [r0]
 293:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 602              		.loc 1 293 5 is_stmt 1 view .LVU167
 293:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 603              		.loc 1 293 31 is_stmt 0 view .LVU168
 604 0094 2123     		movs	r3, #33
 605 0096 4360     		str	r3, [r0, #4]
 294:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 606              		.loc 1 294 5 is_stmt 1 view .LVU169
 294:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 607              		.loc 1 294 33 is_stmt 0 view .LVU170
 608 0098 8560     		str	r5, [r0, #8]
 295:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 609              		.loc 1 295 5 is_stmt 1 view .LVU171
 295:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 610              		.loc 1 295 33 is_stmt 0 view .LVU172
 611 009a C560     		str	r5, [r0, #12]
 296:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 612              		.loc 1 296 5 is_stmt 1 view .LVU173
 296:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 613              		.loc 1 296 30 is_stmt 0 view .LVU174
 614 009c 4FF48063 		mov	r3, #1024
 615 00a0 0361     		str	r3, [r0, #16]
 297:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 616              		.loc 1 297 5 is_stmt 1 view .LVU175
 297:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 617              		.loc 1 297 43 is_stmt 0 view .LVU176
 618 00a2 4561     		str	r5, [r0, #20]
 298:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 619              		.loc 1 298 5 is_stmt 1 view .LVU177
 298:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Mode = DMA_CIRCULAR;
 620              		.loc 1 298 40 is_stmt 0 view .LVU178
 621 00a4 8561     		str	r5, [r0, #24]
 299:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 622              		.loc 1 299 5 is_stmt 1 view .LVU179
 299:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 623              		.loc 1 299 28 is_stmt 0 view .LVU180
 624 00a6 4FF48073 		mov	r3, #256
 625 00aa C361     		str	r3, [r0, #28]
 300:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 626              		.loc 1 300 5 is_stmt 1 view .LVU181
 300:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 627              		.loc 1 300 32 is_stmt 0 view .LVU182
 628 00ac 0562     		str	r5, [r0, #32]
 301:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 20


 629              		.loc 1 301 5 is_stmt 1 view .LVU183
 301:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 630              		.loc 1 301 32 is_stmt 0 view .LVU184
 631 00ae C0F82480 		str	r8, [r0, #36]
 302:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 632              		.loc 1 302 5 is_stmt 1 view .LVU185
 302:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 633              		.loc 1 302 37 is_stmt 0 view .LVU186
 634 00b2 8762     		str	r7, [r0, #40]
 303:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 635              		.loc 1 303 5 is_stmt 1 view .LVU187
 303:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 636              		.loc 1 303 32 is_stmt 0 view .LVU188
 637 00b4 C562     		str	r5, [r0, #44]
 304:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 638              		.loc 1 304 5 is_stmt 1 view .LVU189
 304:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 639              		.loc 1 304 35 is_stmt 0 view .LVU190
 640 00b6 0563     		str	r5, [r0, #48]
 305:Core/Src/stm32h7xx_hal_msp.c ****     {
 641              		.loc 1 305 5 is_stmt 1 view .LVU191
 305:Core/Src/stm32h7xx_hal_msp.c ****     {
 642              		.loc 1 305 9 is_stmt 0 view .LVU192
 643 00b8 FFF7FEFF 		bl	HAL_DMA_Init
 644              	.LVL23:
 305:Core/Src/stm32h7xx_hal_msp.c ****     {
 645              		.loc 1 305 8 discriminator 1 view .LVU193
 646 00bc 68BB     		cbnz	r0, .L46
 647              	.L41:
 310:Core/Src/stm32h7xx_hal_msp.c **** 
 648              		.loc 1 310 5 is_stmt 1 view .LVU194
 310:Core/Src/stm32h7xx_hal_msp.c **** 
 649              		.loc 1 310 5 view .LVU195
 650 00be 1D4B     		ldr	r3, .L48+12
 651 00c0 E363     		str	r3, [r4, #60]
 310:Core/Src/stm32h7xx_hal_msp.c **** 
 652              		.loc 1 310 5 view .LVU196
 653 00c2 9C63     		str	r4, [r3, #56]
 310:Core/Src/stm32h7xx_hal_msp.c **** 
 654              		.loc 1 310 5 view .LVU197
 313:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 655              		.loc 1 313 5 view .LVU198
 313:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Request = DMA_REQUEST_I2C1_TX;
 656              		.loc 1 313 27 is_stmt 0 view .LVU199
 657 00c4 1D48     		ldr	r0, .L48+20
 658 00c6 1E4B     		ldr	r3, .L48+24
 659 00c8 0360     		str	r3, [r0]
 314:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 660              		.loc 1 314 5 is_stmt 1 view .LVU200
 314:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 661              		.loc 1 314 31 is_stmt 0 view .LVU201
 662 00ca 2223     		movs	r3, #34
 663 00cc 4360     		str	r3, [r0, #4]
 315:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 664              		.loc 1 315 5 is_stmt 1 view .LVU202
 315:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 665              		.loc 1 315 33 is_stmt 0 view .LVU203
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 21


 666 00ce 4023     		movs	r3, #64
 667 00d0 8360     		str	r3, [r0, #8]
 316:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 668              		.loc 1 316 5 is_stmt 1 view .LVU204
 316:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 669              		.loc 1 316 33 is_stmt 0 view .LVU205
 670 00d2 0023     		movs	r3, #0
 671 00d4 C360     		str	r3, [r0, #12]
 317:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 672              		.loc 1 317 5 is_stmt 1 view .LVU206
 317:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 673              		.loc 1 317 30 is_stmt 0 view .LVU207
 674 00d6 4FF48062 		mov	r2, #1024
 675 00da 0261     		str	r2, [r0, #16]
 318:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 676              		.loc 1 318 5 is_stmt 1 view .LVU208
 318:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 677              		.loc 1 318 43 is_stmt 0 view .LVU209
 678 00dc 4361     		str	r3, [r0, #20]
 319:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 679              		.loc 1 319 5 is_stmt 1 view .LVU210
 319:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 680              		.loc 1 319 40 is_stmt 0 view .LVU211
 681 00de 8361     		str	r3, [r0, #24]
 320:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 682              		.loc 1 320 5 is_stmt 1 view .LVU212
 320:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 683              		.loc 1 320 28 is_stmt 0 view .LVU213
 684 00e0 C361     		str	r3, [r0, #28]
 321:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 685              		.loc 1 321 5 is_stmt 1 view .LVU214
 321:Core/Src/stm32h7xx_hal_msp.c ****     hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 686              		.loc 1 321 32 is_stmt 0 view .LVU215
 687 00e2 0362     		str	r3, [r0, #32]
 322:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 688              		.loc 1 322 5 is_stmt 1 view .LVU216
 322:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 689              		.loc 1 322 32 is_stmt 0 view .LVU217
 690 00e4 4362     		str	r3, [r0, #36]
 323:Core/Src/stm32h7xx_hal_msp.c ****     {
 691              		.loc 1 323 5 is_stmt 1 view .LVU218
 323:Core/Src/stm32h7xx_hal_msp.c ****     {
 692              		.loc 1 323 9 is_stmt 0 view .LVU219
 693 00e6 FFF7FEFF 		bl	HAL_DMA_Init
 694              	.LVL24:
 323:Core/Src/stm32h7xx_hal_msp.c ****     {
 695              		.loc 1 323 8 discriminator 1 view .LVU220
 696 00ea C8B9     		cbnz	r0, .L47
 697              	.L42:
 328:Core/Src/stm32h7xx_hal_msp.c **** 
 698              		.loc 1 328 5 is_stmt 1 view .LVU221
 328:Core/Src/stm32h7xx_hal_msp.c **** 
 699              		.loc 1 328 5 view .LVU222
 700 00ec 134B     		ldr	r3, .L48+20
 701 00ee A363     		str	r3, [r4, #56]
 328:Core/Src/stm32h7xx_hal_msp.c **** 
 702              		.loc 1 328 5 view .LVU223
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 22


 703 00f0 9C63     		str	r4, [r3, #56]
 328:Core/Src/stm32h7xx_hal_msp.c **** 
 704              		.loc 1 328 5 view .LVU224
 331:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 705              		.loc 1 331 5 view .LVU225
 706 00f2 0022     		movs	r2, #0
 707 00f4 0521     		movs	r1, #5
 708 00f6 1F20     		movs	r0, #31
 709 00f8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 710              	.LVL25:
 332:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 711              		.loc 1 332 5 view .LVU226
 712 00fc 1F20     		movs	r0, #31
 713 00fe FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 714              	.LVL26:
 333:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 715              		.loc 1 333 5 view .LVU227
 716 0102 0022     		movs	r2, #0
 717 0104 0521     		movs	r1, #5
 718 0106 2020     		movs	r0, #32
 719 0108 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 720              	.LVL27:
 334:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspInit 1 */
 721              		.loc 1 334 5 view .LVU228
 722 010c 2020     		movs	r0, #32
 723 010e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 724              	.LVL28:
 725              		.loc 1 341 1 is_stmt 0 view .LVU229
 726 0112 87E7     		b	.L38
 727              	.L45:
 272:Core/Src/stm32h7xx_hal_msp.c ****     }
 728              		.loc 1 272 7 is_stmt 1 view .LVU230
 729 0114 FFF7FEFF 		bl	Error_Handler
 730              	.LVL29:
 731 0118 90E7     		b	.L40
 732              	.L46:
 307:Core/Src/stm32h7xx_hal_msp.c ****     }
 733              		.loc 1 307 7 view .LVU231
 734 011a FFF7FEFF 		bl	Error_Handler
 735              	.LVL30:
 736 011e CEE7     		b	.L41
 737              	.L47:
 325:Core/Src/stm32h7xx_hal_msp.c ****     }
 738              		.loc 1 325 7 view .LVU232
 739 0120 FFF7FEFF 		bl	Error_Handler
 740              	.LVL31:
 741 0124 E2E7     		b	.L42
 742              	.L49:
 743 0126 00BF     		.align	2
 744              	.L48:
 745 0128 00540040 		.word	1073763328
 746 012c 00440258 		.word	1476543488
 747 0130 00040258 		.word	1476527104
 748 0134 00000000 		.word	hdma_i2c1_rx
 749 0138 40000240 		.word	1073872960
 750 013c 00000000 		.word	hdma_i2c1_tx
 751 0140 58000240 		.word	1073872984
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 23


 752              		.cfi_endproc
 753              	.LFE355:
 755              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 756              		.align	1
 757              		.global	HAL_I2C_MspDeInit
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 762              	HAL_I2C_MspDeInit:
 763              	.LVL32:
 764              	.LFB356:
 342:Core/Src/stm32h7xx_hal_msp.c **** 
 343:Core/Src/stm32h7xx_hal_msp.c **** /**
 344:Core/Src/stm32h7xx_hal_msp.c ****   * @brief I2C MSP De-Initialization
 345:Core/Src/stm32h7xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 346:Core/Src/stm32h7xx_hal_msp.c ****   * @param hi2c: I2C handle pointer
 347:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 348:Core/Src/stm32h7xx_hal_msp.c ****   */
 349:Core/Src/stm32h7xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 350:Core/Src/stm32h7xx_hal_msp.c **** {
 765              		.loc 1 350 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769              		.loc 1 350 1 is_stmt 0 view .LVU234
 770 0000 38B5     		push	{r3, r4, r5, lr}
 771              	.LCFI14:
 772              		.cfi_def_cfa_offset 16
 773              		.cfi_offset 3, -16
 774              		.cfi_offset 4, -12
 775              		.cfi_offset 5, -8
 776              		.cfi_offset 14, -4
 351:Core/Src/stm32h7xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 777              		.loc 1 351 3 is_stmt 1 view .LVU235
 778              		.loc 1 351 10 is_stmt 0 view .LVU236
 779 0002 0268     		ldr	r2, [r0]
 780              		.loc 1 351 5 view .LVU237
 781 0004 104B     		ldr	r3, .L54
 782 0006 9A42     		cmp	r2, r3
 783 0008 00D0     		beq	.L53
 784              	.LVL33:
 785              	.L50:
 352:Core/Src/stm32h7xx_hal_msp.c ****   {
 353:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 0 */
 354:Core/Src/stm32h7xx_hal_msp.c **** 
 355:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 0 */
 356:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 357:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 358:Core/Src/stm32h7xx_hal_msp.c **** 
 359:Core/Src/stm32h7xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 360:Core/Src/stm32h7xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 361:Core/Src/stm32h7xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 362:Core/Src/stm32h7xx_hal_msp.c ****     */
 363:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 364:Core/Src/stm32h7xx_hal_msp.c **** 
 365:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 366:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 24


 367:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1 DMA DeInit */
 368:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmarx);
 369:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 370:Core/Src/stm32h7xx_hal_msp.c **** 
 371:Core/Src/stm32h7xx_hal_msp.c ****     /* I2C1 interrupt DeInit */
 372:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 373:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 374:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
 375:Core/Src/stm32h7xx_hal_msp.c **** 
 376:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END I2C1_MspDeInit 1 */
 377:Core/Src/stm32h7xx_hal_msp.c ****   }
 378:Core/Src/stm32h7xx_hal_msp.c **** 
 379:Core/Src/stm32h7xx_hal_msp.c **** }
 786              		.loc 1 379 1 view .LVU238
 787 000a 38BD     		pop	{r3, r4, r5, pc}
 788              	.LVL34:
 789              	.L53:
 790              		.loc 1 379 1 view .LVU239
 791 000c 0446     		mov	r4, r0
 357:Core/Src/stm32h7xx_hal_msp.c **** 
 792              		.loc 1 357 5 is_stmt 1 view .LVU240
 793 000e 0F4A     		ldr	r2, .L54+4
 794 0010 D2F8E830 		ldr	r3, [r2, #232]
 795 0014 23F40013 		bic	r3, r3, #2097152
 796 0018 C2F8E830 		str	r3, [r2, #232]
 363:Core/Src/stm32h7xx_hal_msp.c **** 
 797              		.loc 1 363 5 view .LVU241
 798 001c 0C4D     		ldr	r5, .L54+8
 799 001e 4021     		movs	r1, #64
 800 0020 2846     		mov	r0, r5
 801              	.LVL35:
 363:Core/Src/stm32h7xx_hal_msp.c **** 
 802              		.loc 1 363 5 is_stmt 0 view .LVU242
 803 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 804              	.LVL36:
 365:Core/Src/stm32h7xx_hal_msp.c **** 
 805              		.loc 1 365 5 is_stmt 1 view .LVU243
 806 0026 8021     		movs	r1, #128
 807 0028 2846     		mov	r0, r5
 808 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 809              	.LVL37:
 368:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hi2c->hdmatx);
 810              		.loc 1 368 5 view .LVU244
 811 002e E06B     		ldr	r0, [r4, #60]
 812 0030 FFF7FEFF 		bl	HAL_DMA_DeInit
 813              	.LVL38:
 369:Core/Src/stm32h7xx_hal_msp.c **** 
 814              		.loc 1 369 5 view .LVU245
 815 0034 A06B     		ldr	r0, [r4, #56]
 816 0036 FFF7FEFF 		bl	HAL_DMA_DeInit
 817              	.LVL39:
 372:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 818              		.loc 1 372 5 view .LVU246
 819 003a 1F20     		movs	r0, #31
 820 003c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 821              	.LVL40:
 373:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN I2C1_MspDeInit 1 */
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 25


 822              		.loc 1 373 5 view .LVU247
 823 0040 2020     		movs	r0, #32
 824 0042 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 825              	.LVL41:
 826              		.loc 1 379 1 is_stmt 0 view .LVU248
 827 0046 E0E7     		b	.L50
 828              	.L55:
 829              		.align	2
 830              	.L54:
 831 0048 00540040 		.word	1073763328
 832 004c 00440258 		.word	1476543488
 833 0050 00040258 		.word	1476527104
 834              		.cfi_endproc
 835              	.LFE356:
 837              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 838              		.align	1
 839              		.global	HAL_SPI_MspInit
 840              		.syntax unified
 841              		.thumb
 842              		.thumb_func
 844              	HAL_SPI_MspInit:
 845              	.LVL42:
 846              	.LFB357:
 380:Core/Src/stm32h7xx_hal_msp.c **** 
 381:Core/Src/stm32h7xx_hal_msp.c **** /**
 382:Core/Src/stm32h7xx_hal_msp.c ****   * @brief SPI MSP Initialization
 383:Core/Src/stm32h7xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 384:Core/Src/stm32h7xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 385:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 386:Core/Src/stm32h7xx_hal_msp.c ****   */
 387:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 388:Core/Src/stm32h7xx_hal_msp.c **** {
 847              		.loc 1 388 1 is_stmt 1 view -0
 848              		.cfi_startproc
 849              		@ args = 0, pretend = 0, frame = 216
 850              		@ frame_needed = 0, uses_anonymous_args = 0
 851              		.loc 1 388 1 is_stmt 0 view .LVU250
 852 0000 30B5     		push	{r4, r5, lr}
 853              	.LCFI15:
 854              		.cfi_def_cfa_offset 12
 855              		.cfi_offset 4, -12
 856              		.cfi_offset 5, -8
 857              		.cfi_offset 14, -4
 858 0002 B7B0     		sub	sp, sp, #220
 859              	.LCFI16:
 860              		.cfi_def_cfa_offset 232
 861 0004 0446     		mov	r4, r0
 389:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 862              		.loc 1 389 3 is_stmt 1 view .LVU251
 863              		.loc 1 389 20 is_stmt 0 view .LVU252
 864 0006 0021     		movs	r1, #0
 865 0008 3191     		str	r1, [sp, #196]
 866 000a 3291     		str	r1, [sp, #200]
 867 000c 3391     		str	r1, [sp, #204]
 868 000e 3491     		str	r1, [sp, #208]
 869 0010 3591     		str	r1, [sp, #212]
 390:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 26


 870              		.loc 1 390 3 is_stmt 1 view .LVU253
 871              		.loc 1 390 28 is_stmt 0 view .LVU254
 872 0012 B822     		movs	r2, #184
 873 0014 02A8     		add	r0, sp, #8
 874              	.LVL43:
 875              		.loc 1 390 28 view .LVU255
 876 0016 FFF7FEFF 		bl	memset
 877              	.LVL44:
 391:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 878              		.loc 1 391 3 is_stmt 1 view .LVU256
 879              		.loc 1 391 10 is_stmt 0 view .LVU257
 880 001a 2268     		ldr	r2, [r4]
 881              		.loc 1 391 5 view .LVU258
 882 001c 414B     		ldr	r3, .L66
 883 001e 9A42     		cmp	r2, r3
 884 0020 01D0     		beq	.L62
 885              	.L56:
 392:Core/Src/stm32h7xx_hal_msp.c ****   {
 393:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 0 */
 394:Core/Src/stm32h7xx_hal_msp.c **** 
 395:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 0 */
 396:Core/Src/stm32h7xx_hal_msp.c **** 
 397:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 398:Core/Src/stm32h7xx_hal_msp.c ****   */
 399:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 400:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 401:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 402:Core/Src/stm32h7xx_hal_msp.c ****     {
 403:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 404:Core/Src/stm32h7xx_hal_msp.c ****     }
 405:Core/Src/stm32h7xx_hal_msp.c **** 
 406:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 407:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 408:Core/Src/stm32h7xx_hal_msp.c **** 
 409:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 410:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 411:Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 412:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 413:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 414:Core/Src/stm32h7xx_hal_msp.c ****     */
 415:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 416:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 417:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 418:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 419:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 420:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 421:Core/Src/stm32h7xx_hal_msp.c **** 
 422:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 DMA Init */
 423:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1_RX Init */
 424:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Instance = DMA1_Stream0;
 425:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 426:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 427:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 428:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 429:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 430:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 431:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 27


 432:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 433:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 434:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 435:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 436:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 437:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 438:Core/Src/stm32h7xx_hal_msp.c ****     {
 439:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 440:Core/Src/stm32h7xx_hal_msp.c ****     }
 441:Core/Src/stm32h7xx_hal_msp.c **** 
 442:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 443:Core/Src/stm32h7xx_hal_msp.c **** 
 444:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1_TX Init */
 445:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA1_Stream1;
 446:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 447:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 448:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 449:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 450:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 451:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 452:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 453:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 454:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 455:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 456:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 457:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 458:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 459:Core/Src/stm32h7xx_hal_msp.c ****     {
 460:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 461:Core/Src/stm32h7xx_hal_msp.c ****     }
 462:Core/Src/stm32h7xx_hal_msp.c **** 
 463:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 464:Core/Src/stm32h7xx_hal_msp.c **** 
 465:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 interrupt Init */
 466:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 467:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 468:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 1 */
 469:Core/Src/stm32h7xx_hal_msp.c **** 
 470:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END SPI1_MspInit 1 */
 471:Core/Src/stm32h7xx_hal_msp.c **** 
 472:Core/Src/stm32h7xx_hal_msp.c ****   }
 473:Core/Src/stm32h7xx_hal_msp.c **** 
 474:Core/Src/stm32h7xx_hal_msp.c **** }
 886              		.loc 1 474 1 view .LVU259
 887 0022 37B0     		add	sp, sp, #220
 888              	.LCFI17:
 889              		.cfi_remember_state
 890              		.cfi_def_cfa_offset 12
 891              		@ sp needed
 892 0024 30BD     		pop	{r4, r5, pc}
 893              	.LVL45:
 894              	.L62:
 895              	.LCFI18:
 896              		.cfi_restore_state
 399:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 897              		.loc 1 399 5 is_stmt 1 view .LVU260
 399:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 28


 898              		.loc 1 399 46 is_stmt 0 view .LVU261
 899 0026 4FF48052 		mov	r2, #4096
 900 002a 0023     		movs	r3, #0
 901 002c CDE90223 		strd	r2, [sp, #8]
 400:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 902              		.loc 1 400 5 is_stmt 1 view .LVU262
 401:Core/Src/stm32h7xx_hal_msp.c ****     {
 903              		.loc 1 401 5 view .LVU263
 401:Core/Src/stm32h7xx_hal_msp.c ****     {
 904              		.loc 1 401 9 is_stmt 0 view .LVU264
 905 0030 02A8     		add	r0, sp, #8
 906 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 907              	.LVL46:
 401:Core/Src/stm32h7xx_hal_msp.c ****     {
 908              		.loc 1 401 8 discriminator 1 view .LVU265
 909 0036 0028     		cmp	r0, #0
 910 0038 6BD1     		bne	.L63
 911              	.L58:
 407:Core/Src/stm32h7xx_hal_msp.c **** 
 912              		.loc 1 407 5 is_stmt 1 view .LVU266
 913              	.LBB8:
 407:Core/Src/stm32h7xx_hal_msp.c **** 
 914              		.loc 1 407 5 view .LVU267
 407:Core/Src/stm32h7xx_hal_msp.c **** 
 915              		.loc 1 407 5 view .LVU268
 916 003a 3B4B     		ldr	r3, .L66+4
 917 003c D3F8F020 		ldr	r2, [r3, #240]
 918 0040 42F48052 		orr	r2, r2, #4096
 919 0044 C3F8F020 		str	r2, [r3, #240]
 407:Core/Src/stm32h7xx_hal_msp.c **** 
 920              		.loc 1 407 5 view .LVU269
 921 0048 D3F8F020 		ldr	r2, [r3, #240]
 922 004c 02F48052 		and	r2, r2, #4096
 923 0050 0092     		str	r2, [sp]
 407:Core/Src/stm32h7xx_hal_msp.c **** 
 924              		.loc 1 407 5 view .LVU270
 925 0052 009A     		ldr	r2, [sp]
 926              	.LBE8:
 407:Core/Src/stm32h7xx_hal_msp.c **** 
 927              		.loc 1 407 5 view .LVU271
 409:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 928              		.loc 1 409 5 view .LVU272
 929              	.LBB9:
 409:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 930              		.loc 1 409 5 view .LVU273
 409:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 931              		.loc 1 409 5 view .LVU274
 932 0054 D3F8E020 		ldr	r2, [r3, #224]
 933 0058 42F00102 		orr	r2, r2, #1
 934 005c C3F8E020 		str	r2, [r3, #224]
 409:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 935              		.loc 1 409 5 view .LVU275
 936 0060 D3F8E030 		ldr	r3, [r3, #224]
 937 0064 03F00103 		and	r3, r3, #1
 938 0068 0193     		str	r3, [sp, #4]
 409:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 939              		.loc 1 409 5 view .LVU276
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 29


 940 006a 019B     		ldr	r3, [sp, #4]
 941              	.LBE9:
 409:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 942              		.loc 1 409 5 view .LVU277
 415:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 943              		.loc 1 415 5 view .LVU278
 415:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 944              		.loc 1 415 25 is_stmt 0 view .LVU279
 945 006c E023     		movs	r3, #224
 946 006e 3193     		str	r3, [sp, #196]
 416:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 947              		.loc 1 416 5 is_stmt 1 view .LVU280
 416:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 948              		.loc 1 416 26 is_stmt 0 view .LVU281
 949 0070 0223     		movs	r3, #2
 950 0072 3293     		str	r3, [sp, #200]
 417:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 951              		.loc 1 417 5 is_stmt 1 view .LVU282
 417:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 952              		.loc 1 417 26 is_stmt 0 view .LVU283
 953 0074 0025     		movs	r5, #0
 954 0076 3395     		str	r5, [sp, #204]
 418:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 955              		.loc 1 418 5 is_stmt 1 view .LVU284
 418:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 956              		.loc 1 418 27 is_stmt 0 view .LVU285
 957 0078 3493     		str	r3, [sp, #208]
 419:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 958              		.loc 1 419 5 is_stmt 1 view .LVU286
 419:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 959              		.loc 1 419 31 is_stmt 0 view .LVU287
 960 007a 0523     		movs	r3, #5
 961 007c 3593     		str	r3, [sp, #212]
 420:Core/Src/stm32h7xx_hal_msp.c **** 
 962              		.loc 1 420 5 is_stmt 1 view .LVU288
 963 007e 31A9     		add	r1, sp, #196
 964 0080 2A48     		ldr	r0, .L66+8
 965 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 966              	.LVL47:
 424:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 967              		.loc 1 424 5 view .LVU289
 424:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 968              		.loc 1 424 27 is_stmt 0 view .LVU290
 969 0086 2A48     		ldr	r0, .L66+12
 970 0088 2A4B     		ldr	r3, .L66+16
 971 008a 0360     		str	r3, [r0]
 425:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 972              		.loc 1 425 5 is_stmt 1 view .LVU291
 425:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 973              		.loc 1 425 31 is_stmt 0 view .LVU292
 974 008c 2523     		movs	r3, #37
 975 008e 4360     		str	r3, [r0, #4]
 426:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 976              		.loc 1 426 5 is_stmt 1 view .LVU293
 426:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 977              		.loc 1 426 33 is_stmt 0 view .LVU294
 978 0090 8560     		str	r5, [r0, #8]
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 30


 427:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 979              		.loc 1 427 5 is_stmt 1 view .LVU295
 427:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 980              		.loc 1 427 33 is_stmt 0 view .LVU296
 981 0092 C560     		str	r5, [r0, #12]
 428:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 982              		.loc 1 428 5 is_stmt 1 view .LVU297
 428:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 983              		.loc 1 428 30 is_stmt 0 view .LVU298
 984 0094 4FF48063 		mov	r3, #1024
 985 0098 0361     		str	r3, [r0, #16]
 429:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 986              		.loc 1 429 5 is_stmt 1 view .LVU299
 429:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 987              		.loc 1 429 43 is_stmt 0 view .LVU300
 988 009a 4561     		str	r5, [r0, #20]
 430:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 989              		.loc 1 430 5 is_stmt 1 view .LVU301
 430:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 990              		.loc 1 430 40 is_stmt 0 view .LVU302
 991 009c 8561     		str	r5, [r0, #24]
 431:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 992              		.loc 1 431 5 is_stmt 1 view .LVU303
 431:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 993              		.loc 1 431 28 is_stmt 0 view .LVU304
 994 009e 4FF48073 		mov	r3, #256
 995 00a2 C361     		str	r3, [r0, #28]
 432:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 996              		.loc 1 432 5 is_stmt 1 view .LVU305
 432:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 997              		.loc 1 432 32 is_stmt 0 view .LVU306
 998 00a4 4FF48033 		mov	r3, #65536
 999 00a8 0362     		str	r3, [r0, #32]
 433:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1000              		.loc 1 433 5 is_stmt 1 view .LVU307
 433:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1001              		.loc 1 433 32 is_stmt 0 view .LVU308
 1002 00aa 0423     		movs	r3, #4
 1003 00ac 4362     		str	r3, [r0, #36]
 434:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 1004              		.loc 1 434 5 is_stmt 1 view .LVU309
 434:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 1005              		.loc 1 434 37 is_stmt 0 view .LVU310
 1006 00ae 0123     		movs	r3, #1
 1007 00b0 8362     		str	r3, [r0, #40]
 435:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1008              		.loc 1 435 5 is_stmt 1 view .LVU311
 435:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1009              		.loc 1 435 32 is_stmt 0 view .LVU312
 1010 00b2 C562     		str	r5, [r0, #44]
 436:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 1011              		.loc 1 436 5 is_stmt 1 view .LVU313
 436:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 1012              		.loc 1 436 35 is_stmt 0 view .LVU314
 1013 00b4 0563     		str	r5, [r0, #48]
 437:Core/Src/stm32h7xx_hal_msp.c ****     {
 1014              		.loc 1 437 5 is_stmt 1 view .LVU315
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 31


 437:Core/Src/stm32h7xx_hal_msp.c ****     {
 1015              		.loc 1 437 9 is_stmt 0 view .LVU316
 1016 00b6 FFF7FEFF 		bl	HAL_DMA_Init
 1017              	.LVL48:
 437:Core/Src/stm32h7xx_hal_msp.c ****     {
 1018              		.loc 1 437 8 discriminator 1 view .LVU317
 1019 00ba 0028     		cmp	r0, #0
 1020 00bc 2CD1     		bne	.L64
 1021              	.L59:
 442:Core/Src/stm32h7xx_hal_msp.c **** 
 1022              		.loc 1 442 5 is_stmt 1 view .LVU318
 442:Core/Src/stm32h7xx_hal_msp.c **** 
 1023              		.loc 1 442 5 view .LVU319
 1024 00be 1C4B     		ldr	r3, .L66+12
 1025 00c0 E367     		str	r3, [r4, #124]
 442:Core/Src/stm32h7xx_hal_msp.c **** 
 1026              		.loc 1 442 5 view .LVU320
 1027 00c2 9C63     		str	r4, [r3, #56]
 442:Core/Src/stm32h7xx_hal_msp.c **** 
 1028              		.loc 1 442 5 view .LVU321
 445:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 1029              		.loc 1 445 5 view .LVU322
 445:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 1030              		.loc 1 445 27 is_stmt 0 view .LVU323
 1031 00c4 1C48     		ldr	r0, .L66+20
 1032 00c6 1D4B     		ldr	r3, .L66+24
 1033 00c8 0360     		str	r3, [r0]
 446:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1034              		.loc 1 446 5 is_stmt 1 view .LVU324
 446:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1035              		.loc 1 446 31 is_stmt 0 view .LVU325
 1036 00ca 2623     		movs	r3, #38
 1037 00cc 4360     		str	r3, [r0, #4]
 447:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1038              		.loc 1 447 5 is_stmt 1 view .LVU326
 447:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1039              		.loc 1 447 33 is_stmt 0 view .LVU327
 1040 00ce 4023     		movs	r3, #64
 1041 00d0 8360     		str	r3, [r0, #8]
 448:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1042              		.loc 1 448 5 is_stmt 1 view .LVU328
 448:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 1043              		.loc 1 448 33 is_stmt 0 view .LVU329
 1044 00d2 0023     		movs	r3, #0
 1045 00d4 C360     		str	r3, [r0, #12]
 449:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1046              		.loc 1 449 5 is_stmt 1 view .LVU330
 449:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1047              		.loc 1 449 30 is_stmt 0 view .LVU331
 1048 00d6 4FF48062 		mov	r2, #1024
 1049 00da 0261     		str	r2, [r0, #16]
 450:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1050              		.loc 1 450 5 is_stmt 1 view .LVU332
 450:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1051              		.loc 1 450 43 is_stmt 0 view .LVU333
 1052 00dc 4361     		str	r3, [r0, #20]
 451:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 32


 1053              		.loc 1 451 5 is_stmt 1 view .LVU334
 451:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 1054              		.loc 1 451 40 is_stmt 0 view .LVU335
 1055 00de 8361     		str	r3, [r0, #24]
 452:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 1056              		.loc 1 452 5 is_stmt 1 view .LVU336
 452:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 1057              		.loc 1 452 28 is_stmt 0 view .LVU337
 1058 00e0 4FF48072 		mov	r2, #256
 1059 00e4 C261     		str	r2, [r0, #28]
 453:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1060              		.loc 1 453 5 is_stmt 1 view .LVU338
 453:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1061              		.loc 1 453 32 is_stmt 0 view .LVU339
 1062 00e6 0362     		str	r3, [r0, #32]
 454:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1063              		.loc 1 454 5 is_stmt 1 view .LVU340
 454:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1064              		.loc 1 454 32 is_stmt 0 view .LVU341
 1065 00e8 0422     		movs	r2, #4
 1066 00ea 4262     		str	r2, [r0, #36]
 455:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 1067              		.loc 1 455 5 is_stmt 1 view .LVU342
 455:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 1068              		.loc 1 455 37 is_stmt 0 view .LVU343
 1069 00ec 0122     		movs	r2, #1
 1070 00ee 8262     		str	r2, [r0, #40]
 456:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1071              		.loc 1 456 5 is_stmt 1 view .LVU344
 456:Core/Src/stm32h7xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1072              		.loc 1 456 32 is_stmt 0 view .LVU345
 1073 00f0 C362     		str	r3, [r0, #44]
 457:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 1074              		.loc 1 457 5 is_stmt 1 view .LVU346
 457:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 1075              		.loc 1 457 35 is_stmt 0 view .LVU347
 1076 00f2 0363     		str	r3, [r0, #48]
 458:Core/Src/stm32h7xx_hal_msp.c ****     {
 1077              		.loc 1 458 5 is_stmt 1 view .LVU348
 458:Core/Src/stm32h7xx_hal_msp.c ****     {
 1078              		.loc 1 458 9 is_stmt 0 view .LVU349
 1079 00f4 FFF7FEFF 		bl	HAL_DMA_Init
 1080              	.LVL49:
 458:Core/Src/stm32h7xx_hal_msp.c ****     {
 1081              		.loc 1 458 8 discriminator 1 view .LVU350
 1082 00f8 88B9     		cbnz	r0, .L65
 1083              	.L60:
 463:Core/Src/stm32h7xx_hal_msp.c **** 
 1084              		.loc 1 463 5 is_stmt 1 view .LVU351
 463:Core/Src/stm32h7xx_hal_msp.c **** 
 1085              		.loc 1 463 5 view .LVU352
 1086 00fa 0F4B     		ldr	r3, .L66+20
 1087 00fc A367     		str	r3, [r4, #120]
 463:Core/Src/stm32h7xx_hal_msp.c **** 
 1088              		.loc 1 463 5 view .LVU353
 1089 00fe 9C63     		str	r4, [r3, #56]
 463:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 33


 1090              		.loc 1 463 5 view .LVU354
 466:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SPI1_IRQn);
 1091              		.loc 1 466 5 view .LVU355
 1092 0100 0022     		movs	r2, #0
 1093 0102 0521     		movs	r1, #5
 1094 0104 2320     		movs	r0, #35
 1095 0106 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1096              	.LVL50:
 467:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspInit 1 */
 1097              		.loc 1 467 5 view .LVU356
 1098 010a 2320     		movs	r0, #35
 1099 010c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1100              	.LVL51:
 1101              		.loc 1 474 1 is_stmt 0 view .LVU357
 1102 0110 87E7     		b	.L56
 1103              	.L63:
 403:Core/Src/stm32h7xx_hal_msp.c ****     }
 1104              		.loc 1 403 7 is_stmt 1 view .LVU358
 1105 0112 FFF7FEFF 		bl	Error_Handler
 1106              	.LVL52:
 1107 0116 90E7     		b	.L58
 1108              	.L64:
 439:Core/Src/stm32h7xx_hal_msp.c ****     }
 1109              		.loc 1 439 7 view .LVU359
 1110 0118 FFF7FEFF 		bl	Error_Handler
 1111              	.LVL53:
 1112 011c CFE7     		b	.L59
 1113              	.L65:
 460:Core/Src/stm32h7xx_hal_msp.c ****     }
 1114              		.loc 1 460 7 view .LVU360
 1115 011e FFF7FEFF 		bl	Error_Handler
 1116              	.LVL54:
 1117 0122 EAE7     		b	.L60
 1118              	.L67:
 1119              		.align	2
 1120              	.L66:
 1121 0124 00300140 		.word	1073819648
 1122 0128 00440258 		.word	1476543488
 1123 012c 00000258 		.word	1476526080
 1124 0130 00000000 		.word	hdma_spi1_rx
 1125 0134 10000240 		.word	1073872912
 1126 0138 00000000 		.word	hdma_spi1_tx
 1127 013c 28000240 		.word	1073872936
 1128              		.cfi_endproc
 1129              	.LFE357:
 1131              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1132              		.align	1
 1133              		.global	HAL_SPI_MspDeInit
 1134              		.syntax unified
 1135              		.thumb
 1136              		.thumb_func
 1138              	HAL_SPI_MspDeInit:
 1139              	.LVL55:
 1140              	.LFB358:
 475:Core/Src/stm32h7xx_hal_msp.c **** 
 476:Core/Src/stm32h7xx_hal_msp.c **** /**
 477:Core/Src/stm32h7xx_hal_msp.c ****   * @brief SPI MSP De-Initialization
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 34


 478:Core/Src/stm32h7xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 479:Core/Src/stm32h7xx_hal_msp.c ****   * @param hspi: SPI handle pointer
 480:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 481:Core/Src/stm32h7xx_hal_msp.c ****   */
 482:Core/Src/stm32h7xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 483:Core/Src/stm32h7xx_hal_msp.c **** {
 1141              		.loc 1 483 1 view -0
 1142              		.cfi_startproc
 1143              		@ args = 0, pretend = 0, frame = 0
 1144              		@ frame_needed = 0, uses_anonymous_args = 0
 484:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1145              		.loc 1 484 3 view .LVU362
 1146              		.loc 1 484 10 is_stmt 0 view .LVU363
 1147 0000 0268     		ldr	r2, [r0]
 1148              		.loc 1 484 5 view .LVU364
 1149 0002 0D4B     		ldr	r3, .L75
 1150 0004 9A42     		cmp	r2, r3
 1151 0006 00D0     		beq	.L74
 1152 0008 7047     		bx	lr
 1153              	.L74:
 483:Core/Src/stm32h7xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1154              		.loc 1 483 1 view .LVU365
 1155 000a 10B5     		push	{r4, lr}
 1156              	.LCFI19:
 1157              		.cfi_def_cfa_offset 8
 1158              		.cfi_offset 4, -8
 1159              		.cfi_offset 14, -4
 1160 000c 0446     		mov	r4, r0
 485:Core/Src/stm32h7xx_hal_msp.c ****   {
 486:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 0 */
 487:Core/Src/stm32h7xx_hal_msp.c **** 
 488:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 0 */
 489:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 490:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 1161              		.loc 1 490 5 is_stmt 1 view .LVU366
 1162 000e 0B4A     		ldr	r2, .L75+4
 1163 0010 D2F8F030 		ldr	r3, [r2, #240]
 1164 0014 23F48053 		bic	r3, r3, #4096
 1165 0018 C2F8F030 		str	r3, [r2, #240]
 491:Core/Src/stm32h7xx_hal_msp.c **** 
 492:Core/Src/stm32h7xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 493:Core/Src/stm32h7xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 494:Core/Src/stm32h7xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 495:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 496:Core/Src/stm32h7xx_hal_msp.c ****     */
 497:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 1166              		.loc 1 497 5 view .LVU367
 1167 001c E021     		movs	r1, #224
 1168 001e 0848     		ldr	r0, .L75+8
 1169              	.LVL56:
 1170              		.loc 1 497 5 is_stmt 0 view .LVU368
 1171 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1172              	.LVL57:
 498:Core/Src/stm32h7xx_hal_msp.c **** 
 499:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 500:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmarx);
 1173              		.loc 1 500 5 is_stmt 1 view .LVU369
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 35


 1174 0024 E06F     		ldr	r0, [r4, #124]
 1175 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 1176              	.LVL58:
 501:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 1177              		.loc 1 501 5 view .LVU370
 1178 002a A06F     		ldr	r0, [r4, #120]
 1179 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1180              	.LVL59:
 502:Core/Src/stm32h7xx_hal_msp.c **** 
 503:Core/Src/stm32h7xx_hal_msp.c ****     /* SPI1 interrupt DeInit */
 504:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SPI1_IRQn);
 1181              		.loc 1 504 5 view .LVU371
 1182 0030 2320     		movs	r0, #35
 1183 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1184              	.LVL60:
 505:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN SPI1_MspDeInit 1 */
 506:Core/Src/stm32h7xx_hal_msp.c **** 
 507:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END SPI1_MspDeInit 1 */
 508:Core/Src/stm32h7xx_hal_msp.c ****   }
 509:Core/Src/stm32h7xx_hal_msp.c **** 
 510:Core/Src/stm32h7xx_hal_msp.c **** }
 1185              		.loc 1 510 1 is_stmt 0 view .LVU372
 1186 0036 10BD     		pop	{r4, pc}
 1187              	.LVL61:
 1188              	.L76:
 1189              		.loc 1 510 1 view .LVU373
 1190              		.align	2
 1191              	.L75:
 1192 0038 00300140 		.word	1073819648
 1193 003c 00440258 		.word	1476543488
 1194 0040 00000258 		.word	1476526080
 1195              		.cfi_endproc
 1196              	.LFE358:
 1198              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1199              		.align	1
 1200              		.global	HAL_TIM_Base_MspInit
 1201              		.syntax unified
 1202              		.thumb
 1203              		.thumb_func
 1205              	HAL_TIM_Base_MspInit:
 1206              	.LVL62:
 1207              	.LFB359:
 511:Core/Src/stm32h7xx_hal_msp.c **** 
 512:Core/Src/stm32h7xx_hal_msp.c **** /**
 513:Core/Src/stm32h7xx_hal_msp.c ****   * @brief TIM_Base MSP Initialization
 514:Core/Src/stm32h7xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 515:Core/Src/stm32h7xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 516:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 517:Core/Src/stm32h7xx_hal_msp.c ****   */
 518:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 519:Core/Src/stm32h7xx_hal_msp.c **** {
 1208              		.loc 1 519 1 is_stmt 1 view -0
 1209              		.cfi_startproc
 1210              		@ args = 0, pretend = 0, frame = 8
 1211              		@ frame_needed = 0, uses_anonymous_args = 0
 1212              		@ link register save eliminated.
 520:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 36


 1213              		.loc 1 520 3 view .LVU375
 1214              		.loc 1 520 15 is_stmt 0 view .LVU376
 1215 0000 0268     		ldr	r2, [r0]
 1216              		.loc 1 520 5 view .LVU377
 1217 0002 0A4B     		ldr	r3, .L84
 1218 0004 9A42     		cmp	r2, r3
 1219 0006 00D0     		beq	.L83
 1220 0008 7047     		bx	lr
 1221              	.L83:
 519:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1222              		.loc 1 519 1 view .LVU378
 1223 000a 82B0     		sub	sp, sp, #8
 1224              	.LCFI20:
 1225              		.cfi_def_cfa_offset 8
 521:Core/Src/stm32h7xx_hal_msp.c ****   {
 522:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 0 */
 523:Core/Src/stm32h7xx_hal_msp.c **** 
 524:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 0 */
 525:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 526:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 1226              		.loc 1 526 5 is_stmt 1 view .LVU379
 1227              	.LBB10:
 1228              		.loc 1 526 5 view .LVU380
 1229              		.loc 1 526 5 view .LVU381
 1230 000c 084B     		ldr	r3, .L84+4
 1231 000e D3F8F020 		ldr	r2, [r3, #240]
 1232 0012 42F00102 		orr	r2, r2, #1
 1233 0016 C3F8F020 		str	r2, [r3, #240]
 1234              		.loc 1 526 5 view .LVU382
 1235 001a D3F8F030 		ldr	r3, [r3, #240]
 1236 001e 03F00103 		and	r3, r3, #1
 1237 0022 0193     		str	r3, [sp, #4]
 1238              		.loc 1 526 5 view .LVU383
 1239 0024 019B     		ldr	r3, [sp, #4]
 1240              	.LBE10:
 1241              		.loc 1 526 5 discriminator 1 view .LVU384
 527:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspInit 1 */
 528:Core/Src/stm32h7xx_hal_msp.c **** 
 529:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END TIM1_MspInit 1 */
 530:Core/Src/stm32h7xx_hal_msp.c **** 
 531:Core/Src/stm32h7xx_hal_msp.c ****   }
 532:Core/Src/stm32h7xx_hal_msp.c **** 
 533:Core/Src/stm32h7xx_hal_msp.c **** }
 1242              		.loc 1 533 1 is_stmt 0 view .LVU385
 1243 0026 02B0     		add	sp, sp, #8
 1244              	.LCFI21:
 1245              		.cfi_def_cfa_offset 0
 1246              		@ sp needed
 1247 0028 7047     		bx	lr
 1248              	.L85:
 1249 002a 00BF     		.align	2
 1250              	.L84:
 1251 002c 00000140 		.word	1073807360
 1252 0030 00440258 		.word	1476543488
 1253              		.cfi_endproc
 1254              	.LFE359:
 1256              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 37


 1257              		.align	1
 1258              		.global	HAL_TIM_MspPostInit
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1263              	HAL_TIM_MspPostInit:
 1264              	.LVL63:
 1265              	.LFB360:
 534:Core/Src/stm32h7xx_hal_msp.c **** 
 535:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 536:Core/Src/stm32h7xx_hal_msp.c **** {
 1266              		.loc 1 536 1 is_stmt 1 view -0
 1267              		.cfi_startproc
 1268              		@ args = 0, pretend = 0, frame = 24
 1269              		@ frame_needed = 0, uses_anonymous_args = 0
 1270              		.loc 1 536 1 is_stmt 0 view .LVU387
 1271 0000 00B5     		push	{lr}
 1272              	.LCFI22:
 1273              		.cfi_def_cfa_offset 4
 1274              		.cfi_offset 14, -4
 1275 0002 87B0     		sub	sp, sp, #28
 1276              	.LCFI23:
 1277              		.cfi_def_cfa_offset 32
 537:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1278              		.loc 1 537 3 is_stmt 1 view .LVU388
 1279              		.loc 1 537 20 is_stmt 0 view .LVU389
 1280 0004 0023     		movs	r3, #0
 1281 0006 0193     		str	r3, [sp, #4]
 1282 0008 0293     		str	r3, [sp, #8]
 1283 000a 0393     		str	r3, [sp, #12]
 1284 000c 0493     		str	r3, [sp, #16]
 1285 000e 0593     		str	r3, [sp, #20]
 538:Core/Src/stm32h7xx_hal_msp.c ****   if(htim->Instance==TIM1)
 1286              		.loc 1 538 3 is_stmt 1 view .LVU390
 1287              		.loc 1 538 10 is_stmt 0 view .LVU391
 1288 0010 0268     		ldr	r2, [r0]
 1289              		.loc 1 538 5 view .LVU392
 1290 0012 0F4B     		ldr	r3, .L90
 1291 0014 9A42     		cmp	r2, r3
 1292 0016 02D0     		beq	.L89
 1293              	.LVL64:
 1294              	.L86:
 539:Core/Src/stm32h7xx_hal_msp.c ****   {
 540:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspPostInit 0 */
 541:Core/Src/stm32h7xx_hal_msp.c **** 
 542:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END TIM1_MspPostInit 0 */
 543:Core/Src/stm32h7xx_hal_msp.c **** 
 544:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 545:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 546:Core/Src/stm32h7xx_hal_msp.c ****     PE9     ------> TIM1_CH1
 547:Core/Src/stm32h7xx_hal_msp.c ****     PE11     ------> TIM1_CH2
 548:Core/Src/stm32h7xx_hal_msp.c ****     PE13     ------> TIM1_CH3
 549:Core/Src/stm32h7xx_hal_msp.c ****     PE14     ------> TIM1_CH4
 550:Core/Src/stm32h7xx_hal_msp.c ****     */
 551:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13|GPIO_PIN_14;
 552:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 553:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 38


 554:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 555:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 556:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 557:Core/Src/stm32h7xx_hal_msp.c **** 
 558:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspPostInit 1 */
 559:Core/Src/stm32h7xx_hal_msp.c **** 
 560:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END TIM1_MspPostInit 1 */
 561:Core/Src/stm32h7xx_hal_msp.c ****   }
 562:Core/Src/stm32h7xx_hal_msp.c **** 
 563:Core/Src/stm32h7xx_hal_msp.c **** }
 1295              		.loc 1 563 1 view .LVU393
 1296 0018 07B0     		add	sp, sp, #28
 1297              	.LCFI24:
 1298              		.cfi_remember_state
 1299              		.cfi_def_cfa_offset 4
 1300              		@ sp needed
 1301 001a 5DF804FB 		ldr	pc, [sp], #4
 1302              	.LVL65:
 1303              	.L89:
 1304              	.LCFI25:
 1305              		.cfi_restore_state
 544:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1306              		.loc 1 544 5 is_stmt 1 view .LVU394
 1307              	.LBB11:
 544:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1308              		.loc 1 544 5 view .LVU395
 544:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1309              		.loc 1 544 5 view .LVU396
 1310 001e 0D4B     		ldr	r3, .L90+4
 1311 0020 D3F8E020 		ldr	r2, [r3, #224]
 1312 0024 42F01002 		orr	r2, r2, #16
 1313 0028 C3F8E020 		str	r2, [r3, #224]
 544:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1314              		.loc 1 544 5 view .LVU397
 1315 002c D3F8E030 		ldr	r3, [r3, #224]
 1316 0030 03F01003 		and	r3, r3, #16
 1317 0034 0093     		str	r3, [sp]
 544:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1318              		.loc 1 544 5 view .LVU398
 1319 0036 009B     		ldr	r3, [sp]
 1320              	.LBE11:
 544:Core/Src/stm32h7xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 1321              		.loc 1 544 5 view .LVU399
 551:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1322              		.loc 1 551 5 view .LVU400
 551:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1323              		.loc 1 551 25 is_stmt 0 view .LVU401
 1324 0038 4FF4D443 		mov	r3, #27136
 1325 003c 0193     		str	r3, [sp, #4]
 552:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1326              		.loc 1 552 5 is_stmt 1 view .LVU402
 552:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1327              		.loc 1 552 26 is_stmt 0 view .LVU403
 1328 003e 0223     		movs	r3, #2
 1329 0040 0293     		str	r3, [sp, #8]
 553:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1330              		.loc 1 553 5 is_stmt 1 view .LVU404
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 39


 554:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 1331              		.loc 1 554 5 view .LVU405
 555:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1332              		.loc 1 555 5 view .LVU406
 555:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1333              		.loc 1 555 31 is_stmt 0 view .LVU407
 1334 0042 0123     		movs	r3, #1
 1335 0044 0593     		str	r3, [sp, #20]
 556:Core/Src/stm32h7xx_hal_msp.c **** 
 1336              		.loc 1 556 5 is_stmt 1 view .LVU408
 1337 0046 01A9     		add	r1, sp, #4
 1338 0048 0348     		ldr	r0, .L90+8
 1339              	.LVL66:
 556:Core/Src/stm32h7xx_hal_msp.c **** 
 1340              		.loc 1 556 5 is_stmt 0 view .LVU409
 1341 004a FFF7FEFF 		bl	HAL_GPIO_Init
 1342              	.LVL67:
 1343              		.loc 1 563 1 view .LVU410
 1344 004e E3E7     		b	.L86
 1345              	.L91:
 1346              		.align	2
 1347              	.L90:
 1348 0050 00000140 		.word	1073807360
 1349 0054 00440258 		.word	1476543488
 1350 0058 00100258 		.word	1476530176
 1351              		.cfi_endproc
 1352              	.LFE360:
 1354              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1355              		.align	1
 1356              		.global	HAL_TIM_Base_MspDeInit
 1357              		.syntax unified
 1358              		.thumb
 1359              		.thumb_func
 1361              	HAL_TIM_Base_MspDeInit:
 1362              	.LVL68:
 1363              	.LFB361:
 564:Core/Src/stm32h7xx_hal_msp.c **** /**
 565:Core/Src/stm32h7xx_hal_msp.c ****   * @brief TIM_Base MSP De-Initialization
 566:Core/Src/stm32h7xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 567:Core/Src/stm32h7xx_hal_msp.c ****   * @param htim_base: TIM_Base handle pointer
 568:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 569:Core/Src/stm32h7xx_hal_msp.c ****   */
 570:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 571:Core/Src/stm32h7xx_hal_msp.c **** {
 1364              		.loc 1 571 1 is_stmt 1 view -0
 1365              		.cfi_startproc
 1366              		@ args = 0, pretend = 0, frame = 0
 1367              		@ frame_needed = 0, uses_anonymous_args = 0
 1368              		@ link register save eliminated.
 572:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 1369              		.loc 1 572 3 view .LVU412
 1370              		.loc 1 572 15 is_stmt 0 view .LVU413
 1371 0000 0268     		ldr	r2, [r0]
 1372              		.loc 1 572 5 view .LVU414
 1373 0002 064B     		ldr	r3, .L95
 1374 0004 9A42     		cmp	r2, r3
 1375 0006 00D0     		beq	.L94
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 40


 1376              	.L92:
 573:Core/Src/stm32h7xx_hal_msp.c ****   {
 574:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 0 */
 575:Core/Src/stm32h7xx_hal_msp.c **** 
 576:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 0 */
 577:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 578:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 579:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 580:Core/Src/stm32h7xx_hal_msp.c **** 
 581:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END TIM1_MspDeInit 1 */
 582:Core/Src/stm32h7xx_hal_msp.c ****   }
 583:Core/Src/stm32h7xx_hal_msp.c **** 
 584:Core/Src/stm32h7xx_hal_msp.c **** }
 1377              		.loc 1 584 1 view .LVU415
 1378 0008 7047     		bx	lr
 1379              	.L94:
 578:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1380              		.loc 1 578 5 is_stmt 1 view .LVU416
 1381 000a 054A     		ldr	r2, .L95+4
 1382 000c D2F8F030 		ldr	r3, [r2, #240]
 1383 0010 23F00103 		bic	r3, r3, #1
 1384 0014 C2F8F030 		str	r3, [r2, #240]
 1385              		.loc 1 584 1 is_stmt 0 view .LVU417
 1386 0018 F6E7     		b	.L92
 1387              	.L96:
 1388 001a 00BF     		.align	2
 1389              	.L95:
 1390 001c 00000140 		.word	1073807360
 1391 0020 00440258 		.word	1476543488
 1392              		.cfi_endproc
 1393              	.LFE361:
 1395              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 1396              		.align	1
 1397              		.global	HAL_UART_MspInit
 1398              		.syntax unified
 1399              		.thumb
 1400              		.thumb_func
 1402              	HAL_UART_MspInit:
 1403              	.LVL69:
 1404              	.LFB362:
 585:Core/Src/stm32h7xx_hal_msp.c **** 
 586:Core/Src/stm32h7xx_hal_msp.c **** /**
 587:Core/Src/stm32h7xx_hal_msp.c ****   * @brief UART MSP Initialization
 588:Core/Src/stm32h7xx_hal_msp.c ****   * This function configures the hardware resources used in this example
 589:Core/Src/stm32h7xx_hal_msp.c ****   * @param huart: UART handle pointer
 590:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 591:Core/Src/stm32h7xx_hal_msp.c ****   */
 592:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 593:Core/Src/stm32h7xx_hal_msp.c **** {
 1405              		.loc 1 593 1 is_stmt 1 view -0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 232
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 1409              		.loc 1 593 1 is_stmt 0 view .LVU419
 1410 0000 70B5     		push	{r4, r5, r6, lr}
 1411              	.LCFI26:
 1412              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 41


 1413              		.cfi_offset 4, -16
 1414              		.cfi_offset 5, -12
 1415              		.cfi_offset 6, -8
 1416              		.cfi_offset 14, -4
 1417 0002 BAB0     		sub	sp, sp, #232
 1418              	.LCFI27:
 1419              		.cfi_def_cfa_offset 248
 1420 0004 0446     		mov	r4, r0
 594:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1421              		.loc 1 594 3 is_stmt 1 view .LVU420
 1422              		.loc 1 594 20 is_stmt 0 view .LVU421
 1423 0006 0021     		movs	r1, #0
 1424 0008 3591     		str	r1, [sp, #212]
 1425 000a 3691     		str	r1, [sp, #216]
 1426 000c 3791     		str	r1, [sp, #220]
 1427 000e 3891     		str	r1, [sp, #224]
 1428 0010 3991     		str	r1, [sp, #228]
 595:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 1429              		.loc 1 595 3 is_stmt 1 view .LVU422
 1430              		.loc 1 595 28 is_stmt 0 view .LVU423
 1431 0012 B822     		movs	r2, #184
 1432 0014 06A8     		add	r0, sp, #24
 1433              	.LVL70:
 1434              		.loc 1 595 28 view .LVU424
 1435 0016 FFF7FEFF 		bl	memset
 1436              	.LVL71:
 596:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==UART4)
 1437              		.loc 1 596 3 is_stmt 1 view .LVU425
 1438              		.loc 1 596 11 is_stmt 0 view .LVU426
 1439 001a 2368     		ldr	r3, [r4]
 1440              		.loc 1 596 5 view .LVU427
 1441 001c A14A     		ldr	r2, .L119
 1442 001e 9342     		cmp	r3, r2
 1443 0020 09D0     		beq	.L109
 597:Core/Src/stm32h7xx_hal_msp.c ****   {
 598:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN UART4_MspInit 0 */
 599:Core/Src/stm32h7xx_hal_msp.c **** 
 600:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END UART4_MspInit 0 */
 601:Core/Src/stm32h7xx_hal_msp.c **** 
 602:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 603:Core/Src/stm32h7xx_hal_msp.c ****   */
 604:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 605:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 606:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 607:Core/Src/stm32h7xx_hal_msp.c ****     {
 608:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 609:Core/Src/stm32h7xx_hal_msp.c ****     }
 610:Core/Src/stm32h7xx_hal_msp.c **** 
 611:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 612:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 613:Core/Src/stm32h7xx_hal_msp.c **** 
 614:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 615:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 616:Core/Src/stm32h7xx_hal_msp.c ****     PA0     ------> UART4_TX
 617:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> UART4_RX
 618:Core/Src/stm32h7xx_hal_msp.c ****     */
 619:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 42


 620:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 621:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 622:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 623:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 624:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 625:Core/Src/stm32h7xx_hal_msp.c **** 
 626:Core/Src/stm32h7xx_hal_msp.c ****     /* UART4 DMA Init */
 627:Core/Src/stm32h7xx_hal_msp.c ****     /* UART4_RX Init */
 628:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Instance = DMA1_Stream6;
 629:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 630:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 631:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 632:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 633:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 634:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 635:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 636:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 637:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 638:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 639:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 640:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 641:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 642:Core/Src/stm32h7xx_hal_msp.c ****     {
 643:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 644:Core/Src/stm32h7xx_hal_msp.c ****     }
 645:Core/Src/stm32h7xx_hal_msp.c **** 
 646:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 647:Core/Src/stm32h7xx_hal_msp.c **** 
 648:Core/Src/stm32h7xx_hal_msp.c ****     /* UART4_TX Init */
 649:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Instance = DMA1_Stream7;
 650:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 651:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 652:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 653:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 654:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 655:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 656:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Mode = DMA_CIRCULAR;
 657:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 658:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 659:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 660:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 661:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 662:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 663:Core/Src/stm32h7xx_hal_msp.c ****     {
 664:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 665:Core/Src/stm32h7xx_hal_msp.c ****     }
 666:Core/Src/stm32h7xx_hal_msp.c **** 
 667:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 668:Core/Src/stm32h7xx_hal_msp.c **** 
 669:Core/Src/stm32h7xx_hal_msp.c ****     /* UART4 interrupt Init */
 670:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 671:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART4_IRQn);
 672:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN UART4_MspInit 1 */
 673:Core/Src/stm32h7xx_hal_msp.c **** 
 674:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END UART4_MspInit 1 */
 675:Core/Src/stm32h7xx_hal_msp.c ****   }
 676:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART3)
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 43


 1444              		.loc 1 676 8 is_stmt 1 view .LVU428
 1445              		.loc 1 676 10 is_stmt 0 view .LVU429
 1446 0022 A14A     		ldr	r2, .L119+4
 1447 0024 9342     		cmp	r3, r2
 1448 0026 00F08380 		beq	.L110
 677:Core/Src/stm32h7xx_hal_msp.c ****   {
 678:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspInit 0 */
 679:Core/Src/stm32h7xx_hal_msp.c **** 
 680:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END USART3_MspInit 0 */
 681:Core/Src/stm32h7xx_hal_msp.c **** 
 682:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 683:Core/Src/stm32h7xx_hal_msp.c ****   */
 684:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 685:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 686:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 687:Core/Src/stm32h7xx_hal_msp.c ****     {
 688:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 689:Core/Src/stm32h7xx_hal_msp.c ****     }
 690:Core/Src/stm32h7xx_hal_msp.c **** 
 691:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 692:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 693:Core/Src/stm32h7xx_hal_msp.c **** 
 694:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 695:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 696:Core/Src/stm32h7xx_hal_msp.c ****     PB10     ------> USART3_TX
 697:Core/Src/stm32h7xx_hal_msp.c ****     PB11     ------> USART3_RX
 698:Core/Src/stm32h7xx_hal_msp.c ****     */
 699:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 700:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 701:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 702:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 703:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 704:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 705:Core/Src/stm32h7xx_hal_msp.c **** 
 706:Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 interrupt Init */
 707:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 708:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 709:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspInit 1 */
 710:Core/Src/stm32h7xx_hal_msp.c **** 
 711:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END USART3_MspInit 1 */
 712:Core/Src/stm32h7xx_hal_msp.c ****   }
 713:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART6)
 1449              		.loc 1 713 8 is_stmt 1 view .LVU430
 1450              		.loc 1 713 10 is_stmt 0 view .LVU431
 1451 002a A04A     		ldr	r2, .L119+8
 1452 002c 9342     		cmp	r3, r2
 1453 002e 00F0BA80 		beq	.L111
 1454              	.LVL72:
 1455              	.L97:
 714:Core/Src/stm32h7xx_hal_msp.c ****   {
 715:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART6_MspInit 0 */
 716:Core/Src/stm32h7xx_hal_msp.c **** 
 717:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END USART6_MspInit 0 */
 718:Core/Src/stm32h7xx_hal_msp.c **** 
 719:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 720:Core/Src/stm32h7xx_hal_msp.c ****   */
 721:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 44


 722:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 723:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 724:Core/Src/stm32h7xx_hal_msp.c ****     {
 725:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 726:Core/Src/stm32h7xx_hal_msp.c ****     }
 727:Core/Src/stm32h7xx_hal_msp.c **** 
 728:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 729:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 730:Core/Src/stm32h7xx_hal_msp.c **** 
 731:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 732:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 733:Core/Src/stm32h7xx_hal_msp.c ****     PC6     ------> USART6_TX
 734:Core/Src/stm32h7xx_hal_msp.c ****     PC7     ------> USART6_RX
 735:Core/Src/stm32h7xx_hal_msp.c ****     */
 736:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 737:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 738:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 739:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 740:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 741:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 742:Core/Src/stm32h7xx_hal_msp.c **** 
 743:Core/Src/stm32h7xx_hal_msp.c ****     /* USART6 DMA Init */
 744:Core/Src/stm32h7xx_hal_msp.c ****     /* USART6_RX Init */
 745:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Instance = DMA1_Stream4;
 746:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 747:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 748:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 749:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 750:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 751:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 752:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 753:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 754:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 755:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 756:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 757:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 758:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 759:Core/Src/stm32h7xx_hal_msp.c ****     {
 760:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 761:Core/Src/stm32h7xx_hal_msp.c ****     }
 762:Core/Src/stm32h7xx_hal_msp.c **** 
 763:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 764:Core/Src/stm32h7xx_hal_msp.c **** 
 765:Core/Src/stm32h7xx_hal_msp.c ****     /* USART6_TX Init */
 766:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Instance = DMA1_Stream5;
 767:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 768:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 769:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 770:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 771:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 772:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 773:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 774:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 775:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 776:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 777:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 778:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 45


 779:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 780:Core/Src/stm32h7xx_hal_msp.c ****     {
 781:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 782:Core/Src/stm32h7xx_hal_msp.c ****     }
 783:Core/Src/stm32h7xx_hal_msp.c **** 
 784:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 785:Core/Src/stm32h7xx_hal_msp.c **** 
 786:Core/Src/stm32h7xx_hal_msp.c ****     /* USART6 interrupt Init */
 787:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART6_IRQn, 5, 0);
 788:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 789:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART6_MspInit 1 */
 790:Core/Src/stm32h7xx_hal_msp.c **** 
 791:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END USART6_MspInit 1 */
 792:Core/Src/stm32h7xx_hal_msp.c ****   }
 793:Core/Src/stm32h7xx_hal_msp.c **** 
 794:Core/Src/stm32h7xx_hal_msp.c **** }
 1456              		.loc 1 794 1 view .LVU432
 1457 0032 3AB0     		add	sp, sp, #232
 1458              	.LCFI28:
 1459              		.cfi_remember_state
 1460              		.cfi_def_cfa_offset 16
 1461              		@ sp needed
 1462 0034 70BD     		pop	{r4, r5, r6, pc}
 1463              	.LVL73:
 1464              	.L109:
 1465              	.LCFI29:
 1466              		.cfi_restore_state
 604:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 1467              		.loc 1 604 5 is_stmt 1 view .LVU433
 604:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 1468              		.loc 1 604 46 is_stmt 0 view .LVU434
 1469 0036 0222     		movs	r2, #2
 1470 0038 0023     		movs	r3, #0
 1471 003a CDE90623 		strd	r2, [sp, #24]
 605:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1472              		.loc 1 605 5 is_stmt 1 view .LVU435
 606:Core/Src/stm32h7xx_hal_msp.c ****     {
 1473              		.loc 1 606 5 view .LVU436
 606:Core/Src/stm32h7xx_hal_msp.c ****     {
 1474              		.loc 1 606 9 is_stmt 0 view .LVU437
 1475 003e 06A8     		add	r0, sp, #24
 1476 0040 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1477              	.LVL74:
 606:Core/Src/stm32h7xx_hal_msp.c ****     {
 1478              		.loc 1 606 8 discriminator 1 view .LVU438
 1479 0044 0028     		cmp	r0, #0
 1480 0046 6AD1     		bne	.L112
 1481              	.L99:
 612:Core/Src/stm32h7xx_hal_msp.c **** 
 1482              		.loc 1 612 5 is_stmt 1 view .LVU439
 1483              	.LBB12:
 612:Core/Src/stm32h7xx_hal_msp.c **** 
 1484              		.loc 1 612 5 view .LVU440
 612:Core/Src/stm32h7xx_hal_msp.c **** 
 1485              		.loc 1 612 5 view .LVU441
 1486 0048 994B     		ldr	r3, .L119+12
 1487 004a D3F8E820 		ldr	r2, [r3, #232]
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 46


 1488 004e 42F40022 		orr	r2, r2, #524288
 1489 0052 C3F8E820 		str	r2, [r3, #232]
 612:Core/Src/stm32h7xx_hal_msp.c **** 
 1490              		.loc 1 612 5 view .LVU442
 1491 0056 D3F8E820 		ldr	r2, [r3, #232]
 1492 005a 02F40022 		and	r2, r2, #524288
 1493 005e 0092     		str	r2, [sp]
 612:Core/Src/stm32h7xx_hal_msp.c **** 
 1494              		.loc 1 612 5 view .LVU443
 1495 0060 009A     		ldr	r2, [sp]
 1496              	.LBE12:
 612:Core/Src/stm32h7xx_hal_msp.c **** 
 1497              		.loc 1 612 5 view .LVU444
 614:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1498              		.loc 1 614 5 view .LVU445
 1499              	.LBB13:
 614:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1500              		.loc 1 614 5 view .LVU446
 614:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1501              		.loc 1 614 5 view .LVU447
 1502 0062 D3F8E020 		ldr	r2, [r3, #224]
 1503 0066 42F00102 		orr	r2, r2, #1
 1504 006a C3F8E020 		str	r2, [r3, #224]
 614:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1505              		.loc 1 614 5 view .LVU448
 1506 006e D3F8E030 		ldr	r3, [r3, #224]
 1507 0072 03F00103 		and	r3, r3, #1
 1508 0076 0193     		str	r3, [sp, #4]
 614:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1509              		.loc 1 614 5 view .LVU449
 1510 0078 019B     		ldr	r3, [sp, #4]
 1511              	.LBE13:
 614:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 1512              		.loc 1 614 5 view .LVU450
 619:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1513              		.loc 1 619 5 view .LVU451
 619:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1514              		.loc 1 619 25 is_stmt 0 view .LVU452
 1515 007a 0323     		movs	r3, #3
 1516 007c 3593     		str	r3, [sp, #212]
 620:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1517              		.loc 1 620 5 is_stmt 1 view .LVU453
 620:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1518              		.loc 1 620 26 is_stmt 0 view .LVU454
 1519 007e 0223     		movs	r3, #2
 1520 0080 3693     		str	r3, [sp, #216]
 621:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1521              		.loc 1 621 5 is_stmt 1 view .LVU455
 621:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1522              		.loc 1 621 26 is_stmt 0 view .LVU456
 1523 0082 0025     		movs	r5, #0
 1524 0084 3795     		str	r5, [sp, #220]
 622:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 1525              		.loc 1 622 5 is_stmt 1 view .LVU457
 622:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 1526              		.loc 1 622 27 is_stmt 0 view .LVU458
 1527 0086 3895     		str	r5, [sp, #224]
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 47


 623:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1528              		.loc 1 623 5 is_stmt 1 view .LVU459
 623:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1529              		.loc 1 623 31 is_stmt 0 view .LVU460
 1530 0088 0823     		movs	r3, #8
 1531 008a 3993     		str	r3, [sp, #228]
 624:Core/Src/stm32h7xx_hal_msp.c **** 
 1532              		.loc 1 624 5 is_stmt 1 view .LVU461
 1533 008c 35A9     		add	r1, sp, #212
 1534 008e 8948     		ldr	r0, .L119+16
 1535 0090 FFF7FEFF 		bl	HAL_GPIO_Init
 1536              	.LVL75:
 628:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 1537              		.loc 1 628 5 view .LVU462
 628:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 1538              		.loc 1 628 28 is_stmt 0 view .LVU463
 1539 0094 8848     		ldr	r0, .L119+20
 1540 0096 894B     		ldr	r3, .L119+24
 1541 0098 0360     		str	r3, [r0]
 629:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1542              		.loc 1 629 5 is_stmt 1 view .LVU464
 629:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1543              		.loc 1 629 32 is_stmt 0 view .LVU465
 1544 009a 3F23     		movs	r3, #63
 1545 009c 4360     		str	r3, [r0, #4]
 630:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1546              		.loc 1 630 5 is_stmt 1 view .LVU466
 630:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1547              		.loc 1 630 34 is_stmt 0 view .LVU467
 1548 009e 8560     		str	r5, [r0, #8]
 631:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 1549              		.loc 1 631 5 is_stmt 1 view .LVU468
 631:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 1550              		.loc 1 631 34 is_stmt 0 view .LVU469
 1551 00a0 C560     		str	r5, [r0, #12]
 632:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1552              		.loc 1 632 5 is_stmt 1 view .LVU470
 632:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1553              		.loc 1 632 31 is_stmt 0 view .LVU471
 1554 00a2 4FF48063 		mov	r3, #1024
 1555 00a6 0361     		str	r3, [r0, #16]
 633:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1556              		.loc 1 633 5 is_stmt 1 view .LVU472
 633:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1557              		.loc 1 633 44 is_stmt 0 view .LVU473
 1558 00a8 4561     		str	r5, [r0, #20]
 634:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 1559              		.loc 1 634 5 is_stmt 1 view .LVU474
 634:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 1560              		.loc 1 634 41 is_stmt 0 view .LVU475
 1561 00aa 8561     		str	r5, [r0, #24]
 635:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 1562              		.loc 1 635 5 is_stmt 1 view .LVU476
 635:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 1563              		.loc 1 635 29 is_stmt 0 view .LVU477
 1564 00ac 4FF48073 		mov	r3, #256
 1565 00b0 C361     		str	r3, [r0, #28]
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 48


 636:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1566              		.loc 1 636 5 is_stmt 1 view .LVU478
 636:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1567              		.loc 1 636 33 is_stmt 0 view .LVU479
 1568 00b2 4FF48033 		mov	r3, #65536
 1569 00b6 0362     		str	r3, [r0, #32]
 637:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 1570              		.loc 1 637 5 is_stmt 1 view .LVU480
 637:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 1571              		.loc 1 637 33 is_stmt 0 view .LVU481
 1572 00b8 0423     		movs	r3, #4
 1573 00ba 4362     		str	r3, [r0, #36]
 638:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 1574              		.loc 1 638 5 is_stmt 1 view .LVU482
 638:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 1575              		.loc 1 638 38 is_stmt 0 view .LVU483
 1576 00bc 8562     		str	r5, [r0, #40]
 639:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1577              		.loc 1 639 5 is_stmt 1 view .LVU484
 639:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1578              		.loc 1 639 33 is_stmt 0 view .LVU485
 1579 00be C562     		str	r5, [r0, #44]
 640:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 1580              		.loc 1 640 5 is_stmt 1 view .LVU486
 640:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 1581              		.loc 1 640 36 is_stmt 0 view .LVU487
 1582 00c0 0563     		str	r5, [r0, #48]
 641:Core/Src/stm32h7xx_hal_msp.c ****     {
 1583              		.loc 1 641 5 is_stmt 1 view .LVU488
 641:Core/Src/stm32h7xx_hal_msp.c ****     {
 1584              		.loc 1 641 9 is_stmt 0 view .LVU489
 1585 00c2 FFF7FEFF 		bl	HAL_DMA_Init
 1586              	.LVL76:
 641:Core/Src/stm32h7xx_hal_msp.c ****     {
 1587              		.loc 1 641 8 discriminator 1 view .LVU490
 1588 00c6 0028     		cmp	r0, #0
 1589 00c8 2CD1     		bne	.L113
 1590              	.L100:
 646:Core/Src/stm32h7xx_hal_msp.c **** 
 1591              		.loc 1 646 5 is_stmt 1 view .LVU491
 646:Core/Src/stm32h7xx_hal_msp.c **** 
 1592              		.loc 1 646 5 view .LVU492
 1593 00ca 7B4B     		ldr	r3, .L119+20
 1594 00cc C4F88030 		str	r3, [r4, #128]
 646:Core/Src/stm32h7xx_hal_msp.c **** 
 1595              		.loc 1 646 5 view .LVU493
 1596 00d0 9C63     		str	r4, [r3, #56]
 646:Core/Src/stm32h7xx_hal_msp.c **** 
 1597              		.loc 1 646 5 view .LVU494
 649:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 1598              		.loc 1 649 5 view .LVU495
 649:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Request = DMA_REQUEST_UART4_TX;
 1599              		.loc 1 649 28 is_stmt 0 view .LVU496
 1600 00d2 7B48     		ldr	r0, .L119+28
 1601 00d4 7B4B     		ldr	r3, .L119+32
 1602 00d6 0360     		str	r3, [r0]
 650:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 49


 1603              		.loc 1 650 5 is_stmt 1 view .LVU497
 650:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1604              		.loc 1 650 32 is_stmt 0 view .LVU498
 1605 00d8 4023     		movs	r3, #64
 1606 00da 4360     		str	r3, [r0, #4]
 651:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1607              		.loc 1 651 5 is_stmt 1 view .LVU499
 651:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1608              		.loc 1 651 34 is_stmt 0 view .LVU500
 1609 00dc 8360     		str	r3, [r0, #8]
 652:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 1610              		.loc 1 652 5 is_stmt 1 view .LVU501
 652:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 1611              		.loc 1 652 34 is_stmt 0 view .LVU502
 1612 00de 0023     		movs	r3, #0
 1613 00e0 C360     		str	r3, [r0, #12]
 653:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1614              		.loc 1 653 5 is_stmt 1 view .LVU503
 653:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1615              		.loc 1 653 31 is_stmt 0 view .LVU504
 1616 00e2 4FF48062 		mov	r2, #1024
 1617 00e6 0261     		str	r2, [r0, #16]
 654:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1618              		.loc 1 654 5 is_stmt 1 view .LVU505
 654:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1619              		.loc 1 654 44 is_stmt 0 view .LVU506
 1620 00e8 4361     		str	r3, [r0, #20]
 655:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Mode = DMA_CIRCULAR;
 1621              		.loc 1 655 5 is_stmt 1 view .LVU507
 655:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Mode = DMA_CIRCULAR;
 1622              		.loc 1 655 41 is_stmt 0 view .LVU508
 1623 00ea 8361     		str	r3, [r0, #24]
 656:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 1624              		.loc 1 656 5 is_stmt 1 view .LVU509
 656:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.Priority = DMA_PRIORITY_LOW;
 1625              		.loc 1 656 29 is_stmt 0 view .LVU510
 1626 00ec 4FF48072 		mov	r2, #256
 1627 00f0 C261     		str	r2, [r0, #28]
 657:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1628              		.loc 1 657 5 is_stmt 1 view .LVU511
 657:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1629              		.loc 1 657 33 is_stmt 0 view .LVU512
 1630 00f2 0362     		str	r3, [r0, #32]
 658:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1631              		.loc 1 658 5 is_stmt 1 view .LVU513
 658:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1632              		.loc 1 658 33 is_stmt 0 view .LVU514
 1633 00f4 0422     		movs	r2, #4
 1634 00f6 4262     		str	r2, [r0, #36]
 659:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 1635              		.loc 1 659 5 is_stmt 1 view .LVU515
 659:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 1636              		.loc 1 659 38 is_stmt 0 view .LVU516
 1637 00f8 0122     		movs	r2, #1
 1638 00fa 8262     		str	r2, [r0, #40]
 660:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1639              		.loc 1 660 5 is_stmt 1 view .LVU517
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 50


 660:Core/Src/stm32h7xx_hal_msp.c ****     hdma_uart4_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1640              		.loc 1 660 33 is_stmt 0 view .LVU518
 1641 00fc C362     		str	r3, [r0, #44]
 661:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 1642              		.loc 1 661 5 is_stmt 1 view .LVU519
 661:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 1643              		.loc 1 661 36 is_stmt 0 view .LVU520
 1644 00fe 0363     		str	r3, [r0, #48]
 662:Core/Src/stm32h7xx_hal_msp.c ****     {
 1645              		.loc 1 662 5 is_stmt 1 view .LVU521
 662:Core/Src/stm32h7xx_hal_msp.c ****     {
 1646              		.loc 1 662 9 is_stmt 0 view .LVU522
 1647 0100 FFF7FEFF 		bl	HAL_DMA_Init
 1648              	.LVL77:
 662:Core/Src/stm32h7xx_hal_msp.c ****     {
 1649              		.loc 1 662 8 discriminator 1 view .LVU523
 1650 0104 88B9     		cbnz	r0, .L114
 1651              	.L101:
 667:Core/Src/stm32h7xx_hal_msp.c **** 
 1652              		.loc 1 667 5 is_stmt 1 view .LVU524
 667:Core/Src/stm32h7xx_hal_msp.c **** 
 1653              		.loc 1 667 5 view .LVU525
 1654 0106 6E4B     		ldr	r3, .L119+28
 1655 0108 E367     		str	r3, [r4, #124]
 667:Core/Src/stm32h7xx_hal_msp.c **** 
 1656              		.loc 1 667 5 view .LVU526
 1657 010a 9C63     		str	r4, [r3, #56]
 667:Core/Src/stm32h7xx_hal_msp.c **** 
 1658              		.loc 1 667 5 view .LVU527
 670:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART4_IRQn);
 1659              		.loc 1 670 5 view .LVU528
 1660 010c 0022     		movs	r2, #0
 1661 010e 0521     		movs	r1, #5
 1662 0110 3420     		movs	r0, #52
 1663 0112 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1664              	.LVL78:
 671:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN UART4_MspInit 1 */
 1665              		.loc 1 671 5 view .LVU529
 1666 0116 3420     		movs	r0, #52
 1667 0118 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1668              	.LVL79:
 1669 011c 89E7     		b	.L97
 1670              	.L112:
 608:Core/Src/stm32h7xx_hal_msp.c ****     }
 1671              		.loc 1 608 7 view .LVU530
 1672 011e FFF7FEFF 		bl	Error_Handler
 1673              	.LVL80:
 1674 0122 91E7     		b	.L99
 1675              	.L113:
 643:Core/Src/stm32h7xx_hal_msp.c ****     }
 1676              		.loc 1 643 7 view .LVU531
 1677 0124 FFF7FEFF 		bl	Error_Handler
 1678              	.LVL81:
 1679 0128 CFE7     		b	.L100
 1680              	.L114:
 664:Core/Src/stm32h7xx_hal_msp.c ****     }
 1681              		.loc 1 664 7 view .LVU532
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 51


 1682 012a FFF7FEFF 		bl	Error_Handler
 1683              	.LVL82:
 1684 012e EAE7     		b	.L101
 1685              	.L110:
 684:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 1686              		.loc 1 684 5 view .LVU533
 684:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 1687              		.loc 1 684 46 is_stmt 0 view .LVU534
 1688 0130 0222     		movs	r2, #2
 1689 0132 0023     		movs	r3, #0
 1690 0134 CDE90623 		strd	r2, [sp, #24]
 685:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1691              		.loc 1 685 5 is_stmt 1 view .LVU535
 686:Core/Src/stm32h7xx_hal_msp.c ****     {
 1692              		.loc 1 686 5 view .LVU536
 686:Core/Src/stm32h7xx_hal_msp.c ****     {
 1693              		.loc 1 686 9 is_stmt 0 view .LVU537
 1694 0138 06A8     		add	r0, sp, #24
 1695 013a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1696              	.LVL83:
 686:Core/Src/stm32h7xx_hal_msp.c ****     {
 1697              		.loc 1 686 8 discriminator 1 view .LVU538
 1698 013e 78BB     		cbnz	r0, .L115
 1699              	.L104:
 692:Core/Src/stm32h7xx_hal_msp.c **** 
 1700              		.loc 1 692 5 is_stmt 1 view .LVU539
 1701              	.LBB14:
 692:Core/Src/stm32h7xx_hal_msp.c **** 
 1702              		.loc 1 692 5 view .LVU540
 692:Core/Src/stm32h7xx_hal_msp.c **** 
 1703              		.loc 1 692 5 view .LVU541
 1704 0140 5B4B     		ldr	r3, .L119+12
 1705 0142 D3F8E820 		ldr	r2, [r3, #232]
 1706 0146 42F48022 		orr	r2, r2, #262144
 1707 014a C3F8E820 		str	r2, [r3, #232]
 692:Core/Src/stm32h7xx_hal_msp.c **** 
 1708              		.loc 1 692 5 view .LVU542
 1709 014e D3F8E820 		ldr	r2, [r3, #232]
 1710 0152 02F48022 		and	r2, r2, #262144
 1711 0156 0292     		str	r2, [sp, #8]
 692:Core/Src/stm32h7xx_hal_msp.c **** 
 1712              		.loc 1 692 5 view .LVU543
 1713 0158 029A     		ldr	r2, [sp, #8]
 1714              	.LBE14:
 692:Core/Src/stm32h7xx_hal_msp.c **** 
 1715              		.loc 1 692 5 view .LVU544
 694:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1716              		.loc 1 694 5 view .LVU545
 1717              	.LBB15:
 694:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1718              		.loc 1 694 5 view .LVU546
 694:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1719              		.loc 1 694 5 view .LVU547
 1720 015a D3F8E020 		ldr	r2, [r3, #224]
 1721 015e 42F00202 		orr	r2, r2, #2
 1722 0162 C3F8E020 		str	r2, [r3, #224]
 694:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 52


 1723              		.loc 1 694 5 view .LVU548
 1724 0166 D3F8E030 		ldr	r3, [r3, #224]
 1725 016a 03F00203 		and	r3, r3, #2
 1726 016e 0393     		str	r3, [sp, #12]
 694:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1727              		.loc 1 694 5 view .LVU549
 1728 0170 039B     		ldr	r3, [sp, #12]
 1729              	.LBE15:
 694:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1730              		.loc 1 694 5 view .LVU550
 699:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1731              		.loc 1 699 5 view .LVU551
 699:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1732              		.loc 1 699 25 is_stmt 0 view .LVU552
 1733 0172 4FF44063 		mov	r3, #3072
 1734 0176 3593     		str	r3, [sp, #212]
 700:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1735              		.loc 1 700 5 is_stmt 1 view .LVU553
 700:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1736              		.loc 1 700 26 is_stmt 0 view .LVU554
 1737 0178 0223     		movs	r3, #2
 1738 017a 3693     		str	r3, [sp, #216]
 701:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1739              		.loc 1 701 5 is_stmt 1 view .LVU555
 701:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1740              		.loc 1 701 26 is_stmt 0 view .LVU556
 1741 017c 0024     		movs	r4, #0
 1742              	.LVL84:
 701:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1743              		.loc 1 701 26 view .LVU557
 1744 017e 3794     		str	r4, [sp, #220]
 702:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1745              		.loc 1 702 5 is_stmt 1 view .LVU558
 702:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 1746              		.loc 1 702 27 is_stmt 0 view .LVU559
 1747 0180 3894     		str	r4, [sp, #224]
 703:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1748              		.loc 1 703 5 is_stmt 1 view .LVU560
 703:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1749              		.loc 1 703 31 is_stmt 0 view .LVU561
 1750 0182 0723     		movs	r3, #7
 1751 0184 3993     		str	r3, [sp, #228]
 704:Core/Src/stm32h7xx_hal_msp.c **** 
 1752              		.loc 1 704 5 is_stmt 1 view .LVU562
 1753 0186 35A9     		add	r1, sp, #212
 1754 0188 4F48     		ldr	r0, .L119+36
 1755 018a FFF7FEFF 		bl	HAL_GPIO_Init
 1756              	.LVL85:
 707:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 1757              		.loc 1 707 5 view .LVU563
 1758 018e 2246     		mov	r2, r4
 1759 0190 0521     		movs	r1, #5
 1760 0192 2720     		movs	r0, #39
 1761 0194 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1762              	.LVL86:
 708:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspInit 1 */
 1763              		.loc 1 708 5 view .LVU564
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 53


 1764 0198 2720     		movs	r0, #39
 1765 019a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1766              	.LVL87:
 1767 019e 48E7     		b	.L97
 1768              	.LVL88:
 1769              	.L115:
 688:Core/Src/stm32h7xx_hal_msp.c ****     }
 1770              		.loc 1 688 7 view .LVU565
 1771 01a0 FFF7FEFF 		bl	Error_Handler
 1772              	.LVL89:
 1773 01a4 CCE7     		b	.L104
 1774              	.L111:
 721:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 1775              		.loc 1 721 5 view .LVU566
 721:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16910CLKSOURCE_D2PCLK2;
 1776              		.loc 1 721 46 is_stmt 0 view .LVU567
 1777 01a6 0122     		movs	r2, #1
 1778 01a8 0023     		movs	r3, #0
 1779 01aa CDE90623 		strd	r2, [sp, #24]
 722:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 1780              		.loc 1 722 5 is_stmt 1 view .LVU568
 723:Core/Src/stm32h7xx_hal_msp.c ****     {
 1781              		.loc 1 723 5 view .LVU569
 723:Core/Src/stm32h7xx_hal_msp.c ****     {
 1782              		.loc 1 723 9 is_stmt 0 view .LVU570
 1783 01ae 06A8     		add	r0, sp, #24
 1784 01b0 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1785              	.LVL90:
 723:Core/Src/stm32h7xx_hal_msp.c ****     {
 1786              		.loc 1 723 8 discriminator 1 view .LVU571
 1787 01b4 0028     		cmp	r0, #0
 1788 01b6 6CD1     		bne	.L116
 1789              	.L105:
 729:Core/Src/stm32h7xx_hal_msp.c **** 
 1790              		.loc 1 729 5 is_stmt 1 view .LVU572
 1791              	.LBB16:
 729:Core/Src/stm32h7xx_hal_msp.c **** 
 1792              		.loc 1 729 5 view .LVU573
 729:Core/Src/stm32h7xx_hal_msp.c **** 
 1793              		.loc 1 729 5 view .LVU574
 1794 01b8 3D4B     		ldr	r3, .L119+12
 1795 01ba D3F8F020 		ldr	r2, [r3, #240]
 1796 01be 42F02002 		orr	r2, r2, #32
 1797 01c2 C3F8F020 		str	r2, [r3, #240]
 729:Core/Src/stm32h7xx_hal_msp.c **** 
 1798              		.loc 1 729 5 view .LVU575
 1799 01c6 D3F8F020 		ldr	r2, [r3, #240]
 1800 01ca 02F02002 		and	r2, r2, #32
 1801 01ce 0492     		str	r2, [sp, #16]
 729:Core/Src/stm32h7xx_hal_msp.c **** 
 1802              		.loc 1 729 5 view .LVU576
 1803 01d0 049A     		ldr	r2, [sp, #16]
 1804              	.LBE16:
 729:Core/Src/stm32h7xx_hal_msp.c **** 
 1805              		.loc 1 729 5 view .LVU577
 731:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1806              		.loc 1 731 5 view .LVU578
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 54


 1807              	.LBB17:
 731:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1808              		.loc 1 731 5 view .LVU579
 731:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1809              		.loc 1 731 5 view .LVU580
 1810 01d2 D3F8E020 		ldr	r2, [r3, #224]
 1811 01d6 42F00402 		orr	r2, r2, #4
 1812 01da C3F8E020 		str	r2, [r3, #224]
 731:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1813              		.loc 1 731 5 view .LVU581
 1814 01de D3F8E030 		ldr	r3, [r3, #224]
 1815 01e2 03F00403 		and	r3, r3, #4
 1816 01e6 0593     		str	r3, [sp, #20]
 731:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1817              		.loc 1 731 5 view .LVU582
 1818 01e8 059B     		ldr	r3, [sp, #20]
 1819              	.LBE17:
 731:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 1820              		.loc 1 731 5 view .LVU583
 736:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1821              		.loc 1 736 5 view .LVU584
 736:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1822              		.loc 1 736 25 is_stmt 0 view .LVU585
 1823 01ea C023     		movs	r3, #192
 1824 01ec 3593     		str	r3, [sp, #212]
 737:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1825              		.loc 1 737 5 is_stmt 1 view .LVU586
 737:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1826              		.loc 1 737 26 is_stmt 0 view .LVU587
 1827 01ee 0223     		movs	r3, #2
 1828 01f0 3693     		str	r3, [sp, #216]
 738:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 1829              		.loc 1 738 5 is_stmt 1 view .LVU588
 738:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 1830              		.loc 1 738 26 is_stmt 0 view .LVU589
 1831 01f2 0025     		movs	r5, #0
 1832 01f4 3795     		str	r5, [sp, #220]
 739:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 1833              		.loc 1 739 5 is_stmt 1 view .LVU590
 739:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART6;
 1834              		.loc 1 739 27 is_stmt 0 view .LVU591
 1835 01f6 0126     		movs	r6, #1
 1836 01f8 3896     		str	r6, [sp, #224]
 740:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1837              		.loc 1 740 5 is_stmt 1 view .LVU592
 740:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 1838              		.loc 1 740 31 is_stmt 0 view .LVU593
 1839 01fa 0723     		movs	r3, #7
 1840 01fc 3993     		str	r3, [sp, #228]
 741:Core/Src/stm32h7xx_hal_msp.c **** 
 1841              		.loc 1 741 5 is_stmt 1 view .LVU594
 1842 01fe 35A9     		add	r1, sp, #212
 1843 0200 3248     		ldr	r0, .L119+40
 1844 0202 FFF7FEFF 		bl	HAL_GPIO_Init
 1845              	.LVL91:
 745:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 1846              		.loc 1 745 5 view .LVU595
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 55


 745:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Request = DMA_REQUEST_USART6_RX;
 1847              		.loc 1 745 29 is_stmt 0 view .LVU596
 1848 0206 3248     		ldr	r0, .L119+44
 1849 0208 324B     		ldr	r3, .L119+48
 1850 020a 0360     		str	r3, [r0]
 746:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1851              		.loc 1 746 5 is_stmt 1 view .LVU597
 746:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1852              		.loc 1 746 33 is_stmt 0 view .LVU598
 1853 020c 4723     		movs	r3, #71
 1854 020e 4360     		str	r3, [r0, #4]
 747:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1855              		.loc 1 747 5 is_stmt 1 view .LVU599
 747:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1856              		.loc 1 747 35 is_stmt 0 view .LVU600
 1857 0210 8560     		str	r5, [r0, #8]
 748:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 1858              		.loc 1 748 5 is_stmt 1 view .LVU601
 748:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 1859              		.loc 1 748 35 is_stmt 0 view .LVU602
 1860 0212 C560     		str	r5, [r0, #12]
 749:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1861              		.loc 1 749 5 is_stmt 1 view .LVU603
 749:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1862              		.loc 1 749 32 is_stmt 0 view .LVU604
 1863 0214 4FF48063 		mov	r3, #1024
 1864 0218 0361     		str	r3, [r0, #16]
 750:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1865              		.loc 1 750 5 is_stmt 1 view .LVU605
 750:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1866              		.loc 1 750 45 is_stmt 0 view .LVU606
 1867 021a 4561     		str	r5, [r0, #20]
 751:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 1868              		.loc 1 751 5 is_stmt 1 view .LVU607
 751:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 1869              		.loc 1 751 42 is_stmt 0 view .LVU608
 1870 021c 8561     		str	r5, [r0, #24]
 752:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 1871              		.loc 1 752 5 is_stmt 1 view .LVU609
 752:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 1872              		.loc 1 752 30 is_stmt 0 view .LVU610
 1873 021e 4FF48073 		mov	r3, #256
 1874 0222 C361     		str	r3, [r0, #28]
 753:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1875              		.loc 1 753 5 is_stmt 1 view .LVU611
 753:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1876              		.loc 1 753 34 is_stmt 0 view .LVU612
 1877 0224 4FF48033 		mov	r3, #65536
 1878 0228 0362     		str	r3, [r0, #32]
 754:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1879              		.loc 1 754 5 is_stmt 1 view .LVU613
 754:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1880              		.loc 1 754 34 is_stmt 0 view .LVU614
 1881 022a 0423     		movs	r3, #4
 1882 022c 4362     		str	r3, [r0, #36]
 755:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 1883              		.loc 1 755 5 is_stmt 1 view .LVU615
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 56


 755:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.MemBurst = DMA_MBURST_SINGLE;
 1884              		.loc 1 755 39 is_stmt 0 view .LVU616
 1885 022e 8662     		str	r6, [r0, #40]
 756:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1886              		.loc 1 756 5 is_stmt 1 view .LVU617
 756:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1887              		.loc 1 756 34 is_stmt 0 view .LVU618
 1888 0230 C562     		str	r5, [r0, #44]
 757:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 1889              		.loc 1 757 5 is_stmt 1 view .LVU619
 757:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 1890              		.loc 1 757 37 is_stmt 0 view .LVU620
 1891 0232 0563     		str	r5, [r0, #48]
 758:Core/Src/stm32h7xx_hal_msp.c ****     {
 1892              		.loc 1 758 5 is_stmt 1 view .LVU621
 758:Core/Src/stm32h7xx_hal_msp.c ****     {
 1893              		.loc 1 758 9 is_stmt 0 view .LVU622
 1894 0234 FFF7FEFF 		bl	HAL_DMA_Init
 1895              	.LVL92:
 758:Core/Src/stm32h7xx_hal_msp.c ****     {
 1896              		.loc 1 758 8 discriminator 1 view .LVU623
 1897 0238 0028     		cmp	r0, #0
 1898 023a 2DD1     		bne	.L117
 1899              	.L106:
 763:Core/Src/stm32h7xx_hal_msp.c **** 
 1900              		.loc 1 763 5 is_stmt 1 view .LVU624
 763:Core/Src/stm32h7xx_hal_msp.c **** 
 1901              		.loc 1 763 5 view .LVU625
 1902 023c 244B     		ldr	r3, .L119+44
 1903 023e C4F88030 		str	r3, [r4, #128]
 763:Core/Src/stm32h7xx_hal_msp.c **** 
 1904              		.loc 1 763 5 view .LVU626
 1905 0242 9C63     		str	r4, [r3, #56]
 763:Core/Src/stm32h7xx_hal_msp.c **** 
 1906              		.loc 1 763 5 view .LVU627
 766:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 1907              		.loc 1 766 5 view .LVU628
 766:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Request = DMA_REQUEST_USART6_TX;
 1908              		.loc 1 766 29 is_stmt 0 view .LVU629
 1909 0244 2448     		ldr	r0, .L119+52
 1910 0246 254B     		ldr	r3, .L119+56
 1911 0248 0360     		str	r3, [r0]
 767:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1912              		.loc 1 767 5 is_stmt 1 view .LVU630
 767:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1913              		.loc 1 767 33 is_stmt 0 view .LVU631
 1914 024a 4823     		movs	r3, #72
 1915 024c 4360     		str	r3, [r0, #4]
 768:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1916              		.loc 1 768 5 is_stmt 1 view .LVU632
 768:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1917              		.loc 1 768 35 is_stmt 0 view .LVU633
 1918 024e 4023     		movs	r3, #64
 1919 0250 8360     		str	r3, [r0, #8]
 769:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 1920              		.loc 1 769 5 is_stmt 1 view .LVU634
 769:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 57


 1921              		.loc 1 769 35 is_stmt 0 view .LVU635
 1922 0252 0023     		movs	r3, #0
 1923 0254 C360     		str	r3, [r0, #12]
 770:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1924              		.loc 1 770 5 is_stmt 1 view .LVU636
 770:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1925              		.loc 1 770 32 is_stmt 0 view .LVU637
 1926 0256 4FF48062 		mov	r2, #1024
 1927 025a 0261     		str	r2, [r0, #16]
 771:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1928              		.loc 1 771 5 is_stmt 1 view .LVU638
 771:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1929              		.loc 1 771 45 is_stmt 0 view .LVU639
 1930 025c 4361     		str	r3, [r0, #20]
 772:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 1931              		.loc 1 772 5 is_stmt 1 view .LVU640
 772:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_CIRCULAR;
 1932              		.loc 1 772 42 is_stmt 0 view .LVU641
 1933 025e 8361     		str	r3, [r0, #24]
 773:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 1934              		.loc 1 773 5 is_stmt 1 view .LVU642
 773:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 1935              		.loc 1 773 30 is_stmt 0 view .LVU643
 1936 0260 4FF48072 		mov	r2, #256
 1937 0264 C261     		str	r2, [r0, #28]
 774:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1938              		.loc 1 774 5 is_stmt 1 view .LVU644
 774:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 1939              		.loc 1 774 34 is_stmt 0 view .LVU645
 1940 0266 0362     		str	r3, [r0, #32]
 775:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1941              		.loc 1 775 5 is_stmt 1 view .LVU646
 775:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 1942              		.loc 1 775 34 is_stmt 0 view .LVU647
 1943 0268 0422     		movs	r2, #4
 1944 026a 4262     		str	r2, [r0, #36]
 776:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 1945              		.loc 1 776 5 is_stmt 1 view .LVU648
 776:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 1946              		.loc 1 776 39 is_stmt 0 view .LVU649
 1947 026c 0122     		movs	r2, #1
 1948 026e 8262     		str	r2, [r0, #40]
 777:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1949              		.loc 1 777 5 is_stmt 1 view .LVU650
 777:Core/Src/stm32h7xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 1950              		.loc 1 777 34 is_stmt 0 view .LVU651
 1951 0270 C362     		str	r3, [r0, #44]
 778:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 1952              		.loc 1 778 5 is_stmt 1 view .LVU652
 778:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 1953              		.loc 1 778 37 is_stmt 0 view .LVU653
 1954 0272 0363     		str	r3, [r0, #48]
 779:Core/Src/stm32h7xx_hal_msp.c ****     {
 1955              		.loc 1 779 5 is_stmt 1 view .LVU654
 779:Core/Src/stm32h7xx_hal_msp.c ****     {
 1956              		.loc 1 779 9 is_stmt 0 view .LVU655
 1957 0274 FFF7FEFF 		bl	HAL_DMA_Init
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 58


 1958              	.LVL93:
 779:Core/Src/stm32h7xx_hal_msp.c ****     {
 1959              		.loc 1 779 8 discriminator 1 view .LVU656
 1960 0278 88B9     		cbnz	r0, .L118
 1961              	.L107:
 784:Core/Src/stm32h7xx_hal_msp.c **** 
 1962              		.loc 1 784 5 is_stmt 1 view .LVU657
 784:Core/Src/stm32h7xx_hal_msp.c **** 
 1963              		.loc 1 784 5 view .LVU658
 1964 027a 174B     		ldr	r3, .L119+52
 1965 027c E367     		str	r3, [r4, #124]
 784:Core/Src/stm32h7xx_hal_msp.c **** 
 1966              		.loc 1 784 5 view .LVU659
 1967 027e 9C63     		str	r4, [r3, #56]
 784:Core/Src/stm32h7xx_hal_msp.c **** 
 1968              		.loc 1 784 5 view .LVU660
 787:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 1969              		.loc 1 787 5 view .LVU661
 1970 0280 0022     		movs	r2, #0
 1971 0282 0521     		movs	r1, #5
 1972 0284 4720     		movs	r0, #71
 1973 0286 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1974              	.LVL94:
 788:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART6_MspInit 1 */
 1975              		.loc 1 788 5 view .LVU662
 1976 028a 4720     		movs	r0, #71
 1977 028c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1978              	.LVL95:
 1979              		.loc 1 794 1 is_stmt 0 view .LVU663
 1980 0290 CFE6     		b	.L97
 1981              	.L116:
 725:Core/Src/stm32h7xx_hal_msp.c ****     }
 1982              		.loc 1 725 7 is_stmt 1 view .LVU664
 1983 0292 FFF7FEFF 		bl	Error_Handler
 1984              	.LVL96:
 1985 0296 8FE7     		b	.L105
 1986              	.L117:
 760:Core/Src/stm32h7xx_hal_msp.c ****     }
 1987              		.loc 1 760 7 view .LVU665
 1988 0298 FFF7FEFF 		bl	Error_Handler
 1989              	.LVL97:
 1990 029c CEE7     		b	.L106
 1991              	.L118:
 781:Core/Src/stm32h7xx_hal_msp.c ****     }
 1992              		.loc 1 781 7 view .LVU666
 1993 029e FFF7FEFF 		bl	Error_Handler
 1994              	.LVL98:
 1995 02a2 EAE7     		b	.L107
 1996              	.L120:
 1997              		.align	2
 1998              	.L119:
 1999 02a4 004C0040 		.word	1073761280
 2000 02a8 00480040 		.word	1073760256
 2001 02ac 00140140 		.word	1073812480
 2002 02b0 00440258 		.word	1476543488
 2003 02b4 00000258 		.word	1476526080
 2004 02b8 00000000 		.word	hdma_uart4_rx
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 59


 2005 02bc A0000240 		.word	1073873056
 2006 02c0 00000000 		.word	hdma_uart4_tx
 2007 02c4 B8000240 		.word	1073873080
 2008 02c8 00040258 		.word	1476527104
 2009 02cc 00080258 		.word	1476528128
 2010 02d0 00000000 		.word	hdma_usart6_rx
 2011 02d4 70000240 		.word	1073873008
 2012 02d8 00000000 		.word	hdma_usart6_tx
 2013 02dc 88000240 		.word	1073873032
 2014              		.cfi_endproc
 2015              	.LFE362:
 2017              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 2018              		.align	1
 2019              		.global	HAL_UART_MspDeInit
 2020              		.syntax unified
 2021              		.thumb
 2022              		.thumb_func
 2024              	HAL_UART_MspDeInit:
 2025              	.LVL99:
 2026              	.LFB363:
 795:Core/Src/stm32h7xx_hal_msp.c **** 
 796:Core/Src/stm32h7xx_hal_msp.c **** /**
 797:Core/Src/stm32h7xx_hal_msp.c ****   * @brief UART MSP De-Initialization
 798:Core/Src/stm32h7xx_hal_msp.c ****   * This function freeze the hardware resources used in this example
 799:Core/Src/stm32h7xx_hal_msp.c ****   * @param huart: UART handle pointer
 800:Core/Src/stm32h7xx_hal_msp.c ****   * @retval None
 801:Core/Src/stm32h7xx_hal_msp.c ****   */
 802:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 803:Core/Src/stm32h7xx_hal_msp.c **** {
 2027              		.loc 1 803 1 view -0
 2028              		.cfi_startproc
 2029              		@ args = 0, pretend = 0, frame = 0
 2030              		@ frame_needed = 0, uses_anonymous_args = 0
 2031              		.loc 1 803 1 is_stmt 0 view .LVU668
 2032 0000 10B5     		push	{r4, lr}
 2033              	.LCFI30:
 2034              		.cfi_def_cfa_offset 8
 2035              		.cfi_offset 4, -8
 2036              		.cfi_offset 14, -4
 2037 0002 0446     		mov	r4, r0
 804:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==UART4)
 2038              		.loc 1 804 3 is_stmt 1 view .LVU669
 2039              		.loc 1 804 11 is_stmt 0 view .LVU670
 2040 0004 0368     		ldr	r3, [r0]
 2041              		.loc 1 804 5 view .LVU671
 2042 0006 234A     		ldr	r2, .L129
 2043 0008 9342     		cmp	r3, r2
 2044 000a 06D0     		beq	.L126
 805:Core/Src/stm32h7xx_hal_msp.c ****   {
 806:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN UART4_MspDeInit 0 */
 807:Core/Src/stm32h7xx_hal_msp.c **** 
 808:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END UART4_MspDeInit 0 */
 809:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 810:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 811:Core/Src/stm32h7xx_hal_msp.c **** 
 812:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 813:Core/Src/stm32h7xx_hal_msp.c ****     PA0     ------> UART4_TX
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 60


 814:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> UART4_RX
 815:Core/Src/stm32h7xx_hal_msp.c ****     */
 816:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 817:Core/Src/stm32h7xx_hal_msp.c **** 
 818:Core/Src/stm32h7xx_hal_msp.c ****     /* UART4 DMA DeInit */
 819:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 820:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 821:Core/Src/stm32h7xx_hal_msp.c **** 
 822:Core/Src/stm32h7xx_hal_msp.c ****     /* UART4 interrupt DeInit */
 823:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(UART4_IRQn);
 824:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN UART4_MspDeInit 1 */
 825:Core/Src/stm32h7xx_hal_msp.c **** 
 826:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END UART4_MspDeInit 1 */
 827:Core/Src/stm32h7xx_hal_msp.c ****   }
 828:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART3)
 2045              		.loc 1 828 8 is_stmt 1 view .LVU672
 2046              		.loc 1 828 10 is_stmt 0 view .LVU673
 2047 000c 224A     		ldr	r2, .L129+4
 2048 000e 9342     		cmp	r3, r2
 2049 0010 19D0     		beq	.L127
 829:Core/Src/stm32h7xx_hal_msp.c ****   {
 830:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspDeInit 0 */
 831:Core/Src/stm32h7xx_hal_msp.c **** 
 832:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END USART3_MspDeInit 0 */
 833:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 834:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 835:Core/Src/stm32h7xx_hal_msp.c **** 
 836:Core/Src/stm32h7xx_hal_msp.c ****     /**USART3 GPIO Configuration
 837:Core/Src/stm32h7xx_hal_msp.c ****     PB10     ------> USART3_TX
 838:Core/Src/stm32h7xx_hal_msp.c ****     PB11     ------> USART3_RX
 839:Core/Src/stm32h7xx_hal_msp.c ****     */
 840:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 841:Core/Src/stm32h7xx_hal_msp.c **** 
 842:Core/Src/stm32h7xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 843:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 844:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspDeInit 1 */
 845:Core/Src/stm32h7xx_hal_msp.c **** 
 846:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END USART3_MspDeInit 1 */
 847:Core/Src/stm32h7xx_hal_msp.c ****   }
 848:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART6)
 2050              		.loc 1 848 8 is_stmt 1 view .LVU674
 2051              		.loc 1 848 10 is_stmt 0 view .LVU675
 2052 0012 224A     		ldr	r2, .L129+8
 2053 0014 9342     		cmp	r3, r2
 2054 0016 26D0     		beq	.L128
 2055              	.LVL100:
 2056              	.L121:
 849:Core/Src/stm32h7xx_hal_msp.c ****   {
 850:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART6_MspDeInit 0 */
 851:Core/Src/stm32h7xx_hal_msp.c **** 
 852:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END USART6_MspDeInit 0 */
 853:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 854:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 855:Core/Src/stm32h7xx_hal_msp.c **** 
 856:Core/Src/stm32h7xx_hal_msp.c ****     /**USART6 GPIO Configuration
 857:Core/Src/stm32h7xx_hal_msp.c ****     PC6     ------> USART6_TX
 858:Core/Src/stm32h7xx_hal_msp.c ****     PC7     ------> USART6_RX
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 61


 859:Core/Src/stm32h7xx_hal_msp.c ****     */
 860:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 861:Core/Src/stm32h7xx_hal_msp.c **** 
 862:Core/Src/stm32h7xx_hal_msp.c ****     /* USART6 DMA DeInit */
 863:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 864:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 865:Core/Src/stm32h7xx_hal_msp.c **** 
 866:Core/Src/stm32h7xx_hal_msp.c ****     /* USART6 interrupt DeInit */
 867:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART6_IRQn);
 868:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART6_MspDeInit 1 */
 869:Core/Src/stm32h7xx_hal_msp.c **** 
 870:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE END USART6_MspDeInit 1 */
 871:Core/Src/stm32h7xx_hal_msp.c ****   }
 872:Core/Src/stm32h7xx_hal_msp.c **** 
 873:Core/Src/stm32h7xx_hal_msp.c **** }
 2057              		.loc 1 873 1 view .LVU676
 2058 0018 10BD     		pop	{r4, pc}
 2059              	.LVL101:
 2060              	.L126:
 810:Core/Src/stm32h7xx_hal_msp.c **** 
 2061              		.loc 1 810 5 is_stmt 1 view .LVU677
 2062 001a 214A     		ldr	r2, .L129+12
 2063 001c D2F8E830 		ldr	r3, [r2, #232]
 2064 0020 23F40023 		bic	r3, r3, #524288
 2065 0024 C2F8E830 		str	r3, [r2, #232]
 816:Core/Src/stm32h7xx_hal_msp.c **** 
 2066              		.loc 1 816 5 view .LVU678
 2067 0028 0321     		movs	r1, #3
 2068 002a 1E48     		ldr	r0, .L129+16
 2069              	.LVL102:
 816:Core/Src/stm32h7xx_hal_msp.c **** 
 2070              		.loc 1 816 5 is_stmt 0 view .LVU679
 2071 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 2072              	.LVL103:
 819:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 2073              		.loc 1 819 5 is_stmt 1 view .LVU680
 2074 0030 D4F88000 		ldr	r0, [r4, #128]
 2075 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 2076              	.LVL104:
 820:Core/Src/stm32h7xx_hal_msp.c **** 
 2077              		.loc 1 820 5 view .LVU681
 2078 0038 E06F     		ldr	r0, [r4, #124]
 2079 003a FFF7FEFF 		bl	HAL_DMA_DeInit
 2080              	.LVL105:
 823:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN UART4_MspDeInit 1 */
 2081              		.loc 1 823 5 view .LVU682
 2082 003e 3420     		movs	r0, #52
 2083 0040 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2084              	.LVL106:
 2085 0044 E8E7     		b	.L121
 2086              	.LVL107:
 2087              	.L127:
 834:Core/Src/stm32h7xx_hal_msp.c **** 
 2088              		.loc 1 834 5 view .LVU683
 2089 0046 164A     		ldr	r2, .L129+12
 2090 0048 D2F8E830 		ldr	r3, [r2, #232]
 2091 004c 23F48023 		bic	r3, r3, #262144
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 62


 2092 0050 C2F8E830 		str	r3, [r2, #232]
 840:Core/Src/stm32h7xx_hal_msp.c **** 
 2093              		.loc 1 840 5 view .LVU684
 2094 0054 4FF44061 		mov	r1, #3072
 2095 0058 1348     		ldr	r0, .L129+20
 2096              	.LVL108:
 840:Core/Src/stm32h7xx_hal_msp.c **** 
 2097              		.loc 1 840 5 is_stmt 0 view .LVU685
 2098 005a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2099              	.LVL109:
 843:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART3_MspDeInit 1 */
 2100              		.loc 1 843 5 is_stmt 1 view .LVU686
 2101 005e 2720     		movs	r0, #39
 2102 0060 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2103              	.LVL110:
 2104 0064 D8E7     		b	.L121
 2105              	.LVL111:
 2106              	.L128:
 854:Core/Src/stm32h7xx_hal_msp.c **** 
 2107              		.loc 1 854 5 view .LVU687
 2108 0066 0E4A     		ldr	r2, .L129+12
 2109 0068 D2F8F030 		ldr	r3, [r2, #240]
 2110 006c 23F02003 		bic	r3, r3, #32
 2111 0070 C2F8F030 		str	r3, [r2, #240]
 860:Core/Src/stm32h7xx_hal_msp.c **** 
 2112              		.loc 1 860 5 view .LVU688
 2113 0074 C021     		movs	r1, #192
 2114 0076 0D48     		ldr	r0, .L129+24
 2115              	.LVL112:
 860:Core/Src/stm32h7xx_hal_msp.c **** 
 2116              		.loc 1 860 5 is_stmt 0 view .LVU689
 2117 0078 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2118              	.LVL113:
 863:Core/Src/stm32h7xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 2119              		.loc 1 863 5 is_stmt 1 view .LVU690
 2120 007c D4F88000 		ldr	r0, [r4, #128]
 2121 0080 FFF7FEFF 		bl	HAL_DMA_DeInit
 2122              	.LVL114:
 864:Core/Src/stm32h7xx_hal_msp.c **** 
 2123              		.loc 1 864 5 view .LVU691
 2124 0084 E06F     		ldr	r0, [r4, #124]
 2125 0086 FFF7FEFF 		bl	HAL_DMA_DeInit
 2126              	.LVL115:
 867:Core/Src/stm32h7xx_hal_msp.c ****     /* USER CODE BEGIN USART6_MspDeInit 1 */
 2127              		.loc 1 867 5 view .LVU692
 2128 008a 4720     		movs	r0, #71
 2129 008c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2130              	.LVL116:
 2131              		.loc 1 873 1 is_stmt 0 view .LVU693
 2132 0090 C2E7     		b	.L121
 2133              	.L130:
 2134 0092 00BF     		.align	2
 2135              	.L129:
 2136 0094 004C0040 		.word	1073761280
 2137 0098 00480040 		.word	1073760256
 2138 009c 00140140 		.word	1073812480
 2139 00a0 00440258 		.word	1476543488
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 63


 2140 00a4 00000258 		.word	1476526080
 2141 00a8 00040258 		.word	1476527104
 2142 00ac 00080258 		.word	1476528128
 2143              		.cfi_endproc
 2144              	.LFE363:
 2146              		.text
 2147              	.Letext0:
 2148              		.file 2 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 2149              		.file 3 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 2150              		.file 4 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 2151              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2152              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2153              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 2154              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2155              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2156              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 2157              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h"
 2158              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2159              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 2160              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2161              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2162              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 2163              		.file 17 "Core/Inc/main.h"
 2164              		.file 18 "<built-in>"
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 64


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:20     .text.HAL_MspInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:26     .text.HAL_MspInit:00000000 HAL_MspInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:70     .text.HAL_MspInit:00000030 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:75     .text.HAL_ADC_MspInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:81     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:298    .text.HAL_ADC_MspInit:000000e0 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:307    .text.HAL_ADC_MspDeInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:313    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:359    .text.HAL_ADC_MspDeInit:00000030 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:366    .text.HAL_CRC_MspInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:372    .text.HAL_CRC_MspInit:00000000 HAL_CRC_MspInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:418    .text.HAL_CRC_MspInit:0000002c $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:423    .text.HAL_CRC_MspDeInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:429    .text.HAL_CRC_MspDeInit:00000000 HAL_CRC_MspDeInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:458    .text.HAL_CRC_MspDeInit:0000001c $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:464    .text.HAL_I2C_MspInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:470    .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:745    .text.HAL_I2C_MspInit:00000128 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:756    .text.HAL_I2C_MspDeInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:762    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:831    .text.HAL_I2C_MspDeInit:00000048 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:838    .text.HAL_SPI_MspInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:844    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1121   .text.HAL_SPI_MspInit:00000124 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1132   .text.HAL_SPI_MspDeInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1138   .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1192   .text.HAL_SPI_MspDeInit:00000038 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1199   .text.HAL_TIM_Base_MspInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1205   .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1251   .text.HAL_TIM_Base_MspInit:0000002c $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1257   .text.HAL_TIM_MspPostInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1263   .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1348   .text.HAL_TIM_MspPostInit:00000050 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1355   .text.HAL_TIM_Base_MspDeInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1361   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1390   .text.HAL_TIM_Base_MspDeInit:0000001c $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1396   .text.HAL_UART_MspInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1402   .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:1999   .text.HAL_UART_MspInit:000002a4 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:2018   .text.HAL_UART_MspDeInit:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:2024   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s:2136   .text.HAL_UART_MspDeInit:00000094 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_EnableIRQ
hdma_i2c1_rx
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccpN8cRR.s 			page 65


hdma_i2c1_tx
HAL_NVIC_DisableIRQ
hdma_spi1_rx
hdma_spi1_tx
hdma_uart4_rx
hdma_uart4_tx
hdma_usart6_rx
hdma_usart6_tx
