// Seed: 2056772226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  input id_5;
  inout id_4;
  inout id_3;
  input id_2;
  input id_1;
  assign id_6 = 1;
  always @(id_4 or(id_3), id_3 or posedge 1) id_4.id_2 = 1;
  logic id_6;
  assign id_3 = id_6;
  assign id_6 = 1'b0;
  logic id_7;
  logic id_8 = 1;
  assign id_3 = 1;
endmodule
