
*** Running vivado
    with args -log daphne1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source daphne1.tcl -notrace



****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source daphne1.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1459.902 ; gain = 159.789
Command: link_design -top daphne1 -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.259 . Memory (MB): peak = 1949.988 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ETH_MOD/ETH_PHY_COM/U0'
Finished Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/gig_ethernet_pcs_pma_0_board.xdc] for cell 'ETH_MOD/ETH_PHY_COM/U0'
Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ETH_MOD/ETH_PHY_COM/U0'
Finished Parsing XDC File [c:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.gen/sources_1/ip/gig_ethernet_pcs_pma_0/synth/gig_ethernet_pcs_pma_0.xdc] for cell 'ETH_MOD/ETH_PHY_COM/U0'
Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:21]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc:21]
create_generated_clock: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2730.688 ; gain = 630.840
Finished Parsing XDC File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/daphne_constraints.xdc]
Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/rx_fifo/fifo_inst
Inserting timing constraints for axis_async_fifo instance ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/axis_async_fifo.tcl]
Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl]
Inserting timing constraints for eth_mac_1g_gmii instance ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst
Finished Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/eth_mac_1g_gmii.tcl]
Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl]
Inserting timing constraints for gmii_phy_if instance ETH_MOD/ETH_MAC_UDP_STACK_COM/eth_mac_inst/eth_mac_1g_gmii_inst/gmii_phy_if_inst
Finished Sourcing Tcl File [C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.srcs/constrs_1/new/gmii_phy_if.tcl]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 20 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2730.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2730.688 ; gain = 1234.086
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2730.688 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1bad2a344

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2730.688 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 7 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: af446320

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3085.738 ; gain = 32.273
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 15 cells
INFO: [Opt 31-1021] In phase Retarget, 3 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: f6a0c449

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.738 ; gain = 32.273
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15499a974

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3085.738 ; gain = 32.273
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 21 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: de98102e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3085.738 ; gain = 32.273
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1210ab652

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3085.738 ; gain = 32.273
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 153fb92bc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3085.738 ; gain = 32.273
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              15  |                                              3  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |              21  |                                              0  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3085.738 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 110578036

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3085.738 ; gain = 32.273

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 3 Total Ports: 30
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 158f4d7ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 3334.586 ; gain = 0.000
Ending Power Optimization Task | Checksum: 158f4d7ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3334.586 ; gain = 248.848

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1c13de527

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3334.586 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1c13de527

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3334.586 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3334.586 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1c13de527

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 3334.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3334.586 ; gain = 603.898
INFO: [runtcl-4] Executing : report_drc -file daphne1_drc_opted.rpt -pb daphne1_drc_opted.pb -rpx daphne1_drc_opted.rpx
Command: report_drc -file daphne1_drc_opted.rpt -pb daphne1_drc_opted.pb -rpx daphne1_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 3334.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ff688170

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3334.586 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 90dd99b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 97c9a0af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 97c9a0af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 97c9a0af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d40ad6f2

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 14df78042

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14df78042

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 10b78c57c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 257 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 89 nets or LUTs. Breaked 0 LUT, combined 89 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3334.586 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             89  |                    89  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             89  |                    89  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 15727d622

Time (s): cpu = 00:00:37 ; elapsed = 00:00:22 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1b071ef29

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b071ef29

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 23c8eb36f

Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12e9e40ec

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 194d7f812

Time (s): cpu = 00:00:47 ; elapsed = 00:00:29 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1950de4cb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:29 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20b2f1162

Time (s): cpu = 00:00:51 ; elapsed = 00:00:32 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1a310cacf

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16c630095

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 16c630095

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20879c638

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.961 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 20b055628

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3334.586 ; gain = 0.000
INFO: [Place 46-33] Processed net AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/reset_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 20b055628

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 20879c638

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.961. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 175841a06

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3334.586 ; gain = 0.000

Time (s): cpu = 00:01:05 ; elapsed = 00:00:42 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 175841a06

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 175841a06

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 175841a06

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 175841a06

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 3334.586 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3334.586 ; gain = 0.000

Time (s): cpu = 00:01:05 ; elapsed = 00:00:43 . Memory (MB): peak = 3334.586 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 89799fc3

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 3334.586 ; gain = 0.000
Ending Placer Task | Checksum: 5d25782e

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 3334.586 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 3334.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file daphne1_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 3334.586 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file daphne1_utilization_placed.rpt -pb daphne1_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file daphne1_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 3334.586 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3334.586 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3352.066 ; gain = 17.480
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3386.711 ; gain = 34.598
INFO: [Common 17-1381] The checkpoint 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5cabce52 ConstDB: 0 ShapeSum: 79a9dc RouteDB: 0
Post Restoration Checksum: NetGraph: 73763958 | NumContArr: 957a43f8 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 121fad2fd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:08 . Memory (MB): peak = 3611.492 ; gain = 195.914

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 121fad2fd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:09 . Memory (MB): peak = 3611.492 ; gain = 195.914

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 121fad2fd

Time (s): cpu = 00:01:19 ; elapsed = 00:01:09 . Memory (MB): peak = 3611.492 ; gain = 195.914
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a32f4b30

Time (s): cpu = 00:01:33 ; elapsed = 00:01:18 . Memory (MB): peak = 3641.324 ; gain = 225.746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.938  | TNS=0.000  | WHS=-0.550 | THS=-378.780|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1b08839af

Time (s): cpu = 00:01:42 ; elapsed = 00:01:23 . Memory (MB): peak = 3711.352 ; gain = 295.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.938  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 13aa2aaea

Time (s): cpu = 00:01:42 ; elapsed = 00:01:23 . Memory (MB): peak = 3712.293 ; gain = 296.715

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 25230
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25230
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1cdb54be0

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 3716.164 ; gain = 300.586

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1cdb54be0

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 3716.164 ; gain = 300.586
Phase 3 Initial Routing | Checksum: 1f9185aef

Time (s): cpu = 00:02:03 ; elapsed = 00:01:35 . Memory (MB): peak = 3727.340 ; gain = 311.762

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 487
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.112  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11dd4132f

Time (s): cpu = 00:02:22 ; elapsed = 00:01:47 . Memory (MB): peak = 3728.520 ; gain = 312.941
Phase 4 Rip-up And Reroute | Checksum: 11dd4132f

Time (s): cpu = 00:02:22 ; elapsed = 00:01:47 . Memory (MB): peak = 3728.520 ; gain = 312.941

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 11dd4132f

Time (s): cpu = 00:02:22 ; elapsed = 00:01:47 . Memory (MB): peak = 3728.520 ; gain = 312.941

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11dd4132f

Time (s): cpu = 00:02:23 ; elapsed = 00:01:47 . Memory (MB): peak = 3728.520 ; gain = 312.941
Phase 5 Delay and Skew Optimization | Checksum: 11dd4132f

Time (s): cpu = 00:02:23 ; elapsed = 00:01:47 . Memory (MB): peak = 3728.520 ; gain = 312.941

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 151a4358b

Time (s): cpu = 00:02:26 ; elapsed = 00:01:49 . Memory (MB): peak = 3728.520 ; gain = 312.941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.202  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cb4054a7

Time (s): cpu = 00:02:26 ; elapsed = 00:01:49 . Memory (MB): peak = 3728.520 ; gain = 312.941
Phase 6 Post Hold Fix | Checksum: 1cb4054a7

Time (s): cpu = 00:02:26 ; elapsed = 00:01:49 . Memory (MB): peak = 3728.520 ; gain = 312.941

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.48784 %
  Global Horizontal Routing Utilization  = 3.03959 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 10f7a58fc

Time (s): cpu = 00:02:26 ; elapsed = 00:01:49 . Memory (MB): peak = 3728.520 ; gain = 312.941

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 10f7a58fc

Time (s): cpu = 00:02:26 ; elapsed = 00:01:49 . Memory (MB): peak = 3728.520 ; gain = 312.941

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 118e09cdd

Time (s): cpu = 00:02:28 ; elapsed = 00:01:51 . Memory (MB): peak = 3728.520 ; gain = 312.941

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.202  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 118e09cdd

Time (s): cpu = 00:02:31 ; elapsed = 00:01:52 . Memory (MB): peak = 3728.520 ; gain = 312.941
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: b58039a5

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3728.520 ; gain = 312.941

Time (s): cpu = 00:02:31 ; elapsed = 00:01:53 . Memory (MB): peak = 3728.520 ; gain = 312.941

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:01:55 . Memory (MB): peak = 3728.520 ; gain = 341.809
INFO: [runtcl-4] Executing : report_drc -file daphne1_drc_routed.rpt -pb daphne1_drc_routed.pb -rpx daphne1_drc_routed.rpx
Command: report_drc -file daphne1_drc_routed.rpt -pb daphne1_drc_routed.pb -rpx daphne1_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file daphne1_methodology_drc_routed.rpt -pb daphne1_methodology_drc_routed.pb -rpx daphne1_methodology_drc_routed.rpx
Command: report_methodology -file daphne1_methodology_drc_routed.rpt -pb daphne1_methodology_drc_routed.pb -rpx daphne1_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3818.242 ; gain = 89.723
INFO: [runtcl-4] Executing : report_power -file daphne1_power_routed.rpt -pb daphne1_power_summary_routed.pb -rpx daphne1_power_routed.rpx
Command: report_power -file daphne1_power_routed.rpt -pb daphne1_power_summary_routed.pb -rpx daphne1_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
105 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3822.430 ; gain = 4.188
INFO: [runtcl-4] Executing : report_route_status -file daphne1_route_status.rpt -pb daphne1_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file daphne1_timing_summary_routed.rpt -pb daphne1_timing_summary_routed.pb -rpx daphne1_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file daphne1_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file daphne1_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file daphne1_bus_skew_routed.rpt -pb daphne1_bus_skew_routed.pb -rpx daphne1_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3843.980 ; gain = 12.961
INFO: [Common 17-1381] The checkpoint 'C:/Users/daniel.avila/Documents/GitHub/DAPHNE_V1/daphne_v1/daphne_v1.runs/impl_1/daphne1_routed.dcp' has been generated.
Command: write_bitstream -force daphne1.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/HP_FILTER_COM/fir_feedback/DSP48E1_inst input AFE0_ST_CH_0/HP_FILTER_COM/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/LP_FILTER_COM/fir_feedback/DSP48E1_inst input AFE0_ST_CH_0/LP_FILTER_COM/fir_feedback/DSP48E1_inst/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[0,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[0,0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[0,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[0,0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[1,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[1,0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[1,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[1,0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[2,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[2,0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[2,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[2,0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[3,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[3,0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[3,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg[3,0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg_reg[0,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg_reg[0,0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg_reg[0,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg_reg[0,0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg_reg[1,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg_reg[1,0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg_reg[1,0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].add_data_reg_reg_reg[1,0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].h_j_reg_reg[0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].h_j_reg_reg[0]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].h_j_reg_reg[0] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[0].h_j_reg_reg[0]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[0,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[0,10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[0,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[0,10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[1,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[1,10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[1,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[1,10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[2,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[2,10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[2,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[2,10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[3,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[3,10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[3,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg[3,10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg_reg[0,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg_reg[0,10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg_reg[0,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg_reg[0,10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg_reg[1,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg_reg[1,10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg_reg[1,10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].add_data_reg_reg_reg[1,10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].h_j_reg_reg[10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].h_j_reg_reg[10]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].h_j_reg_reg[10] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[10].h_j_reg_reg[10]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[0,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[0,11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[0,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[0,11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[1,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[1,11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[1,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[1,11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[2,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[2,11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[2,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[2,11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[3,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[3,11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[3,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg[3,11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg_reg[0,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg_reg[0,11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg_reg[0,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg_reg[0,11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg_reg[1,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg_reg[1,11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg_reg[1,11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].add_data_reg_reg_reg[1,11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].h_j_reg_reg[11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].h_j_reg_reg[11]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].h_j_reg_reg[11] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[11].h_j_reg_reg[11]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[0,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[0,1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[0,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[0,1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[1,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[1,1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[1,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[1,1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[2,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[2,1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[2,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[2,1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[3,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[3,1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[3,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg[3,1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg_reg[0,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg_reg[0,1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg_reg[0,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg_reg[0,1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg_reg[1,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg_reg[1,1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg_reg[1,1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].add_data_reg_reg_reg[1,1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].h_j_reg_reg[1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].h_j_reg_reg[1]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].h_j_reg_reg[1] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[1].h_j_reg_reg[1]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[0,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[0,2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[0,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[0,2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[1,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[1,2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[1,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[1,2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[2,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[2,2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[2,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[2,2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[3,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[3,2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[3,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg[3,2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg_reg[0,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg_reg[0,2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg_reg[0,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg_reg[0,2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg_reg[1,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg_reg[1,2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg_reg[1,2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].add_data_reg_reg_reg[1,2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].h_j_reg_reg[2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].h_j_reg_reg[2]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].h_j_reg_reg[2] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[2].h_j_reg_reg[2]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[0,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[0,3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[0,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[0,3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[1,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[1,3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[1,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[1,3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[2,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[2,3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[2,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[2,3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[3,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[3,3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[3,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg[3,3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg_reg[0,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg_reg[0,3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg_reg[0,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg_reg[0,3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg_reg[1,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg_reg[1,3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg_reg[1,3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].add_data_reg_reg_reg[1,3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].h_j_reg_reg[3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].h_j_reg_reg[3]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].h_j_reg_reg[3] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[3].h_j_reg_reg[3]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[0,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[0,4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[0,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[0,4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[1,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[1,4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[1,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[1,4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[2,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[2,4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[2,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[2,4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[3,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[3,4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[3,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg[3,4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg_reg[0,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg_reg[0,4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg_reg[0,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg_reg[0,4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg_reg[1,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg_reg[1,4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg_reg[1,4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].add_data_reg_reg_reg[1,4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].h_j_reg_reg[4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].h_j_reg_reg[4]/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].h_j_reg_reg[4] input AFE0_ST_CH_0/SELF_TRIGGER_TOP_COM/HIDDEN_AGG[4].h_j_reg_reg[4]/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP AFE0_ST_CH_0/HP_FILTER_COM/fir_feedback/DSP48E1_inst output AFE0_ST_CH_0/HP_FILTER_COM/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP AFE0_ST_CH_0/HP_FILTER_COM/fir_forward/DSP48E1_inst output AFE0_ST_CH_0/HP_FILTER_COM/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP AFE0_ST_CH_0/LP_FILTER_COM/fir_feedback/DSP48E1_inst output AFE0_ST_CH_0/LP_FILTER_COM/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP AFE0_ST_CH_0/LP_FILTER_COM/fir_forward/DSP48E1_inst output AFE0_ST_CH_0/LP_FILTER_COM/fir_forward/DSP48E1_inst/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AFE0_ST_CH_0/HP_FILTER_COM/fir_feedback/DSP48E1_inst multiplier stage AFE0_ST_CH_0/HP_FILTER_COM/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP AFE0_ST_CH_0/LP_FILTER_COM/fir_feedback/DSP48E1_inst multiplier stage AFE0_ST_CH_0/LP_FILTER_COM/fir_feedback/DSP48E1_inst/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 AFE0_CH_0/DATA_COM/DATA_ISER/ISERDESE2_M_inst. This can result in corrupted data. The AFE0_CH_0/DATA_COM/DATA_ISER/ISERDESE2_M_inst/CLK / AFE0_CH_0/DATA_COM/DATA_ISER/ISERDESE2_M_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 AFE0_CH_0/DATA_COM/DATA_ISER/ISERDESE2_S_inst. This can result in corrupted data. The AFE0_CH_0/DATA_COM/DATA_ISER/ISERDESE2_S_inst/CLK / AFE0_CH_0/DATA_COM/DATA_ISER/ISERDESE2_S_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 AFE0_CH_0/DATA_COM/ISER_FR/ISERDESE2_M_inst. This can result in corrupted data. The AFE0_CH_0/DATA_COM/ISER_FR/ISERDESE2_M_inst/CLK / AFE0_CH_0/DATA_COM/ISER_FR/ISERDESE2_M_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
WARNING: [DRC REQP-1580] Phase alignment: Unsupported clocking topology used for ISERDESE2 AFE0_CH_0/DATA_COM/ISER_FR/ISERDESE2_S_inst. This can result in corrupted data. The AFE0_CH_0/DATA_COM/ISER_FR/ISERDESE2_S_inst/CLK / AFE0_CH_0/DATA_COM/ISER_FR/ISERDESE2_S_inst/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 180 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 49498432 bits.
Writing bitstream ./daphne1.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:55 ; elapsed = 00:00:41 . Memory (MB): peak = 4612.840 ; gain = 768.859
INFO: [Common 17-206] Exiting Vivado at Thu Nov 16 15:24:45 2023...
