

================================================================
== Vitis HLS Report for 'Loop_loop15_proc3'
================================================================
* Date:           Fri Oct  4 14:45:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_DepthwiseSeparableConvBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   100361|   100361|  0.334 ms|  0.334 ms|  100361|  100361|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop15_loop16_loop17  |   100359|   100359|         9|          1|          1|  100352|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       88|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      143|       78|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      163|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     3|      306|      229|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U29    |fcmp_32ns_32ns_1_2_no_dsp_1    |        0|   0|    0|   0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U28  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+
    |Total                              |                               |        0|   3|  143|  78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln105_fu_81_p2         |         +|   0|  0|  24|          17|           1|
    |ap_condition_151           |       and|   0|  0|   2|           1|           1|
    |icmp_ln105_fu_75_p2        |      icmp|   0|  0|  24|          17|          16|
    |ap_block_pp0_stage0_00001  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln118_fu_99_p3      |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  88|          39|          54|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|   17|         34|
    |indvar_flatten10_fu_40                  |   9|          2|   17|         34|
    |real_start                              |   9|          2|    1|          2|
    |v27_blk_n                               |   9|          2|    1|          2|
    |v39_blk_n                               |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   39|         78|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |indvar_flatten10_fu_40            |  17|   0|   17|          0|
    |select_ln118_reg_134              |  32|   0|   32|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |v27_read_reg_118                  |  32|   0|   32|          0|
    |v47_reg_128                       |  32|   0|   32|          0|
    |v47_reg_128_pp0_iter6_reg         |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 163|   0|  163|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+--------------------+-----+-----+------------+-------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|  Loop_loop15_proc3|  return value|
|v27_dout            |   in|   32|     ap_fifo|                v27|       pointer|
|v27_num_data_valid  |   in|   18|     ap_fifo|                v27|       pointer|
|v27_fifo_cap        |   in|   18|     ap_fifo|                v27|       pointer|
|v27_empty_n         |   in|    1|     ap_fifo|                v27|       pointer|
|v27_read            |  out|    1|     ap_fifo|                v27|       pointer|
|v39_din             |  out|   32|     ap_fifo|                v39|       pointer|
|v39_num_data_valid  |   in|   18|     ap_fifo|                v39|       pointer|
|v39_fifo_cap        |   in|   18|     ap_fifo|                v39|       pointer|
|v39_full_n          |   in|    1|     ap_fifo|                v39|       pointer|
|v39_write           |  out|    1|     ap_fifo|                v39|       pointer|
+--------------------+-----+-----+------------+-------------------+--------------+

