;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SLT 121, 202
	SUB -70, -0
	SUB -70, -0
	SUB -70, -0
	SUB -70, -0
	SUB 100, @300
	JMP 0, @-15
	SUB 100, @300
	JMP 0, @-15
	SUB 100, @300
	ADD 210, 60
	SUB 100, @300
	SUB -70, -0
	SUB @0, @2
	SUB 100, @300
	SUB <-137, 100
	SUB @-121, @-196
	CMP -207, -170
	CMP @121, @-196
	SUB 121, 100
	MOV 0, <-15
	SUB @121, @-196
	JMP @120, 6
	SUB -1, <-2
	SUB -70, -0
	ADD #217, @-960
	CMP @0, @2
	ADD 210, 60
	ADD 1, <-1
	SPL <12, #10
	SPL <12, #10
	SLT 121, 0
	SPL 0, #92
	SLT 121, 0
	SLT 121, 0
	SPL 0, <792
	SPL 0, <792
	CMP -207, <-120
	SPL 0, <792
	SPL 0, <792
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	DJN -1, @-20
	SPL 0, <792
