

================================================================
== Vitis HLS Report for 'krnl_lstm_unit_Block_split2_proc'
================================================================
* Date:           Mon May 24 12:52:38 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.172 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|       2|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        8|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|      85|    -|
|Register         |        -|    -|       3|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        8|    0|       3|      87|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |B_c_U   |krnl_lstm_unit_Block_split2_proc_B_c   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_f_U   |krnl_lstm_unit_Block_split2_proc_B_f   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_i_U   |krnl_lstm_unit_Block_split2_proc_B_i   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |B_o_U   |krnl_lstm_unit_Block_split2_proc_B_o   |        1|  0|   0|    0|    64|   32|     1|         2048|
    |W_xc_U  |krnl_lstm_unit_Block_split2_proc_W_xc  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |W_xf_U  |krnl_lstm_unit_Block_split2_proc_W_xf  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |W_xi_U  |krnl_lstm_unit_Block_split2_proc_W_xi  |        1|  0|   0|    0|    64|   32|     1|         2048|
    |W_xo_U  |krnl_lstm_unit_Block_split2_proc_W_xo  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +--------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                       |        8|  0|   0|    0|   512|  256|     8|        16384|
    +--------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   1|           1|           1|
    |ap_block_state2  |        or|   0|  0|   1|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           2|           2|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  13|          3|    1|          3|
    |ap_done             |   9|          2|    1|          2|
    |b_c_out_out_blk_n   |   9|          2|    1|          2|
    |b_i_out_out_blk_n   |   9|          2|    1|          2|
    |b_o_out_out_blk_n   |   9|          2|    1|          2|
    |unit_ind_blk_n      |   9|          2|    1|          2|
    |w_xc_out_out_blk_n  |   9|          2|    1|          2|
    |w_xi_out_out_blk_n  |   9|          2|    1|          2|
    |w_xo_out_out_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  85|         19|    9|         19|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  2|   0|    2|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|ap_return_0          |  out|   32|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|ap_return_1          |  out|   32|  ap_ctrl_hs|  krnl_lstm_unit_Block_.split2_proc|  return value|
|unit_ind_dout        |   in|    6|     ap_fifo|                           unit_ind|       pointer|
|unit_ind_empty_n     |   in|    1|     ap_fifo|                           unit_ind|       pointer|
|unit_ind_read        |  out|    1|     ap_fifo|                           unit_ind|       pointer|
|w_xi_out_out_din     |  out|   32|     ap_fifo|                       w_xi_out_out|       pointer|
|w_xi_out_out_full_n  |   in|    1|     ap_fifo|                       w_xi_out_out|       pointer|
|w_xi_out_out_write   |  out|    1|     ap_fifo|                       w_xi_out_out|       pointer|
|w_xc_out_out_din     |  out|   32|     ap_fifo|                       w_xc_out_out|       pointer|
|w_xc_out_out_full_n  |   in|    1|     ap_fifo|                       w_xc_out_out|       pointer|
|w_xc_out_out_write   |  out|    1|     ap_fifo|                       w_xc_out_out|       pointer|
|w_xo_out_out_din     |  out|   32|     ap_fifo|                       w_xo_out_out|       pointer|
|w_xo_out_out_full_n  |   in|    1|     ap_fifo|                       w_xo_out_out|       pointer|
|w_xo_out_out_write   |  out|    1|     ap_fifo|                       w_xo_out_out|       pointer|
|b_i_out_out_din      |  out|   32|     ap_fifo|                        b_i_out_out|       pointer|
|b_i_out_out_full_n   |   in|    1|     ap_fifo|                        b_i_out_out|       pointer|
|b_i_out_out_write    |  out|    1|     ap_fifo|                        b_i_out_out|       pointer|
|b_c_out_out_din      |  out|   32|     ap_fifo|                        b_c_out_out|       pointer|
|b_c_out_out_full_n   |   in|    1|     ap_fifo|                        b_c_out_out|       pointer|
|b_c_out_out_write    |  out|    1|     ap_fifo|                        b_c_out_out|       pointer|
|b_o_out_out_din      |  out|   32|     ap_fifo|                        b_o_out_out|       pointer|
|b_o_out_out_full_n   |   in|    1|     ap_fifo|                        b_o_out_out|       pointer|
|b_o_out_out_write    |  out|    1|     ap_fifo|                        b_o_out_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.17>
ST_1 : Operation 3 [1/1] (3.40ns)   --->   "%unit_ind_read = read i6 @_ssdm_op_Read.ap_fifo.i6P0A, i6 %unit_ind"   --->   Operation 3 'read' 'unit_ind_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 6> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%unit_ind_cast_i = zext i6 %unit_ind_read"   --->   Operation 4 'zext' 'unit_ind_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%W_xf_addr = getelementptr i32 %W_xf, i32 0, i32 %unit_ind_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:337->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 5 'getelementptr' 'W_xf_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (2.77ns)   --->   "%w_xf = load i6 %W_xf_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:337->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 6 'load' 'w_xf' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%W_xi_addr = getelementptr i32 %W_xi, i32 0, i32 %unit_ind_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:338->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 7 'getelementptr' 'W_xi_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (2.77ns)   --->   "%w_xi = load i6 %W_xi_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:338->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 8 'load' 'w_xi' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%W_xc_addr = getelementptr i32 %W_xc, i32 0, i32 %unit_ind_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:339->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 9 'getelementptr' 'W_xc_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (2.77ns)   --->   "%w_xc = load i6 %W_xc_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:339->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 10 'load' 'w_xc' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%W_xo_addr = getelementptr i32 %W_xo, i32 0, i32 %unit_ind_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:340->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 11 'getelementptr' 'W_xo_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (2.77ns)   --->   "%w_xo = load i6 %W_xo_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:340->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 12 'load' 'w_xo' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%B_f_addr = getelementptr i32 %B_f, i32 0, i32 %unit_ind_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:347->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 13 'getelementptr' 'B_f_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (2.77ns)   --->   "%b_f = load i6 %B_f_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:347->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 14 'load' 'b_f' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%B_i_addr = getelementptr i32 %B_i, i32 0, i32 %unit_ind_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:348->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 15 'getelementptr' 'B_i_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.77ns)   --->   "%b_i = load i6 %B_i_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:348->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 16 'load' 'b_i' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%B_c_addr = getelementptr i32 %B_c, i32 0, i32 %unit_ind_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:349->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 17 'getelementptr' 'B_c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.77ns)   --->   "%b_c = load i6 %B_c_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:349->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 18 'load' 'b_c' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%B_o_addr = getelementptr i32 %B_o, i32 0, i32 %unit_ind_cast_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:350->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 19 'getelementptr' 'B_o_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.77ns)   --->   "%b_o = load i6 %B_o_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:350->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 20 'load' 'b_o' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 2 <SV = 1> <Delay = 6.17>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_o_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_c_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %b_i_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_xo_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_xc_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %w_xi_out_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %unit_ind, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (2.77ns)   --->   "%w_xf = load i6 %W_xf_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:337->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 28 'load' 'w_xf' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 29 [1/2] (2.77ns)   --->   "%w_xi = load i6 %W_xi_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:338->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 29 'load' 'w_xi' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 30 [1/2] (2.77ns)   --->   "%w_xc = load i6 %W_xc_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:339->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 30 'load' 'w_xc' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 31 [1/2] (2.77ns)   --->   "%w_xo = load i6 %W_xo_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:340->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 31 'load' 'w_xo' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 32 [1/2] (2.77ns)   --->   "%b_f = load i6 %B_f_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:347->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 32 'load' 'b_f' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 33 [1/2] (2.77ns)   --->   "%b_i = load i6 %B_i_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:348->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 33 'load' 'b_i' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 34 [1/2] (2.77ns)   --->   "%b_c = load i6 %B_c_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:349->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 34 'load' 'b_c' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 35 [1/2] (2.77ns)   --->   "%b_o = load i6 %B_o_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:350->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 35 'load' 'b_o' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 36 [1/1] (3.40ns)   --->   "%write_ln338 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %w_xi_out_out, i32 %w_xi" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:338->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 36 'write' 'write_ln338' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 37 [1/1] (3.40ns)   --->   "%write_ln339 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %w_xc_out_out, i32 %w_xc" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:339->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 37 'write' 'write_ln339' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 38 [1/1] (3.40ns)   --->   "%write_ln340 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %w_xo_out_out, i32 %w_xo" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:340->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 38 'write' 'write_ln340' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 39 [1/1] (3.40ns)   --->   "%write_ln348 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %b_i_out_out, i32 %b_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:348->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 39 'write' 'write_ln348' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 40 [1/1] (3.40ns)   --->   "%write_ln349 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %b_c_out_out, i32 %b_c" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:349->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 40 'write' 'write_ln349' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 41 [1/1] (3.40ns)   --->   "%write_ln350 = write void @_ssdm_op_Write.ap_fifo.floatP0A, i32 %b_o_out_out, i32 %b_o" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:350->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 41 'write' 'write_ln350' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%mrv = insertvalue i64 <undef>, i32 %w_xf" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 42 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i64 %mrv, i32 %b_f" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 43 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln320 = ret i64 %mrv_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:320]   --->   Operation 44 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ unit_ind]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_xi_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_xc_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ w_xo_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_i_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_c_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_o_out_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ W_xf]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_xi]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_xc]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_xo]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_f]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ B_o]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
unit_ind_read     (read         ) [ 000]
unit_ind_cast_i   (zext         ) [ 000]
W_xf_addr         (getelementptr) [ 001]
W_xi_addr         (getelementptr) [ 001]
W_xc_addr         (getelementptr) [ 001]
W_xo_addr         (getelementptr) [ 001]
B_f_addr          (getelementptr) [ 001]
B_i_addr          (getelementptr) [ 001]
B_c_addr          (getelementptr) [ 001]
B_o_addr          (getelementptr) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
w_xf              (load         ) [ 000]
w_xi              (load         ) [ 000]
w_xc              (load         ) [ 000]
w_xo              (load         ) [ 000]
b_f               (load         ) [ 000]
b_i               (load         ) [ 000]
b_c               (load         ) [ 000]
b_o               (load         ) [ 000]
write_ln338       (write        ) [ 000]
write_ln339       (write        ) [ 000]
write_ln340       (write        ) [ 000]
write_ln348       (write        ) [ 000]
write_ln349       (write        ) [ 000]
write_ln350       (write        ) [ 000]
mrv               (insertvalue  ) [ 000]
mrv_1             (insertvalue  ) [ 000]
ret_ln320         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="unit_ind">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="unit_ind"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_xi_out_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_xi_out_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="w_xc_out_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_xc_out_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_xo_out_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_xo_out_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_i_out_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_i_out_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_c_out_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_c_out_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="b_o_out_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_o_out_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_xf">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_xf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_xi">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_xi"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_xc">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_xc"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_xo">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_xo"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_f">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_i">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_c">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="B_o">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="unit_ind_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="6" slack="0"/>
<pin id="52" dir="0" index="1" bw="6" slack="0"/>
<pin id="53" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="unit_ind_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln338_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln338/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="write_ln339_write_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="0" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="32" slack="0"/>
<pin id="67" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln339/2 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln340_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="32" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln340/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln348_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="32" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln348/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln349_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln349/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="write_ln350_write_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="0" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="32" slack="0"/>
<pin id="95" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln350/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="W_xf_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="6" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_xf_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_xf/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="W_xi_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="6" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_xi_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="6" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_xi/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="W_xc_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_xc_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_xc/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="W_xo_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="6" slack="0"/>
<pin id="143" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_xo_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="6" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_xo/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="B_f_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="6" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_f_addr/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_f/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_i_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="6" slack="0"/>
<pin id="170" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_i_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="B_c_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="6" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_c_addr/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_c/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="B_o_addr_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="0"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_o_addr/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_o/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="unit_ind_cast_i_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="unit_ind_cast_i/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="mrv_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="64" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="mrv_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="64" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="W_xf_addr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="W_xf_addr "/>
</bind>
</comp>

<comp id="237" class="1005" name="W_xi_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="1"/>
<pin id="239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="W_xi_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="W_xc_addr_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="1"/>
<pin id="244" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="W_xc_addr "/>
</bind>
</comp>

<comp id="247" class="1005" name="W_xo_addr_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="W_xo_addr "/>
</bind>
</comp>

<comp id="252" class="1005" name="B_f_addr_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="1"/>
<pin id="254" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_f_addr "/>
</bind>
</comp>

<comp id="257" class="1005" name="B_i_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="6" slack="1"/>
<pin id="259" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_i_addr "/>
</bind>
</comp>

<comp id="262" class="1005" name="B_c_addr_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="1"/>
<pin id="264" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_c_addr "/>
</bind>
</comp>

<comp id="267" class="1005" name="B_o_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="6" slack="1"/>
<pin id="269" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="B_o_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="46" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="46" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="75"><net_src comp="46" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="46" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="46" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="118" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="124"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="132" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="138"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="20" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="32" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="146" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="152"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="173" pin="3"/><net_sink comp="77" pin=2"/></net>

<net id="179"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="26" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="187" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="193"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="32" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="206"><net_src comp="201" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="207"><net_src comp="194" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="211"><net_src comp="50" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="213"><net_src comp="208" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="214"><net_src comp="208" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="217"><net_src comp="208" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="219"><net_src comp="208" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="105" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="220" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="160" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="98" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="240"><net_src comp="111" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="245"><net_src comp="125" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="250"><net_src comp="139" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="255"><net_src comp="153" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="260"><net_src comp="166" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="265"><net_src comp="180" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="270"><net_src comp="194" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="201" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: w_xi_out_out | {2 }
	Port: w_xc_out_out | {2 }
	Port: w_xo_out_out | {2 }
	Port: b_i_out_out | {2 }
	Port: b_c_out_out | {2 }
	Port: b_o_out_out | {2 }
	Port: W_xf | {}
	Port: W_xi | {}
	Port: W_xc | {}
	Port: W_xo | {}
	Port: B_f | {}
	Port: B_i | {}
	Port: B_c | {}
	Port: B_o | {}
 - Input state : 
	Port: krnl_lstm_unit_Block_.split2_proc : unit_ind | {1 }
	Port: krnl_lstm_unit_Block_.split2_proc : W_xf | {1 2 }
	Port: krnl_lstm_unit_Block_.split2_proc : W_xi | {1 2 }
	Port: krnl_lstm_unit_Block_.split2_proc : W_xc | {1 2 }
	Port: krnl_lstm_unit_Block_.split2_proc : W_xo | {1 2 }
	Port: krnl_lstm_unit_Block_.split2_proc : B_f | {1 2 }
	Port: krnl_lstm_unit_Block_.split2_proc : B_i | {1 2 }
	Port: krnl_lstm_unit_Block_.split2_proc : B_c | {1 2 }
	Port: krnl_lstm_unit_Block_.split2_proc : B_o | {1 2 }
  - Chain level:
	State 1
		W_xf_addr : 1
		w_xf : 2
		W_xi_addr : 1
		w_xi : 2
		W_xc_addr : 1
		w_xc : 2
		W_xo_addr : 1
		w_xo : 2
		B_f_addr : 1
		b_f : 2
		B_i_addr : 1
		b_i : 2
		B_c_addr : 1
		b_c : 2
		B_o_addr : 1
		b_o : 2
	State 2
		write_ln338 : 1
		write_ln339 : 1
		write_ln340 : 1
		write_ln348 : 1
		write_ln349 : 1
		write_ln350 : 1
		mrv : 1
		mrv_1 : 2
		ret_ln320 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|
| Operation|      Functional Unit     |
|----------|--------------------------|
|   read   | unit_ind_read_read_fu_50 |
|----------|--------------------------|
|          |  write_ln338_write_fu_56 |
|          |  write_ln339_write_fu_63 |
|   write  |  write_ln340_write_fu_70 |
|          |  write_ln348_write_fu_77 |
|          |  write_ln349_write_fu_84 |
|          |  write_ln350_write_fu_91 |
|----------|--------------------------|
|   zext   |  unit_ind_cast_i_fu_208  |
|----------|--------------------------|
|insertvalue|        mrv_fu_220        |
|          |       mrv_1_fu_226       |
|----------|--------------------------|
|   Total  |                          |
|----------|--------------------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| B_c_addr_reg_262|    6   |
| B_f_addr_reg_252|    6   |
| B_i_addr_reg_257|    6   |
| B_o_addr_reg_267|    6   |
|W_xc_addr_reg_242|    6   |
|W_xf_addr_reg_232|    6   |
|W_xi_addr_reg_237|    6   |
|W_xo_addr_reg_247|    6   |
+-----------------+--------+
|      Total      |   48   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_160 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_187 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_201 |  p0  |   2  |   6  |   12   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   96   ||  10.384 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   10   |    -   |   72   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |   10   |   48   |   72   |
+-----------+--------+--------+--------+
