{"result": {"query": ":facetid:toc:\"db/conf/isca/isca2013.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "178.04"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "57", "@dc": "57", "@oc": "57", "@id": "40451214", "text": ":facetid:toc:db/conf/isca/isca2013.bht"}}, "hits": {"@total": "57", "@computed": "57", "@sent": "57", "@first": "0", "hit": [{"@score": "1", "@id": "3796843", "info": {"authors": {"author": [{"@pid": "99/11514", "text": "Islam Atta"}, {"@pid": "86/9726", "text": "Pinar T\u00f6z\u00fcn"}, {"@pid": "86/2176-5", "text": "Xin Tong 0005"}, {"@pid": "a/AnastassiaAilamaki", "text": "Anastasia Ailamaki"}, {"@pid": "m/AndreasMoshovos", "text": "Andreas Moshovos"}]}, "title": "STREX: boosting instruction cache reuse in OLTP workloads through stratified transaction execution.", "venue": "ISCA", "pages": "273-284", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/AttaTTAM13", "doi": "10.1145/2485922.2485946", "ee": "https://doi.org/10.1145/2485922.2485946", "url": "https://dblp.org/rec/conf/isca/AttaTTAM13"}, "url": "URL#3796843"}, {"@score": "1", "@id": "3796844", "info": {"authors": {"author": [{"@pid": "73/1601", "text": "Rodolfo Azevedo"}, {"@pid": "72/1381", "text": "John D. Davis"}, {"@pid": "60/4729", "text": "Karin Strauss"}, {"@pid": "16/1585", "text": "Parikshit Gopalan"}, {"@pid": "m/MarkSManasse", "text": "Mark S. Manasse"}, {"@pid": "29/1329", "text": "Sergey Yekhanin"}]}, "title": "Zombie memory: extending memory lifetime by reviving dead blocks.", "venue": "ISCA", "pages": "452-463", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/AzevedoDSGMY13", "doi": "10.1145/2485922.2485961", "ee": "https://doi.org/10.1145/2485922.2485961", "url": "https://dblp.org/rec/conf/isca/AzevedoDSGMY13"}, "url": "URL#3796844"}, {"@score": "1", "@id": "3796845", "info": {"authors": {"author": [{"@pid": "131/5120", "text": "Anys Bacha"}, {"@pid": "04/3074", "text": "Radu Teodorescu"}]}, "title": "Dynamic reduction of voltage margins by leveraging on-chip ECC in Itanium II processors.", "venue": "ISCA", "pages": "297-307", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/BachaT13", "doi": "10.1145/2485922.2485948", "ee": "https://doi.org/10.1145/2485922.2485948", "url": "https://dblp.org/rec/conf/isca/BachaT13"}, "url": "URL#3796845"}, {"@score": "1", "@id": "3796847", "info": {"authors": {"author": [{"@pid": "12/6041", "text": "Arkaprava Basu"}, {"@pid": "17/9796", "text": "Jayneel Gandhi"}, {"@pid": "82/6825", "text": "Jichuan Chang"}, {"@pid": "h/MarkDHill", "text": "Mark D. Hill"}, {"@pid": "s/MichaelMSwift", "text": "Michael M. Swift"}]}, "title": "Efficient virtual memory for big memory servers.", "venue": "ISCA", "pages": "237-248", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/BasuGCHS13", "doi": "10.1145/2485922.2485943", "ee": "https://doi.org/10.1145/2485922.2485943", "url": "https://dblp.org/rec/conf/isca/BasuGCHS13"}, "url": "URL#3796847"}, {"@score": "1", "@id": "3796848", "info": {"authors": {"author": [{"@pid": "95/9428", "text": "Bilel Belhadj"}, {"@pid": "48/11466", "text": "Antoine Joubert"}, {"@pid": "10/1143", "text": "Zheng Li"}, {"@pid": "17/4191", "text": "Rodolphe H\u00e9liot"}, {"@pid": "35/1139", "text": "Olivier Temam"}]}, "title": "Continuous real-world inputs can open up alternative accelerator designs.", "venue": "ISCA", "pages": "1-12", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/BelhadjJLHT13", "doi": "10.1145/2485922.2485923", "ee": "https://doi.org/10.1145/2485922.2485923", "url": "https://dblp.org/rec/conf/isca/BelhadjJLHT13"}, "url": "URL#3796848"}, {"@score": "1", "@id": "3796850", "info": {"authors": {"author": [{"@pid": "16/9927", "text": "Kristof Du Bois"}, {"@pid": "99/4678", "text": "Stijn Eyerman"}, {"@pid": "53/187", "text": "Jennifer B. Sartor"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}]}, "title": "Criticality stacks: identifying critical threads in parallel programs using synchronization behavior.", "venue": "ISCA", "pages": "511-522", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/BoisESE13", "doi": "10.1145/2485922.2485966", "ee": "https://doi.org/10.1145/2485922.2485966", "url": "https://dblp.org/rec/conf/isca/BoisESE13"}, "url": "URL#3796850"}, {"@score": "1", "@id": "3796851", "info": {"authors": {"author": [{"@pid": "04/1921", "text": "Harold W. Cain"}, {"@pid": "m/MMMichael", "text": "Maged M. Michael"}, {"@pid": "131/5126", "text": "Brad Frey"}, {"@pid": "80/5794", "text": "Cathy May"}, {"@pid": "54/4662", "text": "Derek Williams"}, {"@pid": "70/1044", "text": "Hung Q. Le"}]}, "title": "Robust architectural support for transactional memory in the power architecture.", "venue": "ISCA", "pages": "225-236", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/CainMFMWL13", "doi": "10.1145/2485922.2485942", "ee": "https://doi.org/10.1145/2485922.2485942", "url": "https://dblp.org/rec/conf/isca/CainMFMWL13"}, "url": "URL#3796851"}, {"@score": "1", "@id": "3796853", "info": {"authors": {"author": [{"@pid": "82/3536", "text": "Adrian M. Caulfield"}, {"@pid": "97/3886", "text": "Steven Swanson"}]}, "title": "QuickSAN: a storage area network for fast, distributed, solid state disks.", "venue": "ISCA", "pages": "464-474", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/CaulfieldS13", "doi": "10.1145/2485922.2485962", "ee": "https://doi.org/10.1145/2485922.2485962", "url": "https://dblp.org/rec/conf/isca/CaulfieldS13"}, "url": "URL#3796853"}, {"@score": "1", "@id": "3796854", "info": {"authors": {"author": [{"@pid": "51/6211", "text": "Xiaotao Chang"}, {"@pid": "17/3453", "text": "Hubertus Franke"}, {"@pid": "79/5417", "text": "Yi Ge"}, {"@pid": "43/656", "text": "Tao Liu"}, {"@pid": "05/1958", "text": "Kun Wang"}, {"@pid": "17/1537", "text": "Jimi Xenidis"}, {"@pid": "81/4345", "text": "Fei Chen"}, {"@pid": "50/671", "text": "Yu Zhang"}]}, "title": "Improving virtualization in the presence of software managed translation lookaside buffers.", "venue": "ISCA", "pages": "120-129", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/ChangFGLWXCZ13", "doi": "10.1145/2485922.2485933", "ee": "https://doi.org/10.1145/2485922.2485933", "url": "https://dblp.org/rec/conf/isca/ChangFGLWXCZ13"}, "url": "URL#3796854"}, {"@score": "1", "@id": "3796856", "info": {"authors": {"author": [{"@pid": "29/3950", "text": "Eric S. Chung"}, {"@pid": "72/1381", "text": "John D. Davis"}, {"@pid": "41/2370", "text": "Jaewon Lee"}]}, "title": "LINQits: big data on little clients.", "venue": "ISCA", "pages": "261-272", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/ChungDL13", "doi": "10.1145/2485922.2485945", "ee": "https://doi.org/10.1145/2485922.2485945", "url": "https://dblp.org/rec/conf/isca/ChungDL13"}, "url": "URL#3796856"}, {"@score": "1", "@id": "3796857", "info": {"authors": {"author": [{"@pid": "53/4687", "text": "Henry Cook"}, {"@pid": "80/1904", "text": "Miquel Moret\u00f3"}, {"@pid": "53/8277", "text": "Sarah Bird"}, {"@pid": "131/5100", "text": "Khanh Dao"}, {"@pid": "p/DAPatterson", "text": "David A. Patterson 0001"}, {"@pid": "a/KrsteAsanovic", "text": "Krste Asanovic"}]}, "title": "A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness.", "venue": "ISCA", "pages": "308-319", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/CookMBDPA13", "doi": "10.1145/2485922.2485949", "ee": "https://doi.org/10.1145/2485922.2485949", "url": "https://dblp.org/rec/conf/isca/CookMBDPA13"}, "url": "URL#3796857"}, {"@score": "1", "@id": "3796859", "info": {"authors": {"author": [{"@pid": "41/1231", "text": "Reetuparna Das"}, {"@pid": "27/3820", "text": "Satish Narayanasamy"}, {"@pid": "23/10054", "text": "Sudhir Satpathy"}, {"@pid": "83/1613", "text": "Ronald G. Dreslinski"}]}, "title": "Catnap: energy proportional multiple network-on-chip.", "venue": "ISCA", "pages": "320-331", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/DasNSD13", "doi": "10.1145/2485922.2485950", "ee": "https://doi.org/10.1145/2485922.2485950", "url": "https://dblp.org/rec/conf/isca/DasNSD13"}, "url": "URL#3796859"}, {"@score": "1", "@id": "3796860", "info": {"authors": {"author": [{"@pid": "31/9796", "text": "John Demme"}, {"@pid": "24/5065", "text": "Matthew Maycock"}, {"@pid": "63/10064", "text": "Jared Schmitz"}, {"@pid": "68/5424", "text": "Adrian Tang"}, {"@pid": "55/8302", "text": "Adam Waksman"}, {"@pid": "46/652", "text": "Simha Sethumadhavan"}, {"@pid": "s/SalvatoreJStolfo", "text": "Salvatore J. Stolfo"}]}, "title": "On the feasibility of online malware detection with performance counters.", "venue": "ISCA", "pages": "559-570", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/DemmeMSTWSS13", "doi": "10.1145/2485922.2485970", "ee": "https://doi.org/10.1145/2485922.2485970", "url": "https://dblp.org/rec/conf/isca/DemmeMSTWSS13"}, "url": "URL#3796860"}, {"@score": "1", "@id": "3796861", "info": {"authors": {"author": [{"@pid": "27/6228", "text": "Yu Du"}, {"@pid": "36/7663", "text": "Miao Zhou"}, {"@pid": "00/91", "text": "Bruce R. Childers"}, {"@pid": "m/DanielMosse", "text": "Daniel Moss\u00e9"}, {"@pid": "m/RamiGMelhem", "text": "Rami G. Melhem"}]}, "title": "Bit mapping for balanced PCM cell programming.", "venue": "ISCA", "pages": "428-439", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/DuZCMM13", "doi": "10.1145/2485922.2485959", "ee": "https://doi.org/10.1145/2485922.2485959", "url": "https://dblp.org/rec/conf/isca/DuZCMM13"}, "url": "URL#3796861"}, {"@score": "1", "@id": "3796862", "info": {"authors": {"author": [{"@pid": "87/7944", "text": "Yuelu Duan"}, {"@pid": "45/7115", "text": "Abdullah Muzahid"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "WeeFence: toward making fences free in TSO.", "venue": "ISCA", "pages": "213-224", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/DuanMT13", "doi": "10.1145/2485922.2485941", "ee": "https://doi.org/10.1145/2485922.2485941", "url": "https://dblp.org/rec/conf/isca/DuanMT13"}, "url": "URL#3796862"}, {"@score": "1", "@id": "3796863", "info": {"authors": {"author": [{"@pid": "16/10849", "text": "Nikos Foutris"}, {"@pid": "79/1691", "text": "Dimitris Gizopoulos"}, {"@pid": "34/3559", "text": "Xavier Vera"}, {"@pid": "g/AntonioGonzalez1", "text": "Antonio Gonz\u00e1lez 0001"}]}, "title": "Deconfigurable microprocessor architectures for silicon debug acceleration.", "venue": "ISCA", "pages": "631-642", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/FoutrisGVG13", "doi": "10.1145/2485922.2485976", "ee": "https://doi.org/10.1145/2485922.2485976", "url": "https://dblp.org/rec/conf/isca/FoutrisGVG13"}, "url": "URL#3796863"}, {"@score": "1", "@id": "3796865", "info": {"authors": {"author": [{"@pid": "94/7357", "text": "Saugata Ghose"}, {"@pid": "131/5133", "text": "Hyodong Lee"}, {"@pid": "m/JFMartinez", "text": "Jos\u00e9 F. Mart\u00ednez"}]}, "title": "Improving memory scheduling via processor-side load criticality information.", "venue": "ISCA", "pages": "84-95", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/GhoseLM13", "doi": "10.1145/2485922.2485930", "ee": "https://doi.org/10.1145/2485922.2485930", "url": "https://dblp.org/rec/conf/isca/GhoseLM13"}, "url": "URL#3796865"}, {"@score": "1", "@id": "3796866", "info": {"authors": {"author": [{"@pid": "25/3038-4", "text": "Qing Guo 0004"}, {"@pid": "50/8277", "text": "Xiaochen Guo"}, {"@pid": "98/7612", "text": "Ravi Patel"}, {"@pid": "i/EnginIpek", "text": "Engin Ipek"}, {"@pid": "65/1497", "text": "Eby G. Friedman"}]}, "title": "AC-DIMM: associative computing with STT-MRAM.", "venue": "ISCA", "pages": "189-200", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/GuoGPIF13", "doi": "10.1145/2485922.2485939", "ee": "https://doi.org/10.1145/2485922.2485939", "url": "https://dblp.org/rec/conf/isca/GuoGPIF13"}, "url": "URL#3796866"}, {"@score": "1", "@id": "3796867", "info": {"authors": {"author": [{"@pid": "131/5106", "text": "Blake A. Hechtman"}, {"@pid": "27/2064", "text": "Daniel J. Sorin"}]}, "title": "Exploring memory consistency for massively-threaded throughput-oriented processors.", "venue": "ISCA", "pages": "201-212", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/HechtmanS13", "doi": "10.1145/2485922.2485940", "ee": "https://doi.org/10.1145/2485922.2485940", "url": "https://dblp.org/rec/conf/isca/HechtmanS13"}, "url": "URL#3796867"}, {"@score": "1", "@id": "3796869", "info": {"authors": {"author": [{"@pid": "25/9796", "text": "Ruirui C. Huang"}, {"@pid": "131/5107", "text": "Erik Halberg"}, {"@pid": "09/5657", "text": "G. Edward Suh"}]}, "title": "Non-race concurrency bug detection through order-sensitive critical sections.", "venue": "ISCA", "pages": "655-666", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/HuangHS13", "doi": "10.1145/2485922.2485978", "ee": "https://doi.org/10.1145/2485922.2485978", "url": "https://dblp.org/rec/conf/isca/HuangHS13"}, "url": "URL#3796869"}, {"@score": "1", "@id": "3796870", "info": {"authors": {"author": [{"@pid": "56/1314", "text": "Canturk Isci"}, {"@pid": "87/3576", "text": "Suzanne McIntosh"}, {"@pid": "10/3207", "text": "Jeffrey O. Kephart"}, {"@pid": "15/2206", "text": "Rajarshi Das"}, {"@pid": "09/6718", "text": "James E. Hanson"}, {"@pid": "03/2517", "text": "Scott Piper"}, {"@pid": "51/5597", "text": "Robert R. Wolford"}, {"@pid": "24/5804", "text": "Thomas Brey"}, {"@pid": "131/5121", "text": "Robert Kantner"}, {"@pid": "131/5136", "text": "Allen Ng"}, {"@pid": "96/385", "text": "James Norris"}, {"@pid": "69/11299", "text": "Abdoulaye Traore"}, {"@pid": "16/9237", "text": "Michael Frissora"}]}, "title": "Agile, efficient virtualization power management with low-latency server power states.", "venue": "ISCA", "pages": "96-107", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/IsciMKDHPWBKNNTF13", "doi": "10.1145/2485922.2485931", "ee": "https://doi.org/10.1145/2485922.2485931", "url": "https://dblp.org/rec/conf/isca/IsciMKDHPWBKNNTF13"}, "url": "URL#3796870"}, {"@score": "1", "@id": "3796871", "info": {"authors": {"author": [{"@pid": "97/11028", "text": "Djordje Jevdjic"}, {"@pid": "77/11029", "text": "Stavros Volos"}, {"@pid": "f/BabakFalsafi", "text": "Babak Falsafi"}]}, "title": "Die-stacked DRAM caches for servers: hit ratio, latency, or bandwidth? have it all with footprint cache.", "venue": "ISCA", "pages": "404-415", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/JevdjicVF13", "doi": "10.1145/2485922.2485957", "ee": "https://doi.org/10.1145/2485922.2485957", "url": "https://dblp.org/rec/conf/isca/JevdjicVF13"}, "url": "URL#3796871"}, {"@score": "1", "@id": "3796872", "info": {"authors": {"author": [{"@pid": "23/8030", "text": "Naifeng Jing"}, {"@pid": "42/4908", "text": "Yao Shen"}, {"@pid": "26/5662", "text": "Yao Lu"}, {"@pid": "34/3147", "text": "Shrikanth Ganapathy"}, {"@pid": "37/5644", "text": "Zhigang Mao"}, {"@pid": "99/6797", "text": "Minyi Guo"}, {"@pid": "21/4866", "text": "Ramon Canal"}, {"@pid": "88/6436", "text": "Xiaoyao Liang"}]}, "title": "An energy-efficient and scalable eDRAM-based register file architecture for GPGPU.", "venue": "ISCA", "pages": "344-355", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/JingSLGMGCL13", "doi": "10.1145/2485922.2485952", "ee": "https://doi.org/10.1145/2485922.2485952", "url": "https://dblp.org/rec/conf/isca/JingSLGMGCL13"}, "url": "URL#3796872"}, {"@score": "1", "@id": "3796873", "info": {"authors": {"author": [{"@pid": "49/5144", "text": "Jos\u00e9 A. Joao"}, {"@pid": "78/219", "text": "M. Aater Suleman"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "p/YaleNPatt", "text": "Yale N. Patt"}]}, "title": "Utility-based acceleration of multithreaded applications on asymmetric CMPs.", "venue": "ISCA", "pages": "154-165", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/JoaoSMP13", "doi": "10.1145/2485922.2485936", "ee": "https://doi.org/10.1145/2485922.2485936", "url": "https://dblp.org/rec/conf/isca/JoaoSMP13"}, "url": "URL#3796873"}, {"@score": "1", "@id": "3796874", "info": {"authors": {"author": [{"@pid": "64/11467", "text": "Adwait Jog"}, {"@pid": "127/2990", "text": "Onur Kayiran"}, {"@pid": "59/823", "text": "Asit K. Mishra"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}, {"@pid": "i/RaviRIyer", "text": "Ravishankar R. Iyer 0001"}, {"@pid": "d/ChitaRDas", "text": "Chita R. Das"}]}, "title": "Orchestrated scheduling and prefetching for GPGPUs.", "venue": "ISCA", "pages": "332-343", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/JogKMKMID13", "doi": "10.1145/2485922.2485951", "ee": "https://doi.org/10.1145/2485922.2485951", "url": "https://dblp.org/rec/conf/isca/JogKMKMID13"}, "url": "URL#3796874"}, {"@score": "1", "@id": "3796876", "info": {"authors": {"author": [{"@pid": "k/StefanosKaxiras", "text": "Stefanos Kaxiras"}, {"@pid": "82/3556", "text": "Alberto Ros"}]}, "title": "A new perspective for efficient virtual-cache coherence.", "venue": "ISCA", "pages": "535-546", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/KaxirasR13", "doi": "10.1145/2485922.2485968", "ee": "https://doi.org/10.1145/2485922.2485968", "url": "https://dblp.org/rec/conf/isca/KaxirasR13"}, "url": "URL#3796876"}, {"@score": "1", "@id": "3796878", "info": {"authors": {"author": [{"@pid": "131/5142", "text": "Ji Kim"}, {"@pid": "131/5123", "text": "Christopher Torng"}, {"@pid": "39/7863", "text": "Shreesha Srinath"}, {"@pid": "23/6844", "text": "Derek Lockhart"}, {"@pid": "20/4601", "text": "Christopher Batten"}]}, "title": "Microarchitectural mechanisms to exploit value structure in SIMT architectures.", "venue": "ISCA", "pages": "130-141", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/KimTSLB13", "doi": "10.1145/2485922.2485934", "ee": "https://doi.org/10.1145/2485922.2485934", "url": "https://dblp.org/rec/conf/isca/KimTSLB13"}, "url": "URL#3796878"}, {"@score": "1", "@id": "3796879", "info": {"authors": {"author": [{"@pid": "131/5124", "text": "Daniel Kudrow"}, {"@pid": "131/5144", "text": "Kenneth Bier"}, {"@pid": "131/5112", "text": "Zhaoxia Deng"}, {"@pid": "f/DianaFranklin", "text": "Diana Franklin"}, {"@pid": "131/5128", "text": "Yu Tomita"}, {"@pid": "90/5806", "text": "Kenneth R. Brown"}, {"@pid": "c/FTChong", "text": "Frederic T. Chong"}]}, "title": "Quantum rotations: a case study in static and dynamic machine-code generation for quantum computers.", "venue": "ISCA", "pages": "166-176", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/KudrowBDFTBC13", "doi": "10.1145/2485922.2485937", "ee": "https://doi.org/10.1145/2485922.2485937", "url": "https://dblp.org/rec/conf/isca/KudrowBDFTBC13"}, "url": "URL#3796879"}, {"@score": "1", "@id": "3796880", "info": {"authors": {"author": [{"@pid": "61/4290", "text": "George Kurian"}, {"@pid": "10/5005", "text": "Omer Khan"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "The locality-aware adaptive cache coherence protocol.", "venue": "ISCA", "pages": "523-534", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/KurianKD13", "doi": "10.1145/2485922.2485967", "ee": "https://doi.org/10.1145/2485922.2485967", "url": "https://dblp.org/rec/conf/isca/KurianKD13"}, "url": "URL#3796880"}, {"@score": "1", "@id": "3796882", "info": {"authors": {"author": [{"@pid": "131/5131", "text": "Jingwen Leng"}, {"@pid": "79/11277", "text": "Tayler H. Hetherington"}, {"@pid": "131/5109", "text": "Ahmed ElTantawy"}, {"@pid": "53/9032", "text": "Syed Zohaib Gilani"}, {"@pid": "18/1402", "text": "Nam Sung Kim"}, {"@pid": "a/TorMAamodt", "text": "Tor M. Aamodt"}, {"@pid": "88/2610", "text": "Vijay Janapa Reddi"}]}, "title": "GPUWattch: enabling energy optimizations in GPGPUs.", "venue": "ISCA", "pages": "487-498", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/LengHEGKAR13", "doi": "10.1145/2485922.2485964", "ee": "https://doi.org/10.1145/2485922.2485964", "url": "https://dblp.org/rec/conf/isca/LengHEGKAR13"}, "url": "URL#3796882"}, {"@score": "1", "@id": "3796884", "info": {"authors": {"author": [{"@pid": "15/3043", "text": "Kevin T. Lim"}, {"@pid": "18/389", "text": "David Meisner"}, {"@pid": "54/704", "text": "Ali G. Saidi"}, {"@pid": "12/6848", "text": "Parthasarathy Ranganathan"}, {"@pid": "01/1282", "text": "Thomas F. Wenisch"}]}, "title": "Thin servers with smart pipes: designing SoC accelerators for memcached.", "venue": "ISCA", "pages": "36-47", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/LimMSRW13", "doi": "10.1145/2485922.2485926", "ee": "https://doi.org/10.1145/2485922.2485926", "url": "https://dblp.org/rec/conf/isca/LimMSRW13"}, "url": "URL#3796884"}, {"@score": "1", "@id": "3796885", "info": {"authors": {"author": [{"@pid": "117/0569", "text": "Jamie Liu"}, {"@pid": "117/0571", "text": "Ben Jaiyen"}, {"@pid": "70/4287", "text": "Yoongu Kim"}, {"@pid": "40/4137", "text": "Chris Wilkerson"}, {"@pid": "m/OnurMutlu", "text": "Onur Mutlu"}]}, "title": "An experimental study of data retention behavior in modern DRAM devices: implications for retention time profiling mechanisms.", "venue": "ISCA", "pages": "60-71", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/LiuJKWM13", "doi": "10.1145/2485922.2485928", "ee": "https://doi.org/10.1145/2485922.2485928", "url": "https://dblp.org/rec/conf/isca/LiuJKWM13"}, "url": "URL#3796885"}, {"@score": "1", "@id": "3796887", "info": {"authors": {"author": [{"@pid": "09/3084", "text": "Ziyi Liu"}, {"@pid": "37/7028", "text": "Jong-Hyuk Lee"}, {"@pid": "20/8701", "text": "Junyuan Zeng"}, {"@pid": "57/6980", "text": "Yuanfeng Wen"}, {"@pid": "49/4102", "text": "Zhiqiang Lin"}, {"@pid": "73/5220", "text": "Weidong Shi"}]}, "title": "CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM.", "venue": "ISCA", "pages": "392-403", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/LiuLZWLS13", "doi": "10.1145/2485922.2485956", "ee": "https://doi.org/10.1145/2485922.2485956", "url": "https://dblp.org/rec/conf/isca/LiuLZWLS13"}, "url": "URL#3796887"}, {"@score": "1", "@id": "3796889", "info": {"authors": {"author": [{"@pid": "48/6796", "text": "Jason Mars"}, {"@pid": "35/1464", "text": "Lingjia Tang"}]}, "title": "Whare-map: heterogeneity in &quot;homogeneous&quot; warehouse-scale computers.", "venue": "ISCA", "pages": "619-630", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/MarsT13", "doi": "10.1145/2485922.2485975", "ee": "https://doi.org/10.1145/2485922.2485975", "url": "https://dblp.org/rec/conf/isca/MarsT13"}, "url": "URL#3796889"}, {"@score": "1", "@id": "3796892", "info": {"authors": {"author": [{"@pid": "99/11096", "text": "Janani Mukundan"}, {"@pid": "69/5961", "text": "Hillery C. Hunter"}, {"@pid": "75/2040", "text": "Kyu-hyoun Kim"}, {"@pid": "12/7785", "text": "Jeffrey Stuecheli"}, {"@pid": "m/JFMartinez", "text": "Jos\u00e9 F. Mart\u00ednez"}]}, "title": "Understanding and mitigating refresh overheads in high-density DDR4 DRAM systems.", "venue": "ISCA", "pages": "48-59", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/MukundanHKSM13", "doi": "10.1145/2485922.2485927", "ee": "https://doi.org/10.1145/2485922.2485927", "url": "https://dblp.org/rec/conf/isca/MukundanHKSM13"}, "url": "URL#3796892"}, {"@score": "1", "@id": "3796893", "info": {"authors": {"author": [{"@pid": "131/5105", "text": "Richard A. Muscat"}, {"@pid": "60/4729", "text": "Karin Strauss"}, {"@pid": "95/5263", "text": "Luis Ceze"}, {"@pid": "01/6927", "text": "Georg Seelig"}]}, "title": "DNA-based molecular architecture with spatially localized components.", "venue": "ISCA", "pages": "177-188", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/MuscatSCS13", "doi": "10.1145/2485922.2485938", "ee": "https://doi.org/10.1145/2485922.2485938", "url": "https://dblp.org/rec/conf/isca/MuscatSCS13"}, "url": "URL#3796893"}, {"@score": "1", "@id": "3796894", "info": {"authors": {"author": [{"@pid": "159/0073", "text": "Prashant J. Nair"}, {"@pid": "85/5149-3", "text": "Dae-Hyun Kim 0003"}, {"@pid": "60/6934", "text": "Moinuddin K. Qureshi"}]}, "title": "ArchShield: architectural framework for assisting DRAM scaling by tolerating high error rates.", "venue": "ISCA", "pages": "72-83", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/NairKQ13", "doi": "10.1145/2485922.2485929", "ee": "https://doi.org/10.1145/2485922.2485929", "url": "https://dblp.org/rec/conf/isca/NairKQ13"}, "url": "URL#3796894"}, {"@score": "1", "@id": "3796897", "info": {"authors": {"author": [{"@pid": "11/5956", "text": "Angshuman Parashar"}, {"@pid": "22/3969", "text": "Michael Pellauer"}, {"@pid": "21/2181", "text": "Michael Adler"}, {"@pid": "27/385", "text": "Bushra Ahsan"}, {"@pid": "00/5672", "text": "Neal Clayton Crago"}, {"@pid": "56/9613", "text": "Daniel Lustig"}, {"@pid": "131/5108", "text": "Vladimir Pavlov"}, {"@pid": "68/1545", "text": "Antonia Zhai"}, {"@pid": "40/2196", "text": "Mohit Gambhir"}, {"@pid": "99/6904", "text": "Aamer Jaleel"}, {"@pid": "23/1198", "text": "Randy L. Allmon"}, {"@pid": "02/1308", "text": "Rachid Rayess"}, {"@pid": "131/5129", "text": "Stephen Maresh"}, {"@pid": "73/2231", "text": "Joel S. Emer"}]}, "title": "Triggered instructions: a control paradigm for spatially-programmed architectures.", "venue": "ISCA", "pages": "142-153", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/ParasharPAACLPZGJARME13", "doi": "10.1145/2485922.2485935", "ee": "https://doi.org/10.1145/2485922.2485935", "url": "https://dblp.org/rec/conf/isca/ParasharPAACLPZGJARME13"}, "url": "URL#3796897"}, {"@score": "1", "@id": "3796898", "info": {"authors": {"author": [{"@pid": "46/353", "text": "Indrani Paul"}, {"@pid": "87/5027", "text": "Srilatha Manne"}, {"@pid": "01/2818", "text": "Manish Arora"}, {"@pid": "31/10949", "text": "William Lloyd Bircher"}, {"@pid": "14/5230", "text": "Sudhakar Yalamanchili"}]}, "title": "Cooperative boosting: needy versus greedy power management.", "venue": "ISCA", "pages": "285-296", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/PaulMABY13", "doi": "10.1145/2485922.2485947", "ee": "https://doi.org/10.1145/2485922.2485947", "url": "https://dblp.org/rec/conf/isca/PaulMABY13"}, "url": "URL#3796898"}, {"@score": "1", "@id": "3796899", "info": {"authors": {"author": [{"@pid": "131/5115", "text": "Paula Petrica"}, {"@pid": "131/5113", "text": "Adam M. Izraelevitz"}, {"@pid": "44/1649", "text": "David H. Albonesi"}, {"@pid": "81/5526", "text": "Christine A. Shoemaker"}]}, "title": "Flicker: a dynamically adaptive architecture for power limited multicore systems.", "venue": "ISCA", "pages": "13-23", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/PetricaIAS13", "doi": "10.1145/2485922.2485924", "ee": "https://doi.org/10.1145/2485922.2485924", "url": "https://dblp.org/rec/conf/isca/PetricaIAS13"}, "url": "URL#3796899"}, {"@score": "1", "@id": "3796900", "info": {"authors": {"author": [{"@pid": "78/3196", "text": "Gilles Pokam"}, {"@pid": "95/5648", "text": "Klaus Danne"}, {"@pid": "36/6883", "text": "Cristiano Pereira"}, {"@pid": "57/4981", "text": "Rolf Kassa"}, {"@pid": "66/8746", "text": "Tim Kranich"}, {"@pid": "62/4126", "text": "Shiliang Hu"}, {"@pid": "56/2013", "text": "Justin Emile Gottschlich"}, {"@pid": "15/3991", "text": "Nima Honarmand"}, {"@pid": "20/10299", "text": "Nathan Dautenhahn"}, {"@pid": "54/5833", "text": "Samuel T. King"}, {"@pid": "t/JosepTorrellas", "text": "Josep Torrellas"}]}, "title": "QuickRec: prototyping an intel architecture extension for record and replay of multithreaded programs.", "venue": "ISCA", "pages": "643-654", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/PokamDPKKHGHDKT13", "doi": "10.1145/2485922.2485977", "ee": "https://doi.org/10.1145/2485922.2485977", "url": "https://dblp.org/rec/conf/isca/PokamDPKKHGHDKT13"}, "url": "URL#3796900"}, {"@score": "1", "@id": "3796901", "info": {"authors": {"author": [{"@pid": "64/5900", "text": "Wajahat Qadeer"}, {"@pid": "25/488", "text": "Rehan Hameed"}, {"@pid": "48/5791", "text": "Ofer Shacham"}, {"@pid": "99/7764", "text": "Preethi Venkatesan"}, {"@pid": "k/ChristoforosEKozyrakis", "text": "Christos Kozyrakis"}, {"@pid": "h/MarkHorowitz", "text": "Mark A. Horowitz"}]}, "title": "Convolution engine: balancing efficiency &amp; flexibility in specialized computing.", "venue": "ISCA", "pages": "24-35", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/QadeerHSVKH13", "doi": "10.1145/2485922.2485925", "ee": "https://doi.org/10.1145/2485922.2485925", "url": "https://dblp.org/rec/conf/isca/QadeerHSVKH13"}, "url": "URL#3796901"}, {"@score": "1", "@id": "3796902", "info": {"authors": {"author": [{"@pid": "30/10661", "text": "Ling Ren 0001"}, {"@pid": "126/6015", "text": "Xiangyao Yu"}, {"@pid": "25/8166", "text": "Christopher W. Fletcher"}, {"@pid": "32/1399", "text": "Marten van Dijk"}, {"@pid": "14/3973", "text": "Srinivas Devadas"}]}, "title": "Design space exploration and optimization of path oblivious RAM in secure processors.", "venue": "ISCA", "pages": "571-582", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/RenYFDD13", "doi": "10.1145/2485922.2485971", "ee": "https://doi.org/10.1145/2485922.2485971", "url": "https://dblp.org/rec/conf/isca/RenYFDD13"}, "url": "URL#3796902"}, {"@score": "1", "@id": "3796903", "info": {"authors": {"author": [{"@pid": "02/8105", "text": "Minsoo Rhu"}, {"@pid": "95/2048", "text": "Mattan Erez"}]}, "title": "Maximizing SIMD resource utilization in GPGPUs with SIMD lane permutation.", "venue": "ISCA", "pages": "356-367", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/RhuE13", "doi": "10.1145/2485922.2485953", "ee": "https://doi.org/10.1145/2485922.2485953", "url": "https://dblp.org/rec/conf/isca/RhuE13"}, "url": "URL#3796903"}, {"@score": "1", "@id": "3796904", "info": {"authors": {"author": [{"@pid": "67/2030-3", "text": "Daniel S\u00e1nchez 0003"}, {"@pid": "k/ChristoforosEKozyrakis", "text": "Christos Kozyrakis"}]}, "title": "ZSim: fast and accurate microarchitectural simulation of thousand-core systems.", "venue": "ISCA", "pages": "475-486", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/SanchezK13", "doi": "10.1145/2485922.2485963", "ee": "https://doi.org/10.1145/2485922.2485963", "url": "https://dblp.org/rec/conf/isca/SanchezK13"}, "url": "URL#3796904"}, {"@score": "1", "@id": "3796908", "info": {"authors": {"author": [{"@pid": "51/8277", "text": "Nak Hee Seong"}, {"@pid": "17/9999", "text": "Sungkap Yeo"}, {"@pid": "168/5992", "text": "Hsien-Hsin S. Lee"}]}, "title": "Tri-level-cell phase change memory: toward an efficient and reliable memory system.", "venue": "ISCA", "pages": "440-451", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/SeongYL13", "doi": "10.1145/2485922.2485960", "ee": "https://doi.org/10.1145/2485922.2485960", "url": "https://dblp.org/rec/conf/isca/SeongYL13"}, "url": "URL#3796908"}, {"@score": "1", "@id": "3796910", "info": {"authors": {"author": [{"@pid": "25/10955", "text": "Jaewoong Sim"}, {"@pid": "03/2782", "text": "Gabriel H. Loh"}, {"@pid": "40/5734", "text": "Vilas Sridharan"}, {"@pid": "13/434", "text": "Mike O&apos;Connor"}]}, "title": "Resilient die-stacked DRAM caches.", "venue": "ISCA", "pages": "416-427", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/SimLSO13", "doi": "10.1145/2485922.2485958", "ee": "https://doi.org/10.1145/2485922.2485958", "url": "https://dblp.org/rec/conf/isca/SimLSO13"}, "url": "URL#3796910"}, {"@score": "1", "@id": "3796911", "info": {"authors": {"author": [{"@pid": "131/5130", "text": "Young Hoon Son"}, {"@pid": "148/9828", "text": "Seongil O"}, {"@pid": "131/5116", "text": "Yuhwan Ro"}, {"@pid": "21/4685", "text": "Jae W. Lee"}, {"@pid": "a/JungHoAhn", "text": "Jung Ho Ahn"}]}, "title": "Reducing memory access latency with asymmetric DRAM bank organizations.", "venue": "ISCA", "pages": "380-391", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/SonSRLA13", "doi": "10.1145/2485922.2485955", "ee": "https://doi.org/10.1145/2485922.2485955", "url": "https://dblp.org/rec/conf/isca/SonSRLA13"}, "url": "URL#3796911"}, {"@score": "1", "@id": "3796912", "info": {"authors": {"author": [{"@pid": "95/7890", "text": "Cheng-Chun Tu"}, {"@pid": "131/5111", "text": "Chao-Tang Lee"}, {"@pid": "c/TcChiueh", "text": "Tzi-cker Chiueh"}]}, "title": "Secure I/O device sharing among virtual machines on multiple hosts.", "venue": "ISCA", "pages": "108-119", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/TuLC13", "doi": "10.1145/2485922.2485932", "ee": "https://doi.org/10.1145/2485922.2485932", "url": "https://dblp.org/rec/conf/isca/TuLC13"}, "url": "URL#3796912"}, {"@score": "1", "@id": "3796913", "info": {"authors": {"author": [{"@pid": "68/4460", "text": "Aniruddha S. Vaidya"}, {"@pid": "40/5388", "text": "Anahita Shayesteh"}, {"@pid": "07/6993", "text": "Dong Hyuk Woo"}, {"@pid": "20/7863", "text": "Roy Saharoy"}, {"@pid": "44/6303", "text": "Mani Azimi"}]}, "title": "SIMD divergence optimization through intra-warp compaction.", "venue": "ISCA", "pages": "368-379", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/VaidyaSWSA13", "doi": "10.1145/2485922.2485954", "ee": "https://doi.org/10.1145/2485922.2485954", "url": "https://dblp.org/rec/conf/isca/VaidyaSWSA13"}, "url": "URL#3796913"}, {"@score": "1", "@id": "3796914", "info": {"authors": {"author": [{"@pid": "18/5410-3", "text": "Di Wang 0003"}, {"@pid": "38/11514", "text": "Chuangang Ren"}, {"@pid": "72/3356", "text": "Anand Sivasubramaniam"}]}, "title": "Virtualizing power distribution in datacenters.", "venue": "ISCA", "pages": "595-606", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/WangRS13", "doi": "10.1145/2485922.2485973", "ee": "https://doi.org/10.1145/2485922.2485973", "url": "https://dblp.org/rec/conf/isca/WangRS13"}, "url": "URL#3796914"}, {"@score": "1", "@id": "3796915", "info": {"authors": {"author": [{"@pid": "01/1085", "text": "Hassan M. G. Wassel"}, {"@pid": "15/1300-1", "text": "Ying Gao 0001"}, {"@pid": "62/2008", "text": "Jason Oberg"}, {"@pid": "87/5629", "text": "Ted Huffmire"}, {"@pid": "15/3231", "text": "Ryan Kastner"}, {"@pid": "c/FTChong", "text": "Frederic T. Chong"}, {"@pid": "23/3778", "text": "Timothy Sherwood"}]}, "title": "SurfNoC: a low latency and provably non-interfering approach to secure networks-on-chip.", "venue": "ISCA", "pages": "583-594", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/WasselGOHKCS13", "doi": "10.1145/2485922.2485972", "ee": "https://doi.org/10.1145/2485922.2485972", "url": "https://dblp.org/rec/conf/isca/WasselGOHKCS13"}, "url": "URL#3796915"}, {"@score": "1", "@id": "3796916", "info": {"authors": {"author": [{"@pid": "23/3943", "text": "Lisa Wu 0001"}, {"@pid": "131/5135", "text": "Raymond J. Barker"}, {"@pid": "29/10949", "text": "Martha A. Kim"}, {"@pid": "r/KARoss", "text": "Kenneth A. Ross"}]}, "title": "Navigating big data with high-throughput, energy-efficient data partitioning.", "venue": "ISCA", "pages": "249-260", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/WuBKR13", "doi": "10.1145/2485922.2485944", "ee": "https://doi.org/10.1145/2485922.2485944", "url": "https://dblp.org/rec/conf/isca/WuBKR13"}, "url": "URL#3796916"}, {"@score": "1", "@id": "3796917", "info": {"authors": {"author": [{"@pid": "18/10702", "text": "Meng-Ju Wu"}, {"@pid": "93/10537", "text": "Minshu Zhao"}, {"@pid": "y/DonaldYeung", "text": "Donald Yeung"}]}, "title": "Studying multicore processor scaling via reuse distance analysis.", "venue": "ISCA", "pages": "499-510", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/WuZY13", "doi": "10.1145/2485922.2485965", "ee": "https://doi.org/10.1145/2485922.2485965", "url": "https://dblp.org/rec/conf/isca/WuZY13"}, "url": "URL#3796917"}, {"@score": "1", "@id": "3796918", "info": {"authors": {"author": [{"@pid": "94/8072", "text": "Hailong Yang"}, {"@pid": "123/7697", "text": "Alex D. Breslow"}, {"@pid": "48/6796", "text": "Jason Mars"}, {"@pid": "35/1464", "text": "Lingjia Tang"}]}, "title": "Bubble-flux: precise online QoS management for increased utilization in warehouse scale computers.", "venue": "ISCA", "pages": "607-618", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/YangBMT13", "doi": "10.1145/2485922.2485974", "ee": "https://doi.org/10.1145/2485922.2485974", "url": "https://dblp.org/rec/conf/isca/YangBMT13"}, "url": "URL#3796918"}, {"@score": "1", "@id": "3796920", "info": {"authors": {"author": [{"@pid": "40/9118", "text": "Hongzhou Zhao"}, {"@pid": "73/4692", "text": "Arrvindh Shriraman"}, {"@pid": "15/9509", "text": "Snehasish Kumar"}, {"@pid": "62/1421", "text": "Sandhya Dwarkadas"}]}, "title": "Protozoa: adaptive granularity cache coherence.", "venue": "ISCA", "pages": "547-558", "year": "2013", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/isca/ZhaoSKD13", "doi": "10.1145/2485922.2485969", "ee": "https://doi.org/10.1145/2485922.2485969", "url": "https://dblp.org/rec/conf/isca/ZhaoSKD13"}, "url": "URL#3796920"}, {"@score": "1", "@id": "3856665", "info": {"authors": {"author": {"@pid": "01/1397", "text": "Avi Mendelson"}}, "title": "The 40th Annual International Symposium on Computer Architecture, ISCA&apos;13, Tel-Aviv, Israel, June 23-27, 2013", "venue": "ISCA", "publisher": "ACM", "year": "2013", "type": "Editorship", "key": "conf/isca/2013", "doi": "10.1145/2485922", "ee": "https://doi.org/10.1145/2485922", "url": "https://dblp.org/rec/conf/isca/2013"}, "url": "URL#3856665"}]}}}