@W: FA239 :"d:\semestre 2-2020\dsd\practicas\top bcd to 7seg\dec_7_seg.vhd":17:2:17:5|ROM cto7.s_1[6:0] (in view: work.top(tec)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"d:\semestre 2-2020\dsd\practicas\top bcd to 7seg\dec_7_seg.vhd":17:2:17:5|ROM cto7.s_1[6:0] (in view: work.top(tec)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: MT420 |Found inferred clock osc00|osc_int0_inferred_clock with period 480.77ns. Please declare a user-defined clock on net cto4.osc_aux.
@W: MT420 |Found inferred clock deb|Q_inferred_clock with period 10.00ns. Please declare a user-defined clock on net cto3.deb_aux.
@W: MT420 |Found inferred clock top|clkAnd_i_lo_inferred_clock with period 10.00ns. Please declare a user-defined clock on net clkAnd_i_lo.
