

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Fri Oct 28 23:06:56 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  6420|  83554|  6420|  83554|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+
        |                 |    Latency   |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+
        |- LOOP_PAD_0     |  5184|   5184|            1|          -|          -|    5184|    no    |
        |- LOOP_PAD_1     |  1234|  78368| 1234 ~ 4898 |          -|          -| 1 ~ 16 |    no    |
        | + LOOP_PAD_2    |  1232|   4896|  154 ~ 306  |          -|          -| 8 ~ 16 |    no    |
        |  ++ LOOP_PAD_3  |   152|    304|           19|          -|          -| 8 ~ 16 |    no    |
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 23
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond1)
	3  / (exitcond1)
3 --> 
	4  / (tmp_2)
4 --> 
	5  / (tmp_5)
	3  / (!tmp_5)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	5  / true
* FSM state operations: 

 <State 1>: 2.76ns
ST_1: I_read [1/1] 1.04ns
:0  %I_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %I)

ST_1: M_read [1/1] 1.04ns
:1  %M_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %M)

ST_1: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = trunc i6 %I_read to i5

ST_1: tmp_s [1/1] 1.72ns
:3  %tmp_s = add i5 2, %tmp_1

ST_1: tmp_cast5_cast [1/1] 0.00ns
:4  %tmp_cast5_cast = zext i5 %tmp_s to i13

ST_1: tmp_cast_cast [1/1] 0.00ns
:5  %tmp_cast_cast = zext i5 %tmp_s to i9

ST_1: stg_30 [1/1] 1.57ns
:6  br label %1


 <State 2>: 6.26ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i13 [ 0, %0 ], [ %i_1, %3 ]

ST_2: exitcond1 [1/1] 2.18ns
:1  %exitcond1 = icmp eq i13 %i, -3008

ST_2: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5184, i64 5184, i64 5184)

ST_2: i_1 [1/1] 1.96ns
:3  %i_1 = add i13 %i, 1

ST_2: stg_35 [1/1] 0.00ns
:4  br i1 %exitcond1, label %.preheader.preheader, label %2

ST_2: stg_36 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind

ST_2: tmp_9 [1/1] 2.18ns
:1  %tmp_9 = icmp ult i13 %i, 2592

ST_2: tmp_10 [1/1] 1.96ns
:2  %tmp_10 = add i13 %i, -2592

ST_2: newIndex1 [1/1] 1.37ns
:3  %newIndex1 = select i1 %tmp_9, i13 %i, i13 %tmp_10

ST_2: newIndex2 [1/1] 0.00ns
:4  %newIndex2 = zext i13 %newIndex1 to i64

ST_2: output_0_addr [1/1] 0.00ns
:5  %output_0_addr = getelementptr [2592 x i1]* %output_0, i64 0, i64 %newIndex2

ST_2: output_1_addr [1/1] 0.00ns
:6  %output_1_addr = getelementptr [2592 x i1]* %output_1, i64 0, i64 %newIndex2

ST_2: stg_43 [1/1] 0.00ns
:7  br i1 %tmp_9, label %branch4, label %branch5

ST_2: stg_44 [1/1] 2.71ns
branch5:0  store i1 false, i1* %output_1_addr, align 1

ST_2: stg_45 [1/1] 0.00ns
branch5:1  br label %3

ST_2: stg_46 [1/1] 2.71ns
branch4:0  store i1 false, i1* %output_0_addr, align 1

ST_2: stg_47 [1/1] 0.00ns
branch4:1  br label %3

ST_2: stg_48 [1/1] 0.00ns
:0  br label %1

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader:0  %tmp_3 = trunc i7 %M_read to i6

ST_2: I_cast6 [1/1] 0.00ns
.preheader.preheader:1  %I_cast6 = zext i6 %I_read to i8

ST_2: I_cast [1/1] 0.00ns
.preheader.preheader:2  %I_cast = zext i6 %I_read to i12

ST_2: stg_52 [1/1] 1.57ns
.preheader.preheader:3  br label %.preheader


 <State 3>: 2.60ns
ST_3: m [1/1] 0.00ns
.preheader:0  %m = phi i5 [ %m_1, %10 ], [ 0, %.preheader.preheader ]

ST_3: phi_mul [1/1] 0.00ns
.preheader:1  %phi_mul = phi i8 [ %next_mul, %10 ], [ 0, %.preheader.preheader ]

ST_3: next_mul [1/1] 1.72ns
.preheader:2  %next_mul = add i8 %phi_mul, %I_cast6

ST_3: m_cast4_cast [1/1] 0.00ns
.preheader:3  %m_cast4_cast = zext i5 %m to i9

ST_3: m_cast [1/1] 0.00ns
.preheader:4  %m_cast = zext i5 %m to i6

ST_3: tmp_2 [1/1] 1.94ns
.preheader:5  %tmp_2 = icmp slt i6 %m_cast, %tmp_3

ST_3: empty_8 [1/1] 0.00ns
.preheader:6  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)

ST_3: m_1 [1/1] 1.72ns
.preheader:7  %m_1 = add i5 %m, 1

ST_3: stg_61 [1/1] 0.00ns
.preheader:8  br i1 %tmp_2, label %4, label %11

ST_3: stg_62 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind

ST_3: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)

ST_3: tmp_4 [1/1] 2.60ns
:2  %tmp_4 = mul i9 %m_cast4_cast, %tmp_cast_cast

ST_3: stg_65 [1/1] 1.57ns
:3  br label %5

ST_3: stg_66 [1/1] 0.00ns
:0  ret void


 <State 4>: 1.94ns
ST_4: x [1/1] 0.00ns
:0  %x = phi i5 [ 0, %4 ], [ %x_1, %9 ]

ST_4: x_cast2 [1/1] 0.00ns
:1  %x_cast2 = zext i5 %x to i12

ST_4: x_cast [1/1] 0.00ns
:2  %x_cast = zext i5 %x to i6

ST_4: tmp_5 [1/1] 1.94ns
:3  %tmp_5 = icmp slt i6 %x_cast, %I_read

ST_4: empty_9 [1/1] 0.00ns
:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_4: x_1 [1/1] 1.72ns
:5  %x_1 = add i5 %x, 1

ST_4: stg_73 [1/1] 0.00ns
:6  br i1 %tmp_5, label %6, label %10

ST_4: stg_74 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind

ST_4: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str6)

ST_4: tmp_6_cast [1/1] 0.00ns
:2  %tmp_6_cast = zext i5 %x_1 to i13

ST_4: stg_77 [1/1] 1.57ns
:3  br label %7

ST_4: empty_12 [1/1] 0.00ns
:0  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_7)

ST_4: stg_79 [1/1] 0.00ns
:1  br label %.preheader


 <State 5>: 8.10ns
ST_5: y [1/1] 0.00ns
:0  %y = phi i5 [ 0, %6 ], [ %y_1, %8 ]

ST_5: y_cast1 [1/1] 0.00ns
:1  %y_cast1 = zext i5 %y to i8

ST_5: y_cast [1/1] 0.00ns
:2  %y_cast = zext i5 %y to i6

ST_5: exitcond [1/1] 1.94ns
:3  %exitcond = icmp eq i6 %y_cast, %I_read

ST_5: empty_10 [1/1] 0.00ns
:4  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)

ST_5: y_1 [1/1] 1.72ns
:5  %y_1 = add i5 %y, 1

ST_5: stg_86 [1/1] 0.00ns
:6  br i1 %exitcond, label %9, label %_ifconv

ST_5: tmp [1/1] 1.72ns
_ifconv:1  %tmp = add i8 %y_cast1, %phi_mul

ST_5: tmp_cast [1/1] 0.00ns
_ifconv:2  %tmp_cast = zext i8 %tmp to i12

ST_5: tmp2 [1/1] 6.38ns
_ifconv:3  %tmp2 = mul i12 %tmp_cast, %I_cast

ST_5: y_1_cast [1/1] 0.00ns
_ifconv:5  %y_1_cast = zext i5 %y_1 to i9

ST_5: tmp9 [1/1] 1.84ns
_ifconv:6  %tmp9 = add i9 %y_1_cast, %tmp_4

ST_5: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str6, i32 %tmp_8)

ST_5: stg_93 [1/1] 0.00ns
:1  br label %5


 <State 6>: 8.34ns
ST_6: i_index [1/1] 1.84ns
_ifconv:4  %i_index = add i12 %tmp2, %x_cast2

ST_6: tmp9_cast_cast [1/1] 0.00ns
_ifconv:7  %tmp9_cast_cast = zext i9 %tmp9 to i13

ST_6: tmp1 [1/1] 6.38ns
_ifconv:8  %tmp1 = mul i13 %tmp9_cast_cast, %tmp_cast5_cast

ST_6: o_index [1/1] 1.96ns
_ifconv:9  %o_index = add i13 %tmp_6_cast, %tmp1

ST_6: tmp_11 [1/1] 2.14ns
_ifconv:10  %tmp_11 = icmp ult i12 %i_index, -1504

ST_6: tmp_12 [1/1] 1.84ns
_ifconv:11  %tmp_12 = add i12 %i_index, 1504

ST_6: newIndex [1/1] 1.37ns
_ifconv:12  %newIndex = select i1 %tmp_11, i12 %i_index, i12 %tmp_12

ST_6: newIndex3 [1/1] 0.00ns
_ifconv:13  %newIndex3 = zext i12 %newIndex to i64

ST_6: input_0_addr [1/1] 0.00ns
_ifconv:14  %input_0_addr = getelementptr [2592 x i1]* %input_0, i64 0, i64 %newIndex3

ST_6: input_1_addr [1/1] 0.00ns
_ifconv:15  %input_1_addr = getelementptr [2592 x i1]* %input_1, i64 0, i64 %newIndex3

ST_6: input_0_load [2/2] 2.71ns
_ifconv:16  %input_0_load = load i1* %input_0_addr, align 1

ST_6: input_1_load [2/2] 2.71ns
_ifconv:17  %input_1_load = load i1* %input_1_addr, align 1


 <State 7>: 4.45ns
ST_7: input_0_load [1/2] 2.71ns
_ifconv:16  %input_0_load = load i1* %input_0_addr, align 1

ST_7: input_1_load [1/2] 2.71ns
_ifconv:17  %input_1_load = load i1* %input_1_addr, align 1

ST_7: input_load_phi [1/1] 1.37ns
_ifconv:18  %input_load_phi = select i1 %tmp_11, i1 %input_0_load, i1 %input_1_load

ST_7: newIndex8 [17/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

ST_7: tmp_6 [1/1] 2.18ns
_ifconv:23  %tmp_6 = icmp ult i13 %o_index, 2592


 <State 8>: 4.45ns
ST_8: newIndex8 [16/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 9>: 4.45ns
ST_9: newIndex8 [15/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 10>: 4.45ns
ST_10: newIndex8 [14/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 11>: 4.45ns
ST_11: newIndex8 [13/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 12>: 4.45ns
ST_12: newIndex8 [12/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 13>: 4.45ns
ST_13: newIndex8 [11/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 14>: 4.45ns
ST_14: newIndex8 [10/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 15>: 4.45ns
ST_15: newIndex8 [9/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 16>: 4.45ns
ST_16: newIndex8 [8/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 17>: 4.45ns
ST_17: newIndex8 [7/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 18>: 4.45ns
ST_18: newIndex8 [6/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 19>: 4.45ns
ST_19: newIndex8 [5/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 20>: 4.45ns
ST_20: newIndex8 [4/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 21>: 4.45ns
ST_21: newIndex8 [3/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 22>: 4.45ns
ST_22: newIndex8 [2/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592


 <State 23>: 7.16ns
ST_23: stg_126 [1/1] 0.00ns
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_23: newIndex8 [1/17] 4.45ns
_ifconv:19  %newIndex8 = urem i13 %o_index, 2592

ST_23: newIndex4 [1/1] 0.00ns
_ifconv:20  %newIndex4 = zext i13 %newIndex8 to i64

ST_23: output_0_addr_512 [1/1] 0.00ns
_ifconv:21  %output_0_addr_512 = getelementptr [2592 x i1]* %output_0, i64 0, i64 %newIndex4

ST_23: output_1_addr_1 [1/1] 0.00ns
_ifconv:22  %output_1_addr_1 = getelementptr [2592 x i1]* %output_1, i64 0, i64 %newIndex4

ST_23: stg_131 [1/1] 0.00ns
_ifconv:24  br i1 %tmp_6, label %branch2, label %branch3

ST_23: stg_132 [1/1] 2.71ns
branch3:0  store i1 %input_load_phi, i1* %output_1_addr_1, align 1

ST_23: stg_133 [1/1] 0.00ns
branch3:1  br label %8

ST_23: stg_134 [1/1] 2.71ns
branch2:0  store i1 %input_load_phi, i1* %output_0_addr_512, align 1

ST_23: stg_135 [1/1] 0.00ns
branch2:1  br label %8

ST_23: stg_136 [1/1] 0.00ns
:0  br label %7



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ M]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ I]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
I_read            (read             ) [ 001111111111111111111111]
M_read            (read             ) [ 001000000000000000000000]
tmp_1             (trunc            ) [ 000000000000000000000000]
tmp_s             (add              ) [ 000000000000000000000000]
tmp_cast5_cast    (zext             ) [ 001111111111111111111111]
tmp_cast_cast     (zext             ) [ 001111111111111111111111]
stg_30            (br               ) [ 011000000000000000000000]
i                 (phi              ) [ 001000000000000000000000]
exitcond1         (icmp             ) [ 001000000000000000000000]
empty             (speclooptripcount) [ 000000000000000000000000]
i_1               (add              ) [ 011000000000000000000000]
stg_35            (br               ) [ 000000000000000000000000]
stg_36            (specloopname     ) [ 000000000000000000000000]
tmp_9             (icmp             ) [ 001000000000000000000000]
tmp_10            (add              ) [ 000000000000000000000000]
newIndex1         (select           ) [ 000000000000000000000000]
newIndex2         (zext             ) [ 000000000000000000000000]
output_0_addr     (getelementptr    ) [ 000000000000000000000000]
output_1_addr     (getelementptr    ) [ 000000000000000000000000]
stg_43            (br               ) [ 000000000000000000000000]
stg_44            (store            ) [ 000000000000000000000000]
stg_45            (br               ) [ 000000000000000000000000]
stg_46            (store            ) [ 000000000000000000000000]
stg_47            (br               ) [ 000000000000000000000000]
stg_48            (br               ) [ 011000000000000000000000]
tmp_3             (trunc            ) [ 000111111111111111111111]
I_cast6           (zext             ) [ 000111111111111111111111]
I_cast            (zext             ) [ 000111111111111111111111]
stg_52            (br               ) [ 001111111111111111111111]
m                 (phi              ) [ 000100000000000000000000]
phi_mul           (phi              ) [ 000101111111111111111111]
next_mul          (add              ) [ 001111111111111111111111]
m_cast4_cast      (zext             ) [ 000000000000000000000000]
m_cast            (zext             ) [ 000000000000000000000000]
tmp_2             (icmp             ) [ 000111111111111111111111]
empty_8           (speclooptripcount) [ 000000000000000000000000]
m_1               (add              ) [ 001111111111111111111111]
stg_61            (br               ) [ 000000000000000000000000]
stg_62            (specloopname     ) [ 000000000000000000000000]
tmp_7             (specregionbegin  ) [ 000011111111111111111111]
tmp_4             (mul              ) [ 000011111111111111111111]
stg_65            (br               ) [ 000111111111111111111111]
stg_66            (ret              ) [ 000000000000000000000000]
x                 (phi              ) [ 000010000000000000000000]
x_cast2           (zext             ) [ 000001111111111111111111]
x_cast            (zext             ) [ 000000000000000000000000]
tmp_5             (icmp             ) [ 000111111111111111111111]
empty_9           (speclooptripcount) [ 000000000000000000000000]
x_1               (add              ) [ 000111111111111111111111]
stg_73            (br               ) [ 000000000000000000000000]
stg_74            (specloopname     ) [ 000000000000000000000000]
tmp_8             (specregionbegin  ) [ 000001111111111111111111]
tmp_6_cast        (zext             ) [ 000001111111111111111111]
stg_77            (br               ) [ 000111111111111111111111]
empty_12          (specregionend    ) [ 000000000000000000000000]
stg_79            (br               ) [ 001111111111111111111111]
y                 (phi              ) [ 000001000000000000000000]
y_cast1           (zext             ) [ 000000000000000000000000]
y_cast            (zext             ) [ 000000000000000000000000]
exitcond          (icmp             ) [ 000111111111111111111111]
empty_10          (speclooptripcount) [ 000000000000000000000000]
y_1               (add              ) [ 000111111111111111111111]
stg_86            (br               ) [ 000000000000000000000000]
tmp               (add              ) [ 000000000000000000000000]
tmp_cast          (zext             ) [ 000000000000000000000000]
tmp2              (mul              ) [ 000000100000000000000000]
y_1_cast          (zext             ) [ 000000000000000000000000]
tmp9              (add              ) [ 000000100000000000000000]
empty_11          (specregionend    ) [ 000000000000000000000000]
stg_93            (br               ) [ 000111111111111111111111]
i_index           (add              ) [ 000000000000000000000000]
tmp9_cast_cast    (zext             ) [ 000000000000000000000000]
tmp1              (mul              ) [ 000000000000000000000000]
o_index           (add              ) [ 000000011111111111111111]
tmp_11            (icmp             ) [ 000000010000000000000000]
tmp_12            (add              ) [ 000000000000000000000000]
newIndex          (select           ) [ 000000000000000000000000]
newIndex3         (zext             ) [ 000000000000000000000000]
input_0_addr      (getelementptr    ) [ 000000010000000000000000]
input_1_addr      (getelementptr    ) [ 000000010000000000000000]
input_0_load      (load             ) [ 000000000000000000000000]
input_1_load      (load             ) [ 000000000000000000000000]
input_load_phi    (select           ) [ 000000001111111111111111]
tmp_6             (icmp             ) [ 000000001111111111111111]
stg_126           (specloopname     ) [ 000000000000000000000000]
newIndex8         (urem             ) [ 000000000000000000000000]
newIndex4         (zext             ) [ 000000000000000000000000]
output_0_addr_512 (getelementptr    ) [ 000000000000000000000000]
output_1_addr_1   (getelementptr    ) [ 000000000000000000000000]
stg_131           (br               ) [ 000000000000000000000000]
stg_132           (store            ) [ 000000000000000000000000]
stg_133           (br               ) [ 000000000000000000000000]
stg_134           (store            ) [ 000000000000000000000000]
stg_135           (br               ) [ 000000000000000000000000]
stg_136           (br               ) [ 000111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="M">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="I">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="I"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="I_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="6" slack="0"/>
<pin id="68" dir="0" index="1" bw="6" slack="0"/>
<pin id="69" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="I_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="M_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="7" slack="0"/>
<pin id="74" dir="0" index="1" bw="7" slack="0"/>
<pin id="75" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="M_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="output_0_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="13" slack="0"/>
<pin id="82" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="output_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="13" slack="0"/>
<pin id="89" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_44/2 stg_132/23 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_46/2 stg_134/23 "/>
</bind>
</comp>

<comp id="104" class="1004" name="input_0_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/6 "/>
</bind>
</comp>

<comp id="111" class="1004" name="input_1_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="12" slack="0"/>
<pin id="115" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/6 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="12" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/6 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="126" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="output_0_addr_512_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="13" slack="0"/>
<pin id="132" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_0_addr_512/23 "/>
</bind>
</comp>

<comp id="135" class="1004" name="output_1_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="13" slack="0"/>
<pin id="139" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_1_addr_1/23 "/>
</bind>
</comp>

<comp id="144" class="1005" name="i_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="13" slack="1"/>
<pin id="146" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="13" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="m_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="1"/>
<pin id="157" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="159" class="1004" name="m_phi_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="5" slack="0"/>
<pin id="161" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="1" slack="1"/>
<pin id="163" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="phi_mul_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="1"/>
<pin id="168" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="phi_mul_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="x_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="5" slack="1"/>
<pin id="180" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="5" slack="0"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="189" class="1005" name="y_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="1"/>
<pin id="191" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="y_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="1" slack="1"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="5" slack="0"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_s_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="0" index="1" bw="5" slack="0"/>
<pin id="207" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_cast5_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast5_cast/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_cast_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="5" slack="0"/>
<pin id="216" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="exitcond1_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="0"/>
<pin id="220" dir="0" index="1" bw="13" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="i_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_9_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_10_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="13" slack="0"/>
<pin id="238" dir="0" index="1" bw="13" slack="0"/>
<pin id="239" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="newIndex1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="0"/>
<pin id="245" dir="0" index="2" bw="13" slack="0"/>
<pin id="246" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="newIndex2_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="13" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex2/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_3_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="1"/>
<pin id="258" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="I_cast6_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast6/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="I_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="6" slack="1"/>
<pin id="264" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="I_cast/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="next_mul_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="0"/>
<pin id="267" dir="0" index="1" bw="6" slack="1"/>
<pin id="268" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="m_cast4_cast_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast4_cast/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="m_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="0"/>
<pin id="276" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast/3 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="5" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="1"/>
<pin id="281" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="m_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="2"/>
<pin id="292" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="x_cast2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast2/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="x_cast_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_5_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="0"/>
<pin id="304" dir="0" index="1" bw="6" slack="3"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="307" class="1004" name="x_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="5" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_6_cast_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="5" slack="0"/>
<pin id="315" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="317" class="1004" name="y_cast1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast1/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="y_cast_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="exitcond_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="4"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="y_1_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="5" slack="0"/>
<pin id="338" dir="0" index="1" bw="8" slack="2"/>
<pin id="339" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp2_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="3"/>
<pin id="349" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="351" class="1004" name="y_1_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_1_cast/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp9_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="0"/>
<pin id="357" dir="0" index="1" bw="9" slack="2"/>
<pin id="358" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="i_index_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="1"/>
<pin id="362" dir="0" index="1" bw="5" slack="2"/>
<pin id="363" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp9_cast_cast_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp9_cast_cast/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="9" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="5"/>
<pin id="370" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="372" class="1004" name="o_index_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="2"/>
<pin id="374" dir="0" index="1" bw="13" slack="0"/>
<pin id="375" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_11_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="12" slack="0"/>
<pin id="379" dir="0" index="1" bw="12" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_12_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="12" slack="0"/>
<pin id="385" dir="0" index="1" bw="12" slack="0"/>
<pin id="386" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="389" class="1004" name="newIndex_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="12" slack="0"/>
<pin id="392" dir="0" index="2" bw="12" slack="0"/>
<pin id="393" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newIndex/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="newIndex3_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="12" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex3/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="input_load_phi_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="1" index="3" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="input_load_phi/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="grp_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="13" slack="1"/>
<pin id="412" dir="0" index="1" bw="13" slack="0"/>
<pin id="413" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="newIndex8/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_6_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="1"/>
<pin id="417" dir="0" index="1" bw="13" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="16"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="420" class="1004" name="newIndex4_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="0"/>
<pin id="422" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex4/23 "/>
</bind>
</comp>

<comp id="426" class="1005" name="I_read_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="1"/>
<pin id="428" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="I_read "/>
</bind>
</comp>

<comp id="434" class="1005" name="M_read_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="1"/>
<pin id="436" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="M_read "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_cast5_cast_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="13" slack="5"/>
<pin id="441" dir="1" index="1" bw="13" slack="5"/>
</pin_list>
<bind>
<opset="tmp_cast5_cast "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_cast_cast_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="2"/>
<pin id="446" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_cast_cast "/>
</bind>
</comp>

<comp id="452" class="1005" name="i_1_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="13" slack="0"/>
<pin id="454" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_3_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="6" slack="1"/>
<pin id="462" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="465" class="1005" name="I_cast6_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="1"/>
<pin id="467" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="I_cast6 "/>
</bind>
</comp>

<comp id="470" class="1005" name="I_cast_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="12" slack="3"/>
<pin id="472" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="I_cast "/>
</bind>
</comp>

<comp id="475" class="1005" name="next_mul_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="483" class="1005" name="m_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="0"/>
<pin id="485" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="tmp_4_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="2"/>
<pin id="490" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="493" class="1005" name="x_cast2_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="12" slack="2"/>
<pin id="495" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="x_cast2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="x_1_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="506" class="1005" name="tmp_6_cast_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="13" slack="2"/>
<pin id="508" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="514" class="1005" name="y_1_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="5" slack="0"/>
<pin id="516" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="519" class="1005" name="tmp2_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="12" slack="1"/>
<pin id="521" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="524" class="1005" name="tmp9_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="9" slack="1"/>
<pin id="526" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp9 "/>
</bind>
</comp>

<comp id="529" class="1005" name="o_index_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="13" slack="1"/>
<pin id="531" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_11_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="540" class="1005" name="input_0_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="12" slack="1"/>
<pin id="542" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="input_1_addr_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="12" slack="1"/>
<pin id="547" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="550" class="1005" name="input_load_phi_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="16"/>
<pin id="552" dir="1" index="1" bw="1" slack="16"/>
</pin_list>
<bind>
<opset="input_load_phi "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_6_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="16"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="70"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="36" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="36" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="38" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="103"><net_src comp="78" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="104" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="143"><net_src comp="128" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="147"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="40" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="178" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="40" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="189" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="203"><net_src comp="66" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="200" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="148" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="20" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="148" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="148" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="148" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="34" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="230" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="148" pin="4"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="236" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="242" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="255"><net_src comp="250" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="269"><net_src comp="170" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="159" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="159" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="159" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="48" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="270" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="182" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="182" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="182" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="48" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="307" pin="2"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="193" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="193" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="321" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="334"><net_src comp="193" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="48" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="317" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="166" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="330" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="359"><net_src comp="351" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="371"><net_src comp="364" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="360" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="360" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="62" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="377" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="360" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="383" pin="2"/><net_sink comp="389" pin=2"/></net>

<net id="400"><net_src comp="389" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="408"><net_src comp="118" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="123" pin="2"/><net_sink comp="403" pin=2"/></net>

<net id="414"><net_src comp="32" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="419"><net_src comp="32" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="410" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="429"><net_src comp="66" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="432"><net_src comp="426" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="433"><net_src comp="426" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="437"><net_src comp="72" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="442"><net_src comp="210" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="447"><net_src comp="214" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="455"><net_src comp="224" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="463"><net_src comp="256" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="468"><net_src comp="259" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="473"><net_src comp="262" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="478"><net_src comp="265" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="486"><net_src comp="283" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="491"><net_src comp="289" pin="2"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="496"><net_src comp="294" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="504"><net_src comp="307" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="509"><net_src comp="313" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="517"><net_src comp="330" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="522"><net_src comp="346" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="527"><net_src comp="355" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="532"><net_src comp="372" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="538"><net_src comp="377" pin="2"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="543"><net_src comp="104" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="548"><net_src comp="111" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="553"><net_src comp="403" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="559"><net_src comp="415" pin="2"/><net_sink comp="556" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {2 23 }
	Port: output_1 | {2 23 }
 - Input state : 
	Port: dut_pad : input_0 | {6 7 }
	Port: dut_pad : input_1 | {6 7 }
	Port: dut_pad : M | {1 }
	Port: dut_pad : I | {1 }
  - Chain level:
	State 1
		tmp_s : 1
		tmp_cast5_cast : 2
		tmp_cast_cast : 2
	State 2
		exitcond1 : 1
		i_1 : 1
		stg_35 : 2
		tmp_9 : 1
		tmp_10 : 1
		newIndex1 : 2
		newIndex2 : 3
		output_0_addr : 4
		output_1_addr : 4
		stg_43 : 2
		stg_44 : 5
		stg_46 : 5
	State 3
		next_mul : 1
		m_cast4_cast : 1
		m_cast : 1
		tmp_2 : 2
		m_1 : 1
		stg_61 : 3
		tmp_4 : 2
	State 4
		x_cast2 : 1
		x_cast : 1
		tmp_5 : 2
		x_1 : 1
		stg_73 : 3
		tmp_6_cast : 2
	State 5
		y_cast1 : 1
		y_cast : 1
		exitcond : 2
		y_1 : 1
		stg_86 : 3
		tmp : 2
		tmp_cast : 3
		tmp2 : 4
		y_1_cast : 2
		tmp9 : 3
	State 6
		tmp1 : 1
		o_index : 2
		tmp_11 : 1
		tmp_12 : 1
		newIndex : 2
		newIndex3 : 3
		input_0_addr : 4
		input_1_addr : 4
		input_0_load : 5
		input_1_load : 5
	State 7
		input_load_phi : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		newIndex4 : 1
		output_0_addr_512 : 2
		output_1_addr_1 : 2
		stg_132 : 3
		stg_134 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   urem   |       grp_fu_410      |    0    |   117   |   130   |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_s_fu_204     |    0    |    0    |    5    |
|          |       i_1_fu_224      |    0    |    0    |    13   |
|          |     tmp_10_fu_236     |    0    |    0    |    13   |
|          |    next_mul_fu_265    |    0    |    0    |    8    |
|          |       m_1_fu_283      |    0    |    0    |    5    |
|    add   |       x_1_fu_307      |    0    |    0    |    5    |
|          |       y_1_fu_330      |    0    |    0    |    5    |
|          |       tmp_fu_336      |    0    |    0    |    8    |
|          |      tmp9_fu_355      |    0    |    0    |    9    |
|          |     i_index_fu_360    |    0    |    0    |    12   |
|          |     o_index_fu_372    |    0    |    0    |    13   |
|          |     tmp_12_fu_383     |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
|          |    exitcond1_fu_218   |    0    |    0    |    5    |
|          |      tmp_9_fu_230     |    0    |    0    |    5    |
|          |      tmp_2_fu_278     |    0    |    0    |    3    |
|   icmp   |      tmp_5_fu_302     |    0    |    0    |    3    |
|          |    exitcond_fu_325    |    0    |    0    |    3    |
|          |     tmp_11_fu_377     |    0    |    0    |    5    |
|          |      tmp_6_fu_415     |    0    |    0    |    5    |
|----------|-----------------------|---------|---------|---------|
|          |    newIndex1_fu_242   |    0    |    0    |    13   |
|  select  |    newIndex_fu_389    |    0    |    0    |    12   |
|          | input_load_phi_fu_403 |    0    |    0    |    1    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_4_fu_289     |    1    |    0    |    5    |
|    mul   |      tmp2_fu_346      |    1    |    0    |    0    |
|          |      tmp1_fu_367      |    1    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   read   |   I_read_read_fu_66   |    0    |    0    |    0    |
|          |   M_read_read_fu_72   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |      tmp_1_fu_200     |    0    |    0    |    0    |
|          |      tmp_3_fu_256     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          | tmp_cast5_cast_fu_210 |    0    |    0    |    0    |
|          |  tmp_cast_cast_fu_214 |    0    |    0    |    0    |
|          |    newIndex2_fu_250   |    0    |    0    |    0    |
|          |     I_cast6_fu_259    |    0    |    0    |    0    |
|          |     I_cast_fu_262     |    0    |    0    |    0    |
|          |  m_cast4_cast_fu_270  |    0    |    0    |    0    |
|          |     m_cast_fu_274     |    0    |    0    |    0    |
|          |     x_cast2_fu_294    |    0    |    0    |    0    |
|   zext   |     x_cast_fu_298     |    0    |    0    |    0    |
|          |   tmp_6_cast_fu_313   |    0    |    0    |    0    |
|          |     y_cast1_fu_317    |    0    |    0    |    0    |
|          |     y_cast_fu_321     |    0    |    0    |    0    |
|          |    tmp_cast_fu_342    |    0    |    0    |    0    |
|          |    y_1_cast_fu_351    |    0    |    0    |    0    |
|          | tmp9_cast_cast_fu_364 |    0    |    0    |    0    |
|          |    newIndex3_fu_397   |    0    |    0    |    0    |
|          |    newIndex4_fu_420   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    3    |   117   |   298   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    I_cast6_reg_465   |    8   |
|    I_cast_reg_470    |   12   |
|    I_read_reg_426    |    6   |
|    M_read_reg_434    |    7   |
|      i_1_reg_452     |   13   |
|       i_reg_144      |   13   |
| input_0_addr_reg_540 |   12   |
| input_1_addr_reg_545 |   12   |
|input_load_phi_reg_550|    1   |
|      m_1_reg_483     |    5   |
|       m_reg_155      |    5   |
|   next_mul_reg_475   |    8   |
|    o_index_reg_529   |   13   |
|    phi_mul_reg_166   |    8   |
|     tmp2_reg_519     |   12   |
|     tmp9_reg_524     |    9   |
|    tmp_11_reg_535    |    1   |
|     tmp_3_reg_460    |    6   |
|     tmp_4_reg_488    |    9   |
|  tmp_6_cast_reg_506  |   13   |
|     tmp_6_reg_556    |    1   |
|tmp_cast5_cast_reg_439|   13   |
| tmp_cast_cast_reg_444|    9   |
|      x_1_reg_501     |    5   |
|    x_cast2_reg_493   |   12   |
|       x_reg_178      |    5   |
|      y_1_reg_514     |    5   |
|       y_reg_189      |    5   |
+----------------------+--------+
|         Total        |   228  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_92 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_92 |  p1  |   2  |   1  |    2   ||    1    |
|  grp_access_fu_98 |  p0  |   2  |  12  |   24   ||    12   |
|  grp_access_fu_98 |  p1  |   2  |   1  |    2   ||    1    |
| grp_access_fu_118 |  p0  |   2  |  12  |   24   ||    12   |
| grp_access_fu_123 |  p0  |   2  |  12  |   24   ||    12   |
|  phi_mul_reg_166  |  p0  |   2  |   8  |   16   ||    8    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||  10.997 ||    58   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   117  |   298  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   58   |
|  Register |    -   |    -   |   228  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   10   |   345  |   356  |
+-----------+--------+--------+--------+--------+
