# FPGA-Based YOLOv4-Tiny Accelerator on AMD Kria KV260
---

## ðŸ“Œ Project Overview

This project implements a hardware-accelerated YOLOv4-Tiny object detection system on the AMD Kria KV260 platform. The accelerator is developed using Vitis HLS and integrated using the Vitis kernel flow. The objective is to offload compute-intensive convolution operations from the ARM processor to the FPGA fabric to improve inference performance.

The system demonstrates measurable acceleration over a CPU-only baseline.

---

## ðŸ§  System Architecture

Processing Pipeline:

Input Frame  
â†’ Preprocessing  
â†’ FPGA Accelerator  
â†’ Postprocessing  
â†’ Output Display  

The FPGA accelerator leverages parallel computation and optimized memory buffering for improved throughput.

---

## ðŸ–¥ Hardware Platform

- Board: AMD Kria KV260  
- Device: xck26-sfvc784-2LV-c  
- Design Flow: Vitis Kernel Flow  
- Runtime: Xilinx Runtime (XRT)  
- Programming Model: OpenCL  

---

## âš™ Accelerator Features

- HLS-based custom accelerator
- AXI4 Memory-Mapped Interface
- Loop Pipelining
- Parallel MAC Units
- Efficient BRAM Utilization
- INT8 Computation Support

---

## ðŸ“Š Resource Utilization

| Resource | Utilization |
|----------|------------|
| LUT      | 18% |
| Flip-Flops | 8% |
| BRAM     | 13% |
| DSP      | 13% |

The design maintains balanced FPGA resource usage with scalability potential.

---

## ðŸš€ Performance Evaluation

### ðŸ”¹ CPU Baseline

| Metric | Value |
|--------|-------|
| Average Latency | 850 ms |
| Average FPS | 1.18 FPS |

### ðŸ”¹ FPGA Accelerator

| Metric | Value |
|--------|-------|
| Average Latency | 368 ms |
| Average FPS | 2.7 FPS |

### ðŸ”¹ Speedup

Speedup Calculation:

Speedup = CPU Latency / FPGA Latency  
= 850 / 368  
â‰ˆ 2.31Ã—

The FPGA implementation achieves a **2.31Ã— speedup** over CPU execution.

---

# ðŸ“¦ Repository Structure

```
Kria-YOLOv4-Tiny-FPGA-Accelerator/
â”‚
â”œâ”€â”€ hardware/
â”‚   â”œâ”€â”€ hls/
â”‚   â”œâ”€â”€ vivado_project/
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ software/
â”‚   â”œâ”€â”€ host.cpp
â”‚   â””â”€â”€ README.md
â”‚
â”œâ”€â”€ cpu_baseline/
â”‚
â”œâ”€â”€ docs/
â”‚   â””â”€â”€ FPGA_YOLO_Accelerator_Final_Report.pdf
â”‚
â””â”€â”€ README.md
```

---

# ðŸ›  Installation & Setup

---

## â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘
## â–‘  REQUIREMENTS
## â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘

â€¢ AMD Kria KV260  
â€¢ Vitis 2023.x  
â€¢ Vivado  
â€¢ Xilinx Runtime (XRT)  
â€¢ OpenCL support  
â€¢ Ubuntu Linux  

---

## â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘
## â–‘  BUILD FPGA KERNEL
## â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘

1. Open Vitis HLS  
2. Synthesize the accelerator  
3. Export RTL Kernel (.xo)  
4. Link kernel to generate `.xclbin`  

---

## â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘
## â–‘  BUILD HOST APPLICATION
## â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘

Compile host application:

```bash
g++ host.cpp -o host \
-I/opt/xilinx/xrt/include \
-L/opt/xilinx/xrt/lib \
-lOpenCL -pthread -lrt
```

---

## â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘
## â–‘  RUN APPLICATION
## â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘

```bash
./host binary_container_1.xclbin
```

The console will display:

- FPGA Latency
- FPS
- Execution results

---

# ðŸ“˜ Documentation

The detailed final project report is available in:

docs/FPGA_YOLO_Accelerator_Final_Report.pdf

---

# ðŸŽ¯ Key Contributions

- FPGA-based CNN acceleration
- Hardware-software co-design
- Performance benchmarking against CPU baseline
- Efficient resource utilization
- Measurable speedup validation

---

# ðŸ”® Future Improvements

- Increase compute parallelism
- Optimize DDR bandwidth usage
- Explore lower precision quantization
- Full YOLO backbone acceleration

---

# ðŸ‘¥ Team Members

- Dharshan S
- Sandhyaa K  
- Dhamarai Kannan A  

Chennai Institute of Technology

---

# ðŸ“„ License

This project is developed for academic and research purposes.
