###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Thu Jan 30 22:02:21 2020
#  Design:            routing_engine
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix routing_engine_preCTS -outDir /home/vladimirmilicevic/ann_routing_engine_clocked/synthesized/timingReports
###############################################################
Path 1: MET Setup Check with Pin stage_1_output_reg[6][1]/CP 
Endpoint:   stage_1_output_reg[6][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.057
+ Phase Shift                  10.000
= Required Time                 9.943
- Arrival Time                  2.997
= Slack Time                    6.945
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                          |                 |          |       |  Time   |   Time   | 
     |--------------------------+-----------------+----------+-------+---------+----------| 
     |                          | port_dest[11] ^ |          |       |   0.000 |    6.945 | 
     | U1843                    | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.025 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.152 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    7.239 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    7.333 | 
     | U1813                    | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    7.392 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.528 |    7.473 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    7.540 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    7.620 | 
     | U1786                    | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    7.669 | 
     | U1760                    | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    7.771 | 
     | U1759                    | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    7.876 | 
     | U1758                    | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    7.928 | 
     | U1757                    | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    7.992 | 
     | U1728                    | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.055 | 
     | U1727                    | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.144 | 
     | U1722                    | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    8.216 | 
     | U1697                    | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    8.384 | 
     | U1696                    | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    8.472 | 
     | U1695                    | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    8.650 | 
     | U1690                    | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    8.756 | 
     | U1686                    | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.044 | 
     | U1481                    | S v -> ZN ^     | MUX2ND0  | 0.201 |   2.299 |    9.244 | 
     | U1476                    | A2 ^ -> ZN v    | ND4D0    | 0.139 |   2.438 |    9.384 | 
     | U1475                    | A2 v -> ZN ^    | CKND2D0  | 0.071 |   2.510 |    9.455 | 
     | U1474                    | I1 ^ -> ZN v    | MUX2ND0  | 0.041 |   2.550 |    9.495 | 
     | U1473                    | B v -> ZN ^     | OAI21D0  | 0.056 |   2.606 |    9.552 | 
     | U1465                    | I0 ^ -> Z ^     | MUX2D0   | 0.086 |   2.692 |    9.637 | 
     | U1462                    | I2 ^ -> Z ^     | MUX3D0   | 0.118 |   2.810 |    9.756 | 
     | U1446                    | S ^ -> Z v      | MUX2D0   | 0.125 |   2.935 |    9.881 | 
     | U1443                    | I2 v -> ZN ^    | MUX3ND0  | 0.062 |   2.997 |    9.943 | 
     | stage_1_output_reg[6][1] | D ^             | DFQD1    | 0.000 |   2.997 |    9.943 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -6.945 | 
     | clk__I0                  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -6.945 | 
     | stage_1_output_reg[6][1] | CP ^       | DFQD1  | 0.000 |   0.000 |   -6.945 | 
     +-----------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin stage_1_output_reg[2][2]/CP 
Endpoint:   stage_1_output_reg[2][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                  10.000
= Required Time                 9.960
- Arrival Time                  3.009
= Slack Time                    6.952
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                          |                 |          |       |  Time   |   Time   | 
     |--------------------------+-----------------+----------+-------+---------+----------| 
     |                          | port_dest[11] ^ |          |       |   0.000 |    6.952 | 
     | U1843                    | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.031 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.158 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    7.245 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    7.339 | 
     | U1813                    | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    7.398 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.528 |    7.479 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    7.546 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    7.626 | 
     | U1786                    | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    7.675 | 
     | U1760                    | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    7.777 | 
     | U1759                    | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    7.883 | 
     | U1758                    | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    7.934 | 
     | U1757                    | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    7.998 | 
     | U1728                    | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.061 | 
     | U1727                    | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.150 | 
     | U1722                    | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    8.222 | 
     | U1697                    | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    8.390 | 
     | U1696                    | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    8.478 | 
     | U1695                    | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    8.656 | 
     | U1690                    | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    8.762 | 
     | U1686                    | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.050 | 
     | U1481                    | S v -> ZN ^     | MUX2ND0  | 0.201 |   2.299 |    9.250 | 
     | U1476                    | A2 ^ -> ZN v    | ND4D0    | 0.139 |   2.438 |    9.390 | 
     | U1475                    | A2 v -> ZN ^    | CKND2D0  | 0.071 |   2.510 |    9.461 | 
     | U1474                    | I1 ^ -> ZN v    | MUX2ND0  | 0.041 |   2.550 |    9.502 | 
     | U1473                    | B v -> ZN ^     | OAI21D0  | 0.056 |   2.606 |    9.558 | 
     | U1465                    | I0 ^ -> Z ^     | MUX2D0   | 0.086 |   2.692 |    9.643 | 
     | U1462                    | I2 ^ -> Z ^     | MUX3D0   | 0.118 |   2.810 |    9.762 | 
     | U1461                    | S ^ -> Z v      | MUX2D0   | 0.135 |   2.945 |    9.897 | 
     | U1452                    | I0 v -> ZN ^    | MUX2ND0  | 0.063 |   3.009 |    9.960 | 
     | stage_1_output_reg[2][2] | D ^             | DFQD1    | 0.000 |   3.009 |    9.960 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -6.952 | 
     | clk__L1_I0               | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -6.952 | 
     | stage_1_output_reg[2][2] | CP ^       | DFQD1  | 0.000 |   0.000 |   -6.952 | 
     +-----------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin stage_1_output_reg[2][1]/CP 
Endpoint:   stage_1_output_reg[2][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                  10.000
= Required Time                 9.950
- Arrival Time                  2.987
= Slack Time                    6.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                          |                 |          |       |  Time   |   Time   | 
     |--------------------------+-----------------+----------+-------+---------+----------| 
     |                          | port_dest[11] ^ |          |       |   0.000 |    6.963 | 
     | U1843                    | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.042 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.170 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    7.257 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    7.351 | 
     | U1813                    | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    7.410 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.528 |    7.490 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    7.557 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    7.637 | 
     | U1786                    | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    7.687 | 
     | U1760                    | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    7.789 | 
     | U1759                    | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    7.894 | 
     | U1758                    | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    7.946 | 
     | U1757                    | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.009 | 
     | U1728                    | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.073 | 
     | U1727                    | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.162 | 
     | U1722                    | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    8.234 | 
     | U1697                    | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    8.401 | 
     | U1696                    | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    8.489 | 
     | U1695                    | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    8.667 | 
     | U1690                    | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    8.773 | 
     | U1686                    | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.061 | 
     | U1481                    | S v -> ZN ^     | MUX2ND0  | 0.201 |   2.299 |    9.262 | 
     | U1480                    | I ^ -> ZN v     | CKND0    | 0.071 |   2.370 |    9.333 | 
     | U1478                    | A1 v -> ZN ^    | ND4D0    | 0.052 |   2.422 |    9.385 | 
     | U1458                    | A4 ^ -> Z ^     | AN4D0    | 0.219 |   2.641 |    9.604 | 
     | U1455                    | S ^ -> ZN ^     | MUX2ND0  | 0.092 |   2.733 |    9.696 | 
     | U1454                    | A1 ^ -> Z v     | CKXOR2D0 | 0.121 |   2.854 |    9.816 | 
     | U1453                    | I v -> ZN ^     | CKND0    | 0.070 |   2.923 |    9.886 | 
     | U1448                    | S1 ^ -> ZN ^    | MUX3ND0  | 0.063 |   2.987 |    9.950 | 
     | stage_1_output_reg[2][1] | D ^             | DFQD1    | 0.000 |   2.987 |    9.950 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -6.963 | 
     | clk__L1_I0               | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -6.963 | 
     | stage_1_output_reg[2][1] | CP ^       | DFQD1  | 0.000 |   0.000 |   -6.963 | 
     +-----------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin stage_1_output_reg[3][2]/CP 
Endpoint:   stage_1_output_reg[3][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                  10.000
= Required Time                 9.961
- Arrival Time                  2.998
= Slack Time                    6.963
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                          |                 |          |       |  Time   |   Time   | 
     |--------------------------+-----------------+----------+-------+---------+----------| 
     |                          | port_dest[11] ^ |          |       |   0.000 |    6.963 | 
     | U1843                    | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.042 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.170 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    7.257 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    7.351 | 
     | U1813                    | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    7.410 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    7.491 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    7.558 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    7.637 | 
     | U1786                    | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    7.687 | 
     | U1760                    | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    7.789 | 
     | U1759                    | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    7.894 | 
     | U1758                    | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    7.946 | 
     | U1757                    | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.009 | 
     | U1728                    | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.073 | 
     | U1727                    | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.162 | 
     | U1722                    | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    8.234 | 
     | U1697                    | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    8.401 | 
     | U1696                    | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    8.490 | 
     | U1695                    | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    8.668 | 
     | U1690                    | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    8.773 | 
     | U1686                    | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.061 | 
     | U1481                    | S v -> ZN ^     | MUX2ND0  | 0.201 |   2.299 |    9.262 | 
     | U1480                    | I ^ -> ZN v     | CKND0    | 0.071 |   2.370 |    9.333 | 
     | U1478                    | A1 v -> ZN ^    | ND4D0    | 0.052 |   2.422 |    9.385 | 
     | U1458                    | A4 ^ -> Z ^     | AN4D0    | 0.219 |   2.641 |    9.604 | 
     | U1455                    | S ^ -> ZN ^     | MUX2ND0  | 0.092 |   2.733 |    9.696 | 
     | U1454                    | A1 ^ -> Z v     | CKXOR2D0 | 0.121 |   2.853 |    9.817 | 
     | U1453                    | I v -> ZN ^     | CKND0    | 0.070 |   2.923 |    9.886 | 
     | U1447                    | S ^ -> ZN ^     | MUX2ND0  | 0.075 |   2.998 |    9.961 | 
     | stage_1_output_reg[3][2] | D ^             | DFQD1    | 0.000 |   2.998 |    9.961 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -6.963 | 
     | clk__L1_I0               | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -6.963 | 
     | stage_1_output_reg[3][2] | CP ^       | DFQD1  | 0.000 |   0.000 |   -6.963 | 
     +-----------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin stage_1_sw_ctl_reg[3]/CP 
Endpoint:   stage_1_sw_ctl_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]           (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  2.868
= Slack Time                    7.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                       |                 |          |       |  Time   |   Time   | 
     |-----------------------+-----------------+----------+-------+---------+----------| 
     |                       | port_dest[11] ^ |          |       |   0.000 |    7.091 | 
     | U1843                 | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.170 | 
     | U1842                 | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.298 | 
     | U1837                 | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    7.385 | 
     | U1827                 | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    7.478 | 
     | U1813                 | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    7.538 | 
     | U1811                 | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    7.618 | 
     | U1788                 | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    7.685 | 
     | U1787                 | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    7.765 | 
     | U1786                 | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    7.814 | 
     | U1760                 | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    7.917 | 
     | U1759                 | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.022 | 
     | U1758                 | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.074 | 
     | U1757                 | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.137 | 
     | U1728                 | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.200 | 
     | U1727                 | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.289 | 
     | U1722                 | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    8.362 | 
     | U1697                 | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    8.529 | 
     | U1696                 | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    8.617 | 
     | U1695                 | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    8.795 | 
     | U1690                 | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    8.901 | 
     | U1686                 | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.189 | 
     | U1481                 | S v -> ZN ^     | MUX2ND0  | 0.201 |   2.299 |    9.390 | 
     | U1480                 | I ^ -> ZN v     | CKND0    | 0.071 |   2.370 |    9.461 | 
     | U1478                 | A1 v -> ZN ^    | ND4D0    | 0.052 |   2.422 |    9.513 | 
     | U1458                 | A4 ^ -> Z ^     | AN4D0    | 0.219 |   2.641 |    9.731 | 
     | U1445                 | S ^ -> ZN v     | MUX2ND0  | 0.111 |   2.752 |    9.843 | 
     | U1444                 | A1 v -> Z ^     | CKXOR2D0 | 0.116 |   2.868 |    9.959 | 
     | stage_1_sw_ctl_reg[3] | D ^             | DFQD2    | 0.000 |   2.868 |    9.959 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -7.091 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.091 | 
     | stage_1_sw_ctl_reg[3] | CP ^       | DFQD2  | 0.000 |   0.000 |   -7.091 | 
     +--------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin stage_1_sw_ctl_reg[1]/CP 
Endpoint:   stage_1_sw_ctl_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]           (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                  10.000
= Required Time                 9.963
- Arrival Time                  2.858
= Slack Time                    7.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                       |                 |          |       |  Time   |   Time   | 
     |-----------------------+-----------------+----------+-------+---------+----------| 
     |                       | port_dest[11] ^ |          |       |   0.000 |    7.105 | 
     | U1843                 | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.184 | 
     | U1842                 | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.312 | 
     | U1837                 | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    7.399 | 
     | U1827                 | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    7.493 | 
     | U1813                 | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    7.552 | 
     | U1811                 | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    7.632 | 
     | U1788                 | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    7.699 | 
     | U1787                 | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    7.779 | 
     | U1786                 | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    7.829 | 
     | U1760                 | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    7.931 | 
     | U1759                 | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.036 | 
     | U1758                 | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.088 | 
     | U1757                 | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.151 | 
     | U1728                 | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.215 | 
     | U1727                 | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.304 | 
     | U1722                 | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    8.376 | 
     | U1697                 | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    8.543 | 
     | U1696                 | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    8.631 | 
     | U1695                 | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    8.809 | 
     | U1690                 | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    8.915 | 
     | U1686                 | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.203 | 
     | U1481                 | S v -> ZN ^     | MUX2ND0  | 0.201 |   2.299 |    9.404 | 
     | U1480                 | I ^ -> ZN v     | CKND0    | 0.071 |   2.370 |    9.475 | 
     | U1478                 | A1 v -> ZN ^    | ND4D0    | 0.052 |   2.422 |    9.527 | 
     | U1458                 | A4 ^ -> Z ^     | AN4D0    | 0.219 |   2.641 |    9.746 | 
     | U1455                 | S ^ -> ZN v     | MUX2ND0  | 0.110 |   2.751 |    9.856 | 
     | U1454                 | A1 v -> Z ^     | CKXOR2D0 | 0.107 |   2.858 |    9.963 | 
     | stage_1_sw_ctl_reg[1] | D ^             | DFQD2    | 0.000 |   2.858 |    9.963 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -7.105 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.105 | 
     | stage_1_sw_ctl_reg[1] | CP ^       | DFQD2  | 0.000 |   0.000 |   -7.105 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin stage_0_sw_ctl_reg[3]/CP 
Endpoint:   stage_0_sw_ctl_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]           (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                  10.000
= Required Time                 9.953
- Arrival Time                  2.810
= Slack Time                    7.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                       |                 |          |       |  Time   |   Time   | 
     |-----------------------+-----------------+----------+-------+---------+----------| 
     |                       | port_dest[11] ^ |          |       |   0.000 |    7.143 | 
     | U1843                 | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.222 | 
     | U1842                 | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.350 | 
     | U1837                 | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    7.437 | 
     | U1827                 | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    7.531 | 
     | U1813                 | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    7.590 | 
     | U1811                 | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    7.670 | 
     | U1788                 | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    7.737 | 
     | U1787                 | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    7.817 | 
     | U1786                 | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    7.867 | 
     | U1760                 | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    7.969 | 
     | U1759                 | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.074 | 
     | U1758                 | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.126 | 
     | U1757                 | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.189 | 
     | U1728                 | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.253 | 
     | U1727                 | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.342 | 
     | U1722                 | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    8.414 | 
     | U1697                 | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    8.581 | 
     | U1696                 | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    8.669 | 
     | U1695                 | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    8.847 | 
     | U1690                 | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    8.953 | 
     | U1686                 | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.241 | 
     | U1481                 | S v -> ZN ^     | MUX2ND0  | 0.201 |   2.299 |    9.442 | 
     | U1476                 | A2 ^ -> ZN v    | ND4D0    | 0.139 |   2.438 |    9.581 | 
     | U1475                 | A2 v -> ZN ^    | CKND2D0  | 0.071 |   2.510 |    9.653 | 
     | U1474                 | I1 ^ -> ZN v    | MUX2ND0  | 0.041 |   2.550 |    9.693 | 
     | U1473                 | B v -> ZN ^     | OAI21D0  | 0.056 |   2.606 |    9.749 | 
     | U1465                 | I0 ^ -> Z ^     | MUX2D0   | 0.086 |   2.692 |    9.835 | 
     | U1462                 | I2 ^ -> Z ^     | MUX3D0   | 0.118 |   2.810 |    9.953 | 
     | stage_0_sw_ctl_reg[3] | D ^             | DFQD2    | 0.000 |   2.810 |    9.953 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -7.143 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.143 | 
     | stage_0_sw_ctl_reg[3] | CP ^       | DFQD2  | 0.000 |   0.000 |   -7.143 | 
     +--------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin stage_0_sw_ctl_reg[2]/CP 
Endpoint:   stage_0_sw_ctl_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]           (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                  10.000
= Required Time                 9.947
- Arrival Time                  2.641
= Slack Time                    7.306
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |   Cell   | Delay | Arrival | Required | 
     |                       |                 |          |       |  Time   |   Time   | 
     |-----------------------+-----------------+----------+-------+---------+----------| 
     |                       | port_dest[11] ^ |          |       |   0.000 |    7.306 | 
     | U1843                 | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.386 | 
     | U1842                 | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.513 | 
     | U1837                 | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    7.600 | 
     | U1827                 | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    7.694 | 
     | U1813                 | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    7.753 | 
     | U1811                 | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    7.834 | 
     | U1788                 | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    7.901 | 
     | U1787                 | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    7.980 | 
     | U1786                 | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.030 | 
     | U1760                 | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    8.132 | 
     | U1759                 | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.237 | 
     | U1758                 | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.289 | 
     | U1757                 | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.353 | 
     | U1728                 | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.416 | 
     | U1727                 | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.505 | 
     | U1722                 | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    8.577 | 
     | U1697                 | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    8.744 | 
     | U1696                 | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    8.833 | 
     | U1695                 | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    9.011 | 
     | U1690                 | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    9.117 | 
     | U1686                 | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.405 | 
     | U1481                 | S v -> ZN ^     | MUX2ND0  | 0.201 |   2.299 |    9.605 | 
     | U1480                 | I ^ -> ZN v     | CKND0    | 0.071 |   2.370 |    9.676 | 
     | U1478                 | A1 v -> ZN ^    | ND4D0    | 0.052 |   2.422 |    9.728 | 
     | U1458                 | A4 ^ -> Z ^     | AN4D0    | 0.219 |   2.641 |    9.947 | 
     | stage_0_sw_ctl_reg[2] | D ^             | DFQD2    | 0.000 |   2.641 |    9.947 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -7.306 | 
     | clk__L1_I0            | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.306 | 
     | stage_0_sw_ctl_reg[2] | CP ^       | DFQD2  | 0.000 |   0.000 |   -7.306 | 
     +--------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin dst_reg[6][1]/CP 
Endpoint:   dst_reg[6][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                  10.000
= Required Time                 9.878
- Arrival Time                  2.173
= Slack Time                    7.705
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] v |          |       |   0.000 |    7.705 | 
     | U1843         | I v -> ZN ^     | CKND0    | 0.096 |   0.096 |    7.802 | 
     | U1842         | A1 ^ -> ZN v    | NR2D0    | 0.076 |   0.172 |    7.878 | 
     | U1837         | A3 v -> ZN ^    | AOI33D0  | 0.093 |   0.265 |    7.971 | 
     | U1827         | A3 ^ -> ZN v    | ND4D0    | 0.170 |   0.435 |    8.141 | 
     | U1813         | I v -> ZN ^     | CKND0    | 0.090 |   0.525 |    8.230 | 
     | U1811         | A1 ^ -> ZN v    | NR2D0    | 0.048 |   0.573 |    8.278 | 
     | U1788         | A1 v -> ZN ^    | CKND2D0  | 0.052 |   0.625 |    8.330 | 
     | U1787         | A1 ^ -> ZN v    | NR2D0    | 0.046 |   0.671 |    8.377 | 
     | U1786         | A2 v -> ZN ^    | NR2D0    | 0.077 |   0.749 |    8.454 | 
     | U1760         | A1 ^ -> ZN v    | NR2D0    | 0.066 |   0.815 |    8.520 | 
     | U1759         | A1 v -> ZN v    | INR2D0   | 0.065 |   0.880 |    8.585 | 
     | U1758         | I v -> ZN ^     | CKND0    | 0.041 |   0.921 |    8.626 | 
     | U1743         | A1 ^ -> ZN v    | NR2D0    | 0.031 |   0.952 |    8.657 | 
     | U1730         | A2 v -> ZN ^    | NR2D0    | 0.109 |   1.060 |    8.766 | 
     | U1729         | I ^ -> ZN v     | CKND0    | 0.073 |   1.134 |    8.839 | 
     | U1722         | A1 v -> ZN ^    | NR2D0    | 0.139 |   1.273 |    8.978 | 
     | U1698         | B ^ -> ZN v     | OAI21D0  | 0.099 |   1.372 |    9.078 | 
     | U1694         | I v -> ZN ^     | CKND0    | 0.066 |   1.438 |    9.144 | 
     | U1662         | A1 ^ -> ZN v    | CKND2D0  | 0.071 |   1.509 |    9.215 | 
     | U1653         | A2 v -> ZN ^    | ND3D0    | 0.056 |   1.565 |    9.270 | 
     | U1645         | I ^ -> ZN v     | CKND0    | 0.036 |   1.601 |    9.306 | 
     | U1618         | A2 v -> ZN ^    | AOI21D0  | 0.129 |   1.730 |    9.435 | 
     | U1609         | A1 ^ -> ZN ^    | IND2D0   | 0.085 |   1.815 |    9.520 | 
     | U1608         | A2 ^ -> ZN v    | NR2D0    | 0.043 |   1.858 |    9.563 | 
     | U1603         | C v -> ZN ^     | AOI221D0 | 0.160 |   2.017 |    9.723 | 
     | U1602         | C ^ -> ZN v     | OAI221D0 | 0.156 |   2.173 |    9.878 | 
     | dst_reg[6][1] | D v             | EDFQD1   | 0.000 |   2.173 |    9.878 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.705 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.705 | 
     | dst_reg[6][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.705 | 
     +------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin dst_reg[6][2]/CP 
Endpoint:   dst_reg[6][2]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                  10.000
= Required Time                 9.902
- Arrival Time                  2.193
= Slack Time                    7.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.708 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.788 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    7.915 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.002 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.096 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.155 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.236 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.303 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.382 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.432 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.534 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.639 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.691 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    8.755 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    8.818 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    8.907 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0   | 0.072 |   1.271 |    8.979 | 
     | U1698         | B v -> ZN ^     | OAI21D0 | 0.062 |   1.333 |    9.041 | 
     | U1694         | I ^ -> ZN v     | CKND0   | 0.067 |   1.400 |    9.108 | 
     | U1662         | A1 v -> ZN ^    | CKND2D0 | 0.072 |   1.472 |    9.181 | 
     | U1653         | A2 ^ -> ZN v    | ND3D0   | 0.079 |   1.551 |    9.259 | 
     | U1645         | I v -> ZN ^     | CKND0   | 0.051 |   1.601 |    9.310 | 
     | U1644         | A3 ^ -> ZN v    | ND3D0   | 0.083 |   1.684 |    9.393 | 
     | U1611         | A2 v -> ZN ^    | CKND2D0 | 0.093 |   1.777 |    9.486 | 
     | U1488         | A1 ^ -> ZN ^    | INR2D0  | 0.087 |   1.865 |    9.573 | 
     | U1486         | A1 ^ -> ZN ^    | IINR4D0 | 0.203 |   2.067 |    9.775 | 
     | U1436         | I ^ -> ZN v     | CKND0   | 0.126 |   2.193 |    9.902 | 
     | dst_reg[6][2] | E v             | EDFQD1  | 0.000 |   2.193 |    9.902 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.708 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.708 | 
     | dst_reg[6][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.708 | 
     +------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin dst_reg[6][0]/CP 
Endpoint:   dst_reg[6][0]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                  10.000
= Required Time                 9.902
- Arrival Time                  2.193
= Slack Time                    7.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.708 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.788 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    7.915 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.002 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.096 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.155 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.236 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.303 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.382 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.432 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.534 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.639 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.691 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    8.755 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    8.818 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    8.907 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0   | 0.072 |   1.271 |    8.979 | 
     | U1698         | B v -> ZN ^     | OAI21D0 | 0.062 |   1.333 |    9.041 | 
     | U1694         | I ^ -> ZN v     | CKND0   | 0.067 |   1.400 |    9.108 | 
     | U1662         | A1 v -> ZN ^    | CKND2D0 | 0.072 |   1.472 |    9.181 | 
     | U1653         | A2 ^ -> ZN v    | ND3D0   | 0.079 |   1.551 |    9.259 | 
     | U1645         | I v -> ZN ^     | CKND0   | 0.051 |   1.601 |    9.310 | 
     | U1644         | A3 ^ -> ZN v    | ND3D0   | 0.083 |   1.684 |    9.393 | 
     | U1611         | A2 v -> ZN ^    | CKND2D0 | 0.093 |   1.777 |    9.486 | 
     | U1488         | A1 ^ -> ZN ^    | INR2D0  | 0.087 |   1.865 |    9.573 | 
     | U1486         | A1 ^ -> ZN ^    | IINR4D0 | 0.203 |   2.067 |    9.775 | 
     | U1436         | I ^ -> ZN v     | CKND0   | 0.126 |   2.193 |    9.902 | 
     | dst_reg[6][0] | E v             | EDFQD1  | 0.000 |   2.193 |    9.902 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.708 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.708 | 
     | dst_reg[6][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.708 | 
     +------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin dst_reg[6][1]/CP 
Endpoint:   dst_reg[6][1]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                  10.000
= Required Time                 9.902
- Arrival Time                  2.193
= Slack Time                    7.708
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.708 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.788 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    7.915 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.002 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.096 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.155 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.236 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.303 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.382 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.432 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.534 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.639 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.691 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    8.755 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    8.818 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    8.907 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0   | 0.072 |   1.271 |    8.979 | 
     | U1698         | B v -> ZN ^     | OAI21D0 | 0.062 |   1.333 |    9.041 | 
     | U1694         | I ^ -> ZN v     | CKND0   | 0.067 |   1.400 |    9.108 | 
     | U1662         | A1 v -> ZN ^    | CKND2D0 | 0.072 |   1.472 |    9.181 | 
     | U1653         | A2 ^ -> ZN v    | ND3D0   | 0.079 |   1.551 |    9.259 | 
     | U1645         | I v -> ZN ^     | CKND0   | 0.051 |   1.601 |    9.310 | 
     | U1644         | A3 ^ -> ZN v    | ND3D0   | 0.083 |   1.684 |    9.393 | 
     | U1611         | A2 v -> ZN ^    | CKND2D0 | 0.093 |   1.777 |    9.486 | 
     | U1488         | A1 ^ -> ZN ^    | INR2D0  | 0.087 |   1.865 |    9.573 | 
     | U1486         | A1 ^ -> ZN ^    | IINR4D0 | 0.203 |   2.067 |    9.775 | 
     | U1436         | I ^ -> ZN v     | CKND0   | 0.126 |   2.193 |    9.902 | 
     | dst_reg[6][1] | E v             | EDFQD1  | 0.000 |   2.193 |    9.902 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.708 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.708 | 
     | dst_reg[6][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.708 | 
     +------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin stage_1_output_reg[1][2]/CP 
Endpoint:   stage_1_output_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                  10.000
= Required Time                 9.958
- Arrival Time                  2.240
= Slack Time                    7.718
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                          |                 |         |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+---------+----------| 
     |                          | port_dest[11] ^ |         |       |   0.000 |    7.718 | 
     | U1843                    | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.797 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    7.925 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.012 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.106 | 
     | U1813                    | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.165 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.245 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.312 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.392 | 
     | U1786                    | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.442 | 
     | U1760                    | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.544 | 
     | U1759                    | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.649 | 
     | U1758                    | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.701 | 
     | U1743                    | A1 v -> ZN ^    | NR2D0   | 0.063 |   1.045 |    8.764 | 
     | U1740                    | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.113 |    8.831 | 
     | U1731                    | A2 v -> ZN ^    | CKND2D0 | 0.074 |   1.187 |    8.905 | 
     | U1541                    | A3 ^ -> ZN v    | NR3D0   | 0.059 |   1.245 |    8.964 | 
     | U1528                    | A1 v -> ZN v    | IND2D0  | 0.083 |   1.328 |    9.046 | 
     | U1525                    | A1 v -> ZN v    | IND4D0  | 0.325 |   1.653 |    9.371 | 
     | U1504                    | S v -> ZN ^     | MUX2ND0 | 0.186 |   1.839 |    9.557 | 
     | U1503                    | I ^ -> ZN v     | CKND0   | 0.072 |   1.911 |    9.629 | 
     | U1498                    | A3 v -> ZN ^    | ND3D0   | 0.064 |   1.975 |    9.693 | 
     | U1493                    | A2 ^ -> Z ^     | AN4D0   | 0.180 |   2.154 |    9.872 | 
     | U1492                    | S ^ -> ZN ^     | MUX2ND0 | 0.085 |   2.240 |    9.958 | 
     | stage_1_output_reg[1][2] | D ^             | DFQD1   | 0.000 |   2.240 |    9.958 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -7.718 | 
     | clk__I0                  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.718 | 
     | stage_1_output_reg[1][2] | CP ^       | DFQD1  | 0.000 |   0.000 |   -7.718 | 
     +-----------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin stage_1_output_reg[5][0]/CP 
Endpoint:   stage_1_output_reg[5][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  2.237
= Slack Time                    7.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                          |                 |         |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+---------+----------| 
     |                          | port_dest[11] ^ |         |       |   0.000 |    7.722 | 
     | U1843                    | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.801 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    7.929 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.016 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.110 | 
     | U1813                    | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.169 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.250 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.317 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.396 | 
     | U1786                    | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.446 | 
     | U1760                    | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.548 | 
     | U1759                    | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.653 | 
     | U1758                    | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.705 | 
     | U1743                    | A1 v -> ZN ^    | NR2D0   | 0.063 |   1.045 |    8.768 | 
     | U1740                    | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.113 |    8.835 | 
     | U1731                    | A2 v -> ZN ^    | CKND2D0 | 0.074 |   1.187 |    8.909 | 
     | U1541                    | A3 ^ -> ZN v    | NR3D0   | 0.059 |   1.245 |    8.968 | 
     | U1528                    | A1 v -> ZN v    | IND2D0  | 0.083 |   1.328 |    9.050 | 
     | U1525                    | A1 v -> ZN v    | IND4D0  | 0.325 |   1.653 |    9.375 | 
     | U1504                    | S v -> ZN ^     | MUX2ND0 | 0.186 |   1.839 |    9.561 | 
     | U1503                    | I ^ -> ZN v     | CKND0   | 0.072 |   1.911 |    9.633 | 
     | U1498                    | A3 v -> ZN ^    | ND3D0   | 0.064 |   1.975 |    9.697 | 
     | U1493                    | A2 ^ -> Z ^     | AN4D0   | 0.180 |   2.154 |    9.877 | 
     | U1489                    | S ^ -> ZN ^     | MUX2ND0 | 0.082 |   2.237 |    9.959 | 
     | stage_1_output_reg[5][0] | D ^             | DFQD2   | 0.000 |   2.237 |    9.959 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -7.722 | 
     | clk__I0                  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.722 | 
     | stage_1_output_reg[5][0] | CP ^       | DFQD2  | 0.000 |   0.000 |   -7.722 | 
     +-----------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin stage_1_output_reg[1][0]/CP 
Endpoint:   stage_1_output_reg[1][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                  10.000
= Required Time                 9.959
- Arrival Time                  2.237
= Slack Time                    7.722
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                          |                 |         |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+---------+----------| 
     |                          | port_dest[11] ^ |         |       |   0.000 |    7.722 | 
     | U1843                    | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.801 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    7.929 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.016 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.110 | 
     | U1813                    | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.169 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.250 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.317 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.396 | 
     | U1786                    | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.446 | 
     | U1760                    | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.548 | 
     | U1759                    | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.653 | 
     | U1758                    | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.705 | 
     | U1743                    | A1 v -> ZN ^    | NR2D0   | 0.063 |   1.045 |    8.768 | 
     | U1740                    | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.113 |    8.835 | 
     | U1731                    | A2 v -> ZN ^    | CKND2D0 | 0.074 |   1.187 |    8.909 | 
     | U1541                    | A3 ^ -> ZN v    | NR3D0   | 0.059 |   1.245 |    8.968 | 
     | U1528                    | A1 v -> ZN v    | IND2D0  | 0.083 |   1.328 |    9.050 | 
     | U1525                    | A1 v -> ZN v    | IND4D0  | 0.325 |   1.653 |    9.375 | 
     | U1504                    | S v -> ZN ^     | MUX2ND0 | 0.186 |   1.839 |    9.561 | 
     | U1503                    | I ^ -> ZN v     | CKND0   | 0.072 |   1.911 |    9.633 | 
     | U1498                    | A3 v -> ZN ^    | ND3D0   | 0.064 |   1.975 |    9.697 | 
     | U1493                    | A2 ^ -> Z ^     | AN4D0   | 0.180 |   2.154 |    9.877 | 
     | U1490                    | S ^ -> ZN ^     | MUX2ND0 | 0.082 |   2.237 |    9.959 | 
     | stage_1_output_reg[1][0] | D ^             | DFQD2   | 0.000 |   2.237 |    9.959 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -7.722 | 
     | clk__I0                  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.722 | 
     | stage_1_output_reg[1][0] | CP ^       | DFQD2  | 0.000 |   0.000 |   -7.722 | 
     +-----------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin dst_reg[7][0]/CP 
Endpoint:   dst_reg[7][0]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                  10.000
= Required Time                 9.870
- Arrival Time                  2.144
= Slack Time                    7.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.726 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.805 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    7.932 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.019 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.113 | 
     | U1820         | A2 ^ -> ZN v    | AOI21D0 | 0.068 |   0.455 |    8.181 | 
     | U1800         | B v -> ZN ^     | AOI21D0 | 0.136 |   0.591 |    8.317 | 
     | U1799         | A1 ^ -> ZN v    | CKND2D0 | 0.093 |   0.684 |    8.410 | 
     | U1798         | A2 v -> ZN ^    | CKND2D0 | 0.076 |   0.760 |    8.486 | 
     | U1797         | B ^ -> ZN v     | AOI21D0 | 0.054 |   0.814 |    8.539 | 
     | U1796         | A2 v -> ZN ^    | NR2D0   | 0.079 |   0.893 |    8.619 | 
     | U1795         | I ^ -> ZN v     | CKND0   | 0.044 |   0.937 |    8.663 | 
     | U1704         | A2 v -> ZN ^    | OAI21D0 | 0.099 |   1.036 |    8.762 | 
     | U1703         | I ^ -> ZN v     | CKND0   | 0.062 |   1.098 |    8.824 | 
     | U1666         | B v -> ZN ^     | OAI21D0 | 0.060 |   1.158 |    8.884 | 
     | U1665         | I ^ -> ZN v     | CKND0   | 0.053 |   1.211 |    8.936 | 
     | U1664         | A2 v -> ZN ^    | NR2D0   | 0.146 |   1.356 |    9.082 | 
     | U1621         | A2 ^ -> ZN v    | AOI21D0 | 0.101 |   1.457 |    9.183 | 
     | U1620         | A2 v -> ZN ^    | NR2D0   | 0.089 |   1.546 |    9.272 | 
     | U1619         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.612 |    9.338 | 
     | U1610         | A1 v -> ZN ^    | NR2D0   | 0.091 |   1.703 |    9.429 | 
     | U1597         | A1 ^ -> ZN ^    | IND2D0  | 0.085 |   1.788 |    9.514 | 
     | U1585         | A3 ^ -> Z ^     | AN4D0   | 0.120 |   1.909 |    9.634 | 
     | U1584         | A4 ^ -> ZN v    | ND4D0   | 0.235 |   2.144 |    9.869 | 
     | dst_reg[7][0] | E v             | EDFQD1  | 0.000 |   2.144 |    9.870 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.726 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.726 | 
     | dst_reg[7][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.726 | 
     +------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin dst_reg[7][1]/CP 
Endpoint:   dst_reg[7][1]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.130
+ Phase Shift                  10.000
= Required Time                 9.870
- Arrival Time                  2.144
= Slack Time                    7.726
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.726 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.805 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    7.932 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.019 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.113 | 
     | U1820         | A2 ^ -> ZN v    | AOI21D0 | 0.068 |   0.455 |    8.181 | 
     | U1800         | B v -> ZN ^     | AOI21D0 | 0.136 |   0.591 |    8.317 | 
     | U1799         | A1 ^ -> ZN v    | CKND2D0 | 0.093 |   0.684 |    8.410 | 
     | U1798         | A2 v -> ZN ^    | CKND2D0 | 0.076 |   0.760 |    8.486 | 
     | U1797         | B ^ -> ZN v     | AOI21D0 | 0.054 |   0.814 |    8.539 | 
     | U1796         | A2 v -> ZN ^    | NR2D0   | 0.079 |   0.893 |    8.619 | 
     | U1795         | I ^ -> ZN v     | CKND0   | 0.044 |   0.937 |    8.663 | 
     | U1704         | A2 v -> ZN ^    | OAI21D0 | 0.099 |   1.036 |    8.762 | 
     | U1703         | I ^ -> ZN v     | CKND0   | 0.062 |   1.098 |    8.824 | 
     | U1666         | B v -> ZN ^     | OAI21D0 | 0.060 |   1.158 |    8.884 | 
     | U1665         | I ^ -> ZN v     | CKND0   | 0.053 |   1.211 |    8.936 | 
     | U1664         | A2 v -> ZN ^    | NR2D0   | 0.146 |   1.356 |    9.082 | 
     | U1621         | A2 ^ -> ZN v    | AOI21D0 | 0.101 |   1.457 |    9.183 | 
     | U1620         | A2 v -> ZN ^    | NR2D0   | 0.089 |   1.546 |    9.272 | 
     | U1619         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.612 |    9.338 | 
     | U1610         | A1 v -> ZN ^    | NR2D0   | 0.091 |   1.703 |    9.429 | 
     | U1597         | A1 ^ -> ZN ^    | IND2D0  | 0.085 |   1.788 |    9.514 | 
     | U1585         | A3 ^ -> Z ^     | AN4D0   | 0.120 |   1.909 |    9.634 | 
     | U1584         | A4 ^ -> ZN v    | ND4D0   | 0.235 |   2.144 |    9.869 | 
     | dst_reg[7][1] | E v             | EDFQD1  | 0.000 |   2.144 |    9.870 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.726 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.726 | 
     | dst_reg[7][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.726 | 
     +------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin dst_reg[4][0]/CP 
Endpoint:   dst_reg[4][0]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                  10.000
= Required Time                 9.857
- Arrival Time                  2.098
= Slack Time                    7.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    7.758 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.838 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.965 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.052 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.146 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.205 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    8.286 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.353 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    8.432 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.482 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    8.584 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.689 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.741 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.804 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.868 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.957 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    9.029 | 
     | U1697         | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    9.196 | 
     | U1696         | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    9.285 | 
     | U1695         | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    9.463 | 
     | U1690         | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    9.568 | 
     | U1686         | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.857 | 
     | dst_reg[4][0] | E v             | EDFQD1   | 0.000 |   2.098 |    9.857 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.758 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.758 | 
     | dst_reg[4][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.758 | 
     +------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin dst_reg[4][1]/CP 
Endpoint:   dst_reg[4][1]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                  10.000
= Required Time                 9.857
- Arrival Time                  2.098
= Slack Time                    7.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    7.758 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.838 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.965 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.052 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.146 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.205 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    8.286 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.353 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    8.432 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.482 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    8.584 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.689 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.741 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.804 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.868 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.957 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    9.029 | 
     | U1697         | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    9.196 | 
     | U1696         | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    9.285 | 
     | U1695         | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    9.463 | 
     | U1690         | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    9.568 | 
     | U1686         | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.857 | 
     | dst_reg[4][1] | E v             | EDFQD1   | 0.000 |   2.098 |    9.857 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.758 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.758 | 
     | dst_reg[4][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.758 | 
     +------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin dst_reg[4][2]/CP 
Endpoint:   dst_reg[4][2]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.143
+ Phase Shift                  10.000
= Required Time                 9.857
- Arrival Time                  2.098
= Slack Time                    7.758
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    7.758 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    7.838 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    7.965 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.052 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.146 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.205 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    8.286 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.353 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    8.432 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.482 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    8.584 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.689 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.741 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    8.804 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    8.868 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    8.957 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    9.029 | 
     | U1697         | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    9.196 | 
     | U1696         | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    9.285 | 
     | U1695         | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    9.463 | 
     | U1690         | A1 ^ -> ZN ^    | INR3D0   | 0.106 |   1.810 |    9.568 | 
     | U1686         | B1 ^ -> ZN v    | IND4D0   | 0.288 |   2.098 |    9.857 | 
     | dst_reg[4][2] | E v             | EDFQD1   | 0.000 |   2.098 |    9.857 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.758 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.758 | 
     | dst_reg[4][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.758 | 
     +------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin dst_reg[6][0]/CP 
Endpoint:   dst_reg[6][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.125
+ Phase Shift                  10.000
= Required Time                 9.875
- Arrival Time                  2.098
= Slack Time                    7.776
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] v |          |       |   0.000 |    7.776 | 
     | U1843         | I v -> ZN ^     | CKND0    | 0.096 |   0.096 |    7.873 | 
     | U1842         | A1 ^ -> ZN v    | NR2D0    | 0.076 |   0.172 |    7.948 | 
     | U1837         | A3 v -> ZN ^    | AOI33D0  | 0.093 |   0.265 |    8.041 | 
     | U1827         | A3 ^ -> ZN v    | ND4D0    | 0.170 |   0.435 |    8.212 | 
     | U1813         | I v -> ZN ^     | CKND0    | 0.090 |   0.525 |    8.301 | 
     | U1811         | A1 ^ -> ZN v    | NR2D0    | 0.048 |   0.573 |    8.349 | 
     | U1788         | A1 v -> ZN ^    | CKND2D0  | 0.052 |   0.625 |    8.401 | 
     | U1787         | A1 ^ -> ZN v    | NR2D0    | 0.046 |   0.671 |    8.447 | 
     | U1786         | A2 v -> ZN ^    | NR2D0    | 0.077 |   0.749 |    8.525 | 
     | U1760         | A1 ^ -> ZN v    | NR2D0    | 0.066 |   0.815 |    8.591 | 
     | U1759         | A1 v -> ZN v    | INR2D0   | 0.065 |   0.880 |    8.656 | 
     | U1758         | I v -> ZN ^     | CKND0    | 0.041 |   0.921 |    8.697 | 
     | U1743         | A1 ^ -> ZN v    | NR2D0    | 0.031 |   0.952 |    8.728 | 
     | U1730         | A2 v -> ZN ^    | NR2D0    | 0.109 |   1.060 |    8.837 | 
     | U1729         | I ^ -> ZN v     | CKND0    | 0.073 |   1.134 |    8.910 | 
     | U1722         | A1 v -> ZN ^    | NR2D0    | 0.139 |   1.273 |    9.049 | 
     | U1698         | B ^ -> ZN v     | OAI21D0  | 0.099 |   1.372 |    9.148 | 
     | U1694         | I v -> ZN ^     | CKND0    | 0.066 |   1.438 |    9.215 | 
     | U1662         | A1 ^ -> ZN v    | CKND2D0  | 0.071 |   1.509 |    9.285 | 
     | U1653         | A2 v -> ZN ^    | ND3D0    | 0.056 |   1.565 |    9.341 | 
     | U1645         | I ^ -> ZN v     | CKND0    | 0.036 |   1.601 |    9.377 | 
     | U1618         | A2 v -> ZN ^    | AOI21D0  | 0.129 |   1.730 |    9.506 | 
     | U1609         | A1 ^ -> ZN ^    | IND2D0   | 0.085 |   1.815 |    9.591 | 
     | U1608         | A2 ^ -> ZN v    | NR2D0    | 0.043 |   1.858 |    9.634 | 
     | U1607         | B v -> ZN ^     | AOI31D0  | 0.090 |   1.948 |    9.724 | 
     | U1606         | C ^ -> ZN v     | OAI221D0 | 0.150 |   2.098 |    9.875 | 
     | dst_reg[6][0] | D v             | EDFQD1   | 0.000 |   2.098 |    9.875 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.776 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.776 | 
     | dst_reg[6][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.776 | 
     +------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin dst_reg[7][1]/CP 
Endpoint:   dst_reg[7][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.110
+ Phase Shift                  10.000
= Required Time                 9.890
- Arrival Time                  2.105
= Slack Time                    7.785
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] v |         |       |   0.000 |    7.785 | 
     | U1843         | I v -> ZN ^     | CKND0   | 0.096 |   0.096 |    7.882 | 
     | U1842         | A1 ^ -> ZN v    | NR2D0   | 0.076 |   0.172 |    7.957 | 
     | U1837         | A3 v -> ZN ^    | AOI33D0 | 0.093 |   0.265 |    8.050 | 
     | U1827         | A3 ^ -> ZN v    | ND4D0   | 0.170 |   0.435 |    8.221 | 
     | U1813         | I v -> ZN ^     | CKND0   | 0.090 |   0.525 |    8.310 | 
     | U1811         | A1 ^ -> ZN v    | NR2D0   | 0.048 |   0.573 |    8.358 | 
     | U1788         | A1 v -> ZN ^    | CKND2D0 | 0.052 |   0.625 |    8.410 | 
     | U1787         | A1 ^ -> ZN v    | NR2D0   | 0.046 |   0.671 |    8.456 | 
     | U1786         | A2 v -> ZN ^    | NR2D0   | 0.077 |   0.749 |    8.534 | 
     | U1760         | A1 ^ -> ZN v    | NR2D0   | 0.066 |   0.815 |    8.600 | 
     | U1759         | A1 v -> ZN v    | INR2D0  | 0.065 |   0.880 |    8.665 | 
     | U1758         | I v -> ZN ^     | CKND0   | 0.041 |   0.921 |    8.706 | 
     | U1743         | A1 ^ -> ZN v    | NR2D0   | 0.031 |   0.952 |    8.737 | 
     | U1730         | A2 v -> ZN ^    | NR2D0   | 0.109 |   1.060 |    8.846 | 
     | U1729         | I ^ -> ZN v     | CKND0   | 0.073 |   1.134 |    8.919 | 
     | U1722         | A1 v -> ZN ^    | NR2D0   | 0.139 |   1.273 |    9.058 | 
     | U1698         | B ^ -> ZN v     | OAI21D0 | 0.099 |   1.372 |    9.157 | 
     | U1694         | I v -> ZN ^     | CKND0   | 0.066 |   1.438 |    9.224 | 
     | U1662         | A1 ^ -> ZN v    | CKND2D0 | 0.071 |   1.509 |    9.294 | 
     | U1653         | A2 v -> ZN ^    | ND3D0   | 0.056 |   1.565 |    9.350 | 
     | U1645         | I ^ -> ZN v     | CKND0   | 0.036 |   1.601 |    9.386 | 
     | U1618         | A2 v -> ZN ^    | AOI21D0 | 0.129 |   1.730 |    9.515 | 
     | U1609         | A1 ^ -> ZN ^    | IND2D0  | 0.085 |   1.815 |    9.600 | 
     | U1590         | A3 ^ -> ZN v    | ND4D0   | 0.121 |   1.936 |    9.721 | 
     | U1574         | I v -> ZN ^     | CKND0   | 0.054 |   1.989 |    9.775 | 
     | U1573         | A2 ^ -> ZN v    | OAI31D0 | 0.044 |   2.034 |    9.819 | 
     | U1572         | A2 v -> ZN ^    | CKND2D0 | 0.071 |   2.105 |    9.890 | 
     | dst_reg[7][1] | D ^             | EDFQD1  | 0.000 |   2.105 |    9.890 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.785 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.785 | 
     | dst_reg[7][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.785 | 
     +------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin dst_reg[7][0]/CP 
Endpoint:   dst_reg[7][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                  10.000
= Required Time                 9.901
- Arrival Time                  2.115
= Slack Time                    7.787
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] v |         |       |   0.000 |    7.786 | 
     | U1843         | I v -> ZN ^     | CKND0   | 0.096 |   0.096 |    7.883 | 
     | U1842         | A1 ^ -> ZN v    | NR2D0   | 0.076 |   0.172 |    7.959 | 
     | U1837         | A3 v -> ZN ^    | AOI33D0 | 0.093 |   0.265 |    8.052 | 
     | U1827         | A3 ^ -> ZN v    | ND4D0   | 0.170 |   0.435 |    8.222 | 
     | U1813         | I v -> ZN ^     | CKND0   | 0.090 |   0.525 |    8.311 | 
     | U1811         | A1 ^ -> ZN v    | NR2D0   | 0.048 |   0.573 |    8.359 | 
     | U1788         | A1 v -> ZN ^    | CKND2D0 | 0.052 |   0.625 |    8.411 | 
     | U1787         | A1 ^ -> ZN v    | NR2D0   | 0.046 |   0.671 |    8.458 | 
     | U1786         | A2 v -> ZN ^    | NR2D0   | 0.077 |   0.749 |    8.535 | 
     | U1760         | A1 ^ -> ZN v    | NR2D0   | 0.066 |   0.815 |    8.601 | 
     | U1759         | A1 v -> ZN v    | INR2D0  | 0.065 |   0.880 |    8.666 | 
     | U1758         | I v -> ZN ^     | CKND0   | 0.041 |   0.921 |    8.707 | 
     | U1743         | A1 ^ -> ZN v    | NR2D0   | 0.031 |   0.952 |    8.738 | 
     | U1730         | A2 v -> ZN ^    | NR2D0   | 0.109 |   1.060 |    8.847 | 
     | U1729         | I ^ -> ZN v     | CKND0   | 0.073 |   1.134 |    8.920 | 
     | U1722         | A1 v -> ZN ^    | NR2D0   | 0.139 |   1.273 |    9.059 | 
     | U1698         | B ^ -> ZN v     | OAI21D0 | 0.099 |   1.372 |    9.159 | 
     | U1694         | I v -> ZN ^     | CKND0   | 0.066 |   1.438 |    9.225 | 
     | U1662         | A1 ^ -> ZN v    | CKND2D0 | 0.071 |   1.509 |    9.296 | 
     | U1653         | A2 v -> ZN ^    | ND3D0   | 0.056 |   1.565 |    9.351 | 
     | U1645         | I ^ -> ZN v     | CKND0   | 0.036 |   1.601 |    9.387 | 
     | U1618         | A2 v -> ZN ^    | AOI21D0 | 0.129 |   1.730 |    9.516 | 
     | U1597         | B1 ^ -> ZN v    | IND2D0  | 0.094 |   1.823 |    9.610 | 
     | U1583         | B1 v -> ZN ^    | INR4D0  | 0.122 |   1.945 |    9.732 | 
     | U1578         | A1 ^ -> ZN v    | OAI21D0 | 0.058 |   2.003 |    9.789 | 
     | U1577         | I1 v -> Z v     | MUX2D0  | 0.112 |   2.115 |    9.901 | 
     | dst_reg[7][0] | D v             | EDFQD1  | 0.000 |   2.115 |    9.901 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.787 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.787 | 
     | dst_reg[7][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.787 | 
     +------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin dst_reg[6][2]/CP 
Endpoint:   dst_reg[6][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                  10.000
= Required Time                 9.892
- Arrival Time                  2.097
= Slack Time                    7.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.794 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.874 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.001 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.088 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.182 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.241 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.322 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.389 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.468 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.518 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.620 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.725 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.777 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    8.841 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    8.904 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    8.993 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0   | 0.072 |   1.271 |    9.065 | 
     | U1698         | B v -> ZN ^     | OAI21D0 | 0.062 |   1.333 |    9.127 | 
     | U1694         | I ^ -> ZN v     | CKND0   | 0.067 |   1.400 |    9.194 | 
     | U1662         | A1 v -> ZN ^    | CKND2D0 | 0.072 |   1.472 |    9.267 | 
     | U1653         | A2 ^ -> ZN v    | ND3D0   | 0.079 |   1.551 |    9.345 | 
     | U1645         | I v -> ZN ^     | CKND0   | 0.051 |   1.601 |    9.396 | 
     | U1618         | A2 ^ -> ZN v    | AOI21D0 | 0.084 |   1.686 |    9.480 | 
     | U1617         | A1 v -> ZN ^    | CKND2D0 | 0.067 |   1.752 |    9.547 | 
     | U1487         | A3 ^ -> ZN v    | ND3D0   | 0.088 |   1.840 |    9.634 | 
     | U1464         | B v -> Z v      | AO21D0  | 0.110 |   1.950 |    9.744 | 
     | U1463         | A1 v -> Z v     | AO211D0 | 0.147 |   2.097 |    9.891 | 
     | dst_reg[6][2] | D v             | EDFQD1  | 0.000 |   2.097 |    9.892 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.794 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.794 | 
     | dst_reg[6][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.794 | 
     +------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin stage_0_sw_ctl_reg[1]/CP 
Endpoint:   stage_0_sw_ctl_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]           (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                  10.000
= Required Time                 9.952
- Arrival Time                  2.155
= Slack Time                    7.797
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------+ 
     |       Instance        |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                       |                 |         |       |  Time   |   Time   | 
     |-----------------------+-----------------+---------+-------+---------+----------| 
     |                       | port_dest[11] ^ |         |       |   0.000 |    7.797 | 
     | U1843                 | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.877 | 
     | U1842                 | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.004 | 
     | U1837                 | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.091 | 
     | U1827                 | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.185 | 
     | U1813                 | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.244 | 
     | U1811                 | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.325 | 
     | U1788                 | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.392 | 
     | U1787                 | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.472 | 
     | U1786                 | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.521 | 
     | U1760                 | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.623 | 
     | U1759                 | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.728 | 
     | U1758                 | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.780 | 
     | U1743                 | A1 v -> ZN ^    | NR2D0   | 0.063 |   1.045 |    8.843 | 
     | U1740                 | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.113 |    8.910 | 
     | U1731                 | A2 v -> ZN ^    | CKND2D0 | 0.074 |   1.187 |    8.984 | 
     | U1541                 | A3 ^ -> ZN v    | NR3D0   | 0.059 |   1.245 |    9.043 | 
     | U1528                 | A1 v -> ZN v    | IND2D0  | 0.083 |   1.328 |    9.126 | 
     | U1525                 | A1 v -> ZN v    | IND4D0  | 0.325 |   1.653 |    9.451 | 
     | U1504                 | S v -> ZN ^     | MUX2ND0 | 0.186 |   1.839 |    9.637 | 
     | U1503                 | I ^ -> ZN v     | CKND0   | 0.072 |   1.911 |    9.708 | 
     | U1498                 | A3 v -> ZN ^    | ND3D0   | 0.064 |   1.975 |    9.772 | 
     | U1493                 | A2 ^ -> Z ^     | AN4D0   | 0.180 |   2.154 |    9.952 | 
     | stage_0_sw_ctl_reg[1] | D ^             | DFQD2   | 0.000 |   2.155 |    9.952 | 
     +--------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk ^      |        |       |   0.000 |   -7.797 | 
     | clk__I0               | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.797 | 
     | stage_0_sw_ctl_reg[1] | CP ^       | DFQD2  | 0.000 |   0.000 |   -7.797 | 
     +--------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin dst_reg[5][0]/CP 
Endpoint:   dst_reg[5][0]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                  10.000
= Required Time                 9.854
- Arrival Time                  2.011
= Slack Time                    7.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.842 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.922 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.049 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.136 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.230 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.289 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.370 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.437 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.517 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.566 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.668 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.773 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.825 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    8.889 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    8.952 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    9.041 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0 | 0.085 |   1.284 |    9.126 | 
     | U1720         | A2 v -> Z v     | OR2D0   | 0.106 |   1.389 |    9.232 | 
     | U1689         | A3 v -> ZN ^    | OAI31D0 | 0.163 |   1.553 |    9.395 | 
     | U1656         | A1 ^ -> ZN v    | NR2D0   | 0.092 |   1.645 |    9.487 | 
     | U1651         | A1 v -> ZN ^    | NR2D0   | 0.065 |   1.709 |    9.552 | 
     | U1647         | A3 ^ -> ZN v    | ND4D0   | 0.302 |   2.011 |    9.853 | 
     | dst_reg[5][0] | E v             | EDFQD1  | 0.000 |   2.011 |    9.854 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.842 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.842 | 
     | dst_reg[5][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.842 | 
     +------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin dst_reg[5][1]/CP 
Endpoint:   dst_reg[5][1]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                  10.000
= Required Time                 9.854
- Arrival Time                  2.011
= Slack Time                    7.842
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.842 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.922 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.049 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.136 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.230 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.289 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.370 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.437 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.517 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.566 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.668 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.773 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.825 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    8.889 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    8.952 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    9.041 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0 | 0.085 |   1.284 |    9.126 | 
     | U1720         | A2 v -> Z v     | OR2D0   | 0.106 |   1.389 |    9.232 | 
     | U1689         | A3 v -> ZN ^    | OAI31D0 | 0.163 |   1.553 |    9.395 | 
     | U1656         | A1 ^ -> ZN v    | NR2D0   | 0.092 |   1.645 |    9.487 | 
     | U1651         | A1 v -> ZN ^    | NR2D0   | 0.065 |   1.709 |    9.552 | 
     | U1647         | A3 ^ -> ZN v    | ND4D0   | 0.302 |   2.011 |    9.853 | 
     | dst_reg[5][1] | E v             | EDFQD1  | 0.000 |   2.011 |    9.854 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.842 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.842 | 
     | dst_reg[5][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.842 | 
     +------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin dst_reg[5][2]/CP 
Endpoint:   dst_reg[5][2]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.146
+ Phase Shift                  10.000
= Required Time                 9.854
- Arrival Time                  2.011
= Slack Time                    7.843
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    7.843 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    7.922 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.049 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.136 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.230 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.289 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.370 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.437 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.517 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.566 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.668 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    8.774 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    8.825 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    8.889 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    8.952 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    9.041 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0 | 0.085 |   1.284 |    9.126 | 
     | U1720         | A2 v -> Z v     | OR2D0   | 0.106 |   1.390 |    9.232 | 
     | U1689         | A3 v -> ZN ^    | OAI31D0 | 0.163 |   1.553 |    9.395 | 
     | U1656         | A1 ^ -> ZN v    | NR2D0   | 0.092 |   1.645 |    9.487 | 
     | U1651         | A1 v -> ZN ^    | NR2D0   | 0.065 |   1.709 |    9.552 | 
     | U1647         | A3 ^ -> ZN v    | ND4D0   | 0.302 |   2.011 |    9.853 | 
     | dst_reg[5][2] | E v             | EDFQD1  | 0.000 |   2.011 |    9.854 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.843 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.843 | 
     | dst_reg[5][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.843 | 
     +------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin dst_reg[5][2]/CP 
Endpoint:   dst_reg[5][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.114
+ Phase Shift                  10.000
= Required Time                 9.886
- Arrival Time                  1.926
= Slack Time                    7.960
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    7.960 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.039 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.167 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.254 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.348 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.407 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.528 |    8.488 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.555 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    8.634 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.684 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    8.786 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.891 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.943 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    9.006 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    9.070 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    9.159 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0  | 0.085 |   1.284 |    9.244 | 
     | U1720         | A2 v -> Z v     | OR2D0    | 0.106 |   1.390 |    9.350 | 
     | U1689         | A3 v -> ZN ^    | OAI31D0  | 0.163 |   1.553 |    9.513 | 
     | U1656         | A1 ^ -> ZN v    | NR2D0    | 0.092 |   1.645 |    9.605 | 
     | U1646         | I v -> ZN ^     | CKND0    | 0.052 |   1.696 |    9.656 | 
     | U1635         | B1 ^ -> ZN ^    | MAOI22D0 | 0.110 |   1.806 |    9.766 | 
     | U1632         | C ^ -> ZN v     | OAI221D0 | 0.120 |   1.926 |    9.886 | 
     | dst_reg[5][2] | D v             | EDFQD1   | 0.000 |   1.926 |    9.886 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -7.960 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -7.960 | 
     | dst_reg[5][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -7.960 | 
     +------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin dst_reg[5][1]/CP 
Endpoint:   dst_reg[5][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                  10.000
= Required Time                 9.892
- Arrival Time                  1.884
= Slack Time                    8.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    8.008 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.087 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.215 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.302 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.396 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.455 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.528 |    8.536 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.602 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    8.682 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.732 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    8.834 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.939 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    8.991 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    9.054 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    9.118 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    9.207 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0  | 0.085 |   1.284 |    9.292 | 
     | U1720         | A2 v -> Z v     | OR2D0    | 0.106 |   1.390 |    9.398 | 
     | U1689         | A3 v -> ZN ^    | OAI31D0  | 0.163 |   1.553 |    9.561 | 
     | U1656         | A1 ^ -> ZN v    | NR2D0    | 0.092 |   1.645 |    9.653 | 
     | U1646         | I v -> ZN ^     | CKND0    | 0.052 |   1.696 |    9.704 | 
     | U1635         | B1 ^ -> ZN ^    | MAOI22D0 | 0.110 |   1.806 |    9.814 | 
     | U1634         | A2 ^ -> ZN v    | CKND2D0  | 0.078 |   1.884 |    9.892 | 
     | dst_reg[5][1] | D v             | EDFQD1   | 0.000 |   1.884 |    9.892 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.008 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.008 | 
     | dst_reg[5][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.008 | 
     +------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin dst_reg[4][1]/CP 
Endpoint:   dst_reg[4][1]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  1.840
= Slack Time                    8.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    8.043 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.122 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.250 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.337 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.431 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.490 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    8.570 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.637 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    8.717 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.767 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    8.869 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    8.974 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    9.026 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    9.089 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    9.153 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    9.242 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0    | 0.072 |   1.271 |    9.314 | 
     | U1697         | A2 v -> Z v     | OA31D0   | 0.167 |   1.438 |    9.481 | 
     | U1696         | A3 v -> Z v     | AN3D0    | 0.088 |   1.526 |    9.569 | 
     | U1695         | C v -> ZN ^     | AOI221D0 | 0.178 |   1.704 |    9.747 | 
     | U1675         | B2 ^ -> ZN v    | OAI221D0 | 0.135 |   1.840 |    9.883 | 
     | dst_reg[4][1] | D v             | EDFQD1   | 0.000 |   1.840 |    9.883 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.043 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.043 | 
     | dst_reg[4][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.043 | 
     +------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin dst_reg[5][0]/CP 
Endpoint:   dst_reg[5][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                  10.000
= Required Time                 9.893
- Arrival Time                  1.814
= Slack Time                    8.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.079 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.158 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.286 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.373 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.466 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.526 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.528 |    8.606 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.673 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.753 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.802 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    8.905 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    9.010 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    9.062 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    9.125 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    9.188 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    9.277 | 
     | U1722         | A2 ^ -> ZN v    | NR2D0   | 0.072 |   1.271 |    9.350 | 
     | U1698         | B v -> ZN ^     | OAI21D0 | 0.062 |   1.333 |    9.412 | 
     | U1694         | I ^ -> ZN v     | CKND0   | 0.067 |   1.400 |    9.479 | 
     | U1662         | A1 v -> ZN ^    | CKND2D0 | 0.072 |   1.472 |    9.551 | 
     | U1653         | A2 ^ -> ZN v    | ND3D0   | 0.079 |   1.551 |    9.629 | 
     | U1652         | A2 v -> ZN ^    | NR2D0   | 0.095 |   1.645 |    9.724 | 
     | U1640         | A1 ^ -> ZN v    | NR2D0   | 0.038 |   1.683 |    9.762 | 
     | U1639         | I0 v -> ZN ^    | MUX2ND0 | 0.057 |   1.740 |    9.819 | 
     | U1638         | B ^ -> ZN v     | OAI21D0 | 0.074 |   1.814 |    9.893 | 
     | dst_reg[5][0] | D v             | EDFQD1  | 0.000 |   1.814 |    9.893 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.079 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.079 | 
     | dst_reg[5][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.079 | 
     +------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin dst_reg[4][2]/CP 
Endpoint:   dst_reg[4][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.114
+ Phase Shift                  10.000
= Required Time                 9.886
- Arrival Time                  1.755
= Slack Time                    8.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    8.131 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.211 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.338 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.425 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.519 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.578 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    8.659 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.726 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    8.805 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.855 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    8.957 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    9.062 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    9.114 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    9.177 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    9.241 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    9.330 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0  | 0.085 |   1.284 |    9.415 | 
     | U1720         | A2 v -> Z v     | OR2D0    | 0.106 |   1.389 |    9.521 | 
     | U1689         | A3 v -> ZN ^    | OAI31D0  | 0.163 |   1.553 |    9.684 | 
     | U1678         | A1 ^ -> ZN ^    | IND2D0   | 0.104 |   1.656 |    9.788 | 
     | U1672         | B ^ -> ZN v     | OAI211D0 | 0.099 |   1.755 |    9.886 | 
     | dst_reg[4][2] | D v             | EDFQD1   | 0.000 |   1.755 |    9.886 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.131 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.131 | 
     | dst_reg[4][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.131 | 
     +------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin dst_reg[4][0]/CP 
Endpoint:   dst_reg[4][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                  10.000
= Required Time                 9.892
- Arrival Time                  1.746
= Slack Time                    8.146
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] v |         |       |   0.000 |    8.146 | 
     | U1843         | I v -> ZN ^     | CKND0   | 0.096 |   0.096 |    8.243 | 
     | U1842         | A1 ^ -> ZN v    | NR2D0   | 0.076 |   0.172 |    8.318 | 
     | U1837         | A3 v -> ZN ^    | AOI33D0 | 0.093 |   0.265 |    8.411 | 
     | U1827         | A3 ^ -> ZN v    | ND4D0   | 0.170 |   0.435 |    8.582 | 
     | U1813         | I v -> ZN ^     | CKND0   | 0.090 |   0.525 |    8.671 | 
     | U1811         | A1 ^ -> ZN v    | NR2D0   | 0.048 |   0.573 |    8.719 | 
     | U1788         | A1 v -> ZN ^    | CKND2D0 | 0.052 |   0.625 |    8.771 | 
     | U1787         | A1 ^ -> ZN v    | NR2D0   | 0.046 |   0.671 |    8.817 | 
     | U1786         | A2 v -> ZN ^    | NR2D0   | 0.077 |   0.749 |    8.895 | 
     | U1760         | A1 ^ -> ZN v    | NR2D0   | 0.066 |   0.815 |    8.961 | 
     | U1759         | A1 v -> ZN v    | INR2D0  | 0.065 |   0.880 |    9.026 | 
     | U1758         | I v -> ZN ^     | CKND0   | 0.041 |   0.921 |    9.067 | 
     | U1743         | A1 ^ -> ZN v    | NR2D0   | 0.031 |   0.952 |    9.098 | 
     | U1730         | A2 v -> ZN ^    | NR2D0   | 0.109 |   1.060 |    9.207 | 
     | U1729         | I ^ -> ZN v     | CKND0   | 0.073 |   1.134 |    9.280 | 
     | U1722         | A1 v -> ZN ^    | NR2D0   | 0.139 |   1.273 |    9.419 | 
     | U1698         | B ^ -> ZN v     | OAI21D0 | 0.099 |   1.372 |    9.518 | 
     | U1694         | I v -> ZN ^     | CKND0   | 0.066 |   1.438 |    9.585 | 
     | U1693         | A1 ^ -> ZN v    | CKND2D0 | 0.057 |   1.495 |    9.641 | 
     | U1692         | I v -> ZN ^     | CKND0   | 0.057 |   1.552 |    9.698 | 
     | U1683         | B ^ -> ZN v     | AOI21D0 | 0.036 |   1.588 |    9.734 | 
     | U1682         | A2 v -> ZN ^    | NR2D0   | 0.055 |   1.643 |    9.790 | 
     | U1681         | I0 ^ -> ZN v    | MUX2ND0 | 0.045 |   1.688 |    9.835 | 
     | U1677         | A1 v -> ZN ^    | CKND2D0 | 0.058 |   1.746 |    9.892 | 
     | dst_reg[4][0] | D ^             | EDFQD1  | 0.000 |   1.746 |    9.892 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.146 | 
     | clk__L1_I0    | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.146 | 
     | dst_reg[4][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.146 | 
     +------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin dst_reg[2][0]/CP 
Endpoint:   dst_reg[2][0]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                  10.000
= Required Time                 9.856
- Arrival Time                  1.653
= Slack Time                    8.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.202 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.281 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.409 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.496 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.590 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.649 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.730 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.797 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.876 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.926 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    9.028 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    9.133 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    9.185 | 
     | U1743         | A1 v -> ZN ^    | NR2D0   | 0.063 |   1.045 |    9.248 | 
     | U1740         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.113 |    9.315 | 
     | U1731         | A2 v -> ZN ^    | CKND2D0 | 0.074 |   1.187 |    9.389 | 
     | U1541         | A3 ^ -> ZN v    | NR3D0   | 0.059 |   1.245 |    9.448 | 
     | U1528         | A1 v -> ZN v    | IND2D0  | 0.083 |   1.328 |    9.530 | 
     | U1525         | A1 v -> ZN v    | IND4D0  | 0.325 |   1.653 |    9.855 | 
     | dst_reg[2][0] | E v             | EDFQD1  | 0.000 |   1.653 |    9.856 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.202 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.202 | 
     | dst_reg[2][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.202 | 
     +------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin dst_reg[2][1]/CP 
Endpoint:   dst_reg[2][1]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                  10.000
= Required Time                 9.856
- Arrival Time                  1.653
= Slack Time                    8.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.202 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.282 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.409 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.496 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.590 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.649 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.528 |    8.730 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.797 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.876 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.926 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    9.028 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    9.133 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    9.185 | 
     | U1743         | A1 v -> ZN ^    | NR2D0   | 0.063 |   1.046 |    9.248 | 
     | U1740         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.113 |    9.315 | 
     | U1731         | A2 v -> ZN ^    | CKND2D0 | 0.074 |   1.187 |    9.389 | 
     | U1541         | A3 ^ -> ZN v    | NR3D0   | 0.059 |   1.246 |    9.448 | 
     | U1528         | A1 v -> ZN v    | IND2D0  | 0.083 |   1.328 |    9.530 | 
     | U1525         | A1 v -> ZN v    | IND4D0  | 0.325 |   1.653 |    9.856 | 
     | dst_reg[2][1] | E v             | EDFQD1  | 0.000 |   1.653 |    9.856 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.202 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.202 | 
     | dst_reg[2][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.202 | 
     +------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin dst_reg[2][2]/CP 
Endpoint:   dst_reg[2][2]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.144
+ Phase Shift                  10.000
= Required Time                 9.856
- Arrival Time                  1.653
= Slack Time                    8.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.202 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.282 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.409 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.496 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.590 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.649 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.528 |    8.730 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.797 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.876 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.926 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    9.028 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    9.133 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    9.185 | 
     | U1743         | A1 v -> ZN ^    | NR2D0   | 0.063 |   1.046 |    9.248 | 
     | U1740         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   1.113 |    9.315 | 
     | U1731         | A2 v -> ZN ^    | CKND2D0 | 0.074 |   1.187 |    9.389 | 
     | U1541         | A3 ^ -> ZN v    | NR3D0   | 0.059 |   1.246 |    9.448 | 
     | U1528         | A1 v -> ZN v    | IND2D0  | 0.083 |   1.328 |    9.530 | 
     | U1525         | A1 v -> ZN v    | IND4D0  | 0.325 |   1.653 |    9.856 | 
     | dst_reg[2][2] | E v             | EDFQD1  | 0.000 |   1.653 |    9.856 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.202 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.202 | 
     | dst_reg[2][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.202 | 
     +------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin dst_reg[3][2]/CP 
Endpoint:   dst_reg[3][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                  10.000
= Required Time                 9.881
- Arrival Time                  1.653
= Slack Time                    8.228
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    8.228 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.307 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.435 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.522 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.615 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.675 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    8.755 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.822 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    8.902 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    8.951 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    9.054 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    9.159 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    9.211 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    9.274 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    9.337 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    9.426 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0  | 0.085 |   1.284 |    9.511 | 
     | U1720         | A2 v -> Z v     | OR2D0    | 0.106 |   1.389 |    9.617 | 
     | U1714         | A1 v -> ZN ^    | OAI31D0  | 0.136 |   1.525 |    9.753 | 
     | U1712         | A2 ^ -> ZN v    | OAI221D0 | 0.128 |   1.653 |    9.881 | 
     | dst_reg[3][2] | D v             | EDFQD1   | 0.000 |   1.653 |    9.881 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.228 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.228 | 
     | dst_reg[3][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.228 | 
     +------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin dst_reg[3][0]/CP 
Endpoint:   dst_reg[3][0]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.664
= Slack Time                    8.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.233 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.312 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.440 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.527 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.621 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.680 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.760 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.827 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.907 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.957 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    9.059 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    9.164 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    9.216 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    9.279 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    9.343 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    9.432 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0 | 0.085 |   1.284 |    9.517 | 
     | U1720         | A2 v -> Z v     | OR2D0   | 0.106 |   1.389 |    9.622 | 
     | U1714         | A1 v -> ZN ^    | OAI31D0 | 0.136 |   1.525 |    9.758 | 
     | U1523         | B1 ^ -> ZN v    | IND2D0  | 0.138 |   1.664 |    9.897 | 
     | dst_reg[3][0] | E v             | EDFQD1  | 0.000 |   1.664 |    9.897 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.233 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.233 | 
     | dst_reg[3][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.233 | 
     +------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin dst_reg[3][2]/CP 
Endpoint:   dst_reg[3][2]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.103
+ Phase Shift                  10.000
= Required Time                 9.897
- Arrival Time                  1.664
= Slack Time                    8.233
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.233 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.312 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.440 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.527 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.621 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.680 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.761 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.827 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.907 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    8.957 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    9.059 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    9.164 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    9.216 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    9.279 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    9.343 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    9.432 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0 | 0.085 |   1.284 |    9.517 | 
     | U1720         | A2 v -> Z v     | OR2D0   | 0.106 |   1.389 |    9.623 | 
     | U1714         | A1 v -> ZN ^    | OAI31D0 | 0.136 |   1.525 |    9.758 | 
     | U1523         | B1 ^ -> ZN v    | IND2D0  | 0.138 |   1.664 |    9.897 | 
     | dst_reg[3][2] | E v             | EDFQD1  | 0.000 |   1.664 |    9.897 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.233 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.233 | 
     | dst_reg[3][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.233 | 
     +------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin dst_reg[3][0]/CP 
Endpoint:   dst_reg[3][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.135
+ Phase Shift                  10.000
= Required Time                 9.865
- Arrival Time                  1.562
= Slack Time                    8.303
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.303 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.382 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.510 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.597 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.691 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.750 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.830 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    8.897 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    8.977 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    9.027 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    9.129 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    9.234 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    9.286 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    9.349 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    9.413 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    9.502 | 
     | U1724         | A2 ^ -> ZN v    | AOI21D0 | 0.085 |   1.284 |    9.587 | 
     | U1720         | A2 v -> Z v     | OR2D0   | 0.106 |   1.389 |    9.693 | 
     | U1717         | A2 v -> ZN ^    | AOI21D0 | 0.061 |   1.450 |    9.753 | 
     | U1716         | I0 ^ -> ZN v    | MUX2ND0 | 0.051 |   1.501 |    9.804 | 
     | U1715         | B v -> ZN ^     | OAI31D0 | 0.062 |   1.562 |    9.865 | 
     | dst_reg[3][0] | D ^             | EDFQD1  | 0.000 |   1.562 |    9.865 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.303 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.303 | 
     | dst_reg[3][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.303 | 
     +------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin dst_reg[2][2]/CP 
Endpoint:   dst_reg[2][2]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.116
+ Phase Shift                  10.000
= Required Time                 9.884
- Arrival Time                  1.507
= Slack Time                    8.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    8.377 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.457 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.584 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.671 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.765 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.824 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    8.905 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    8.972 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    9.052 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    9.101 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    9.203 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    9.308 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    9.360 | 
     | U1743         | A1 v -> ZN ^    | NR2D0    | 0.063 |   1.045 |    9.423 | 
     | U1740         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   1.113 |    9.490 | 
     | U1731         | A2 v -> ZN ^    | CKND2D0  | 0.074 |   1.187 |    9.564 | 
     | U1541         | A3 ^ -> ZN v    | NR3D0    | 0.059 |   1.245 |    9.623 | 
     | U1528         | A1 v -> ZN v    | IND2D0   | 0.083 |   1.328 |    9.705 | 
     | U1506         | B v -> ZN ^     | AOI21D0  | 0.087 |   1.415 |    9.793 | 
     | U1505         | A2 ^ -> ZN v    | OAI211D0 | 0.091 |   1.507 |    9.884 | 
     | dst_reg[2][2] | D v             | EDFQD1   | 0.000 |   1.507 |    9.884 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.377 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.377 | 
     | dst_reg[2][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.377 | 
     +------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin dst_reg[2][1]/CP 
Endpoint:   dst_reg[2][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                  10.000
= Required Time                 9.876
- Arrival Time                  1.453
= Slack Time                    8.423
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    8.423 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.502 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.630 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.717 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.810 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    8.870 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    8.950 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    9.017 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    9.097 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    9.146 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    9.249 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    9.354 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    9.406 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0  | 0.063 |   1.046 |    9.469 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0  | 0.064 |   1.110 |    9.533 | 
     | U1727         | A1 v -> ZN ^    | NR2D0    | 0.089 |   1.199 |    9.622 | 
     | U1726         | A3 ^ -> ZN v    | ND3D0    | 0.084 |   1.283 |    9.706 | 
     | U1531         | A1 v -> ZN v    | IND2D0   | 0.094 |   1.377 |    9.799 | 
     | U1519         | C v -> ZN ^     | OAI221D0 | 0.076 |   1.453 |    9.876 | 
     | dst_reg[2][1] | D ^             | EDFQD1   | 0.000 |   1.453 |    9.876 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.423 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.423 | 
     | dst_reg[2][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.423 | 
     +------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin dst_reg[2][0]/CP 
Endpoint:   dst_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                  10.000
= Required Time                 9.893
- Arrival Time                  1.446
= Slack Time                    8.448
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.448 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.527 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.655 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.742 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.835 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.895 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    8.975 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    9.042 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    9.122 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0   | 0.050 |   0.724 |    9.171 | 
     | U1760         | A1 v -> ZN ^    | NR2D0   | 0.102 |   0.826 |    9.274 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0  | 0.105 |   0.931 |    9.379 | 
     | U1758         | I ^ -> ZN v     | CKND0   | 0.052 |   0.983 |    9.431 | 
     | U1757         | A2 v -> ZN ^    | CKND2D0 | 0.063 |   1.046 |    9.494 | 
     | U1728         | A2 ^ -> ZN v    | CKND2D0 | 0.064 |   1.110 |    9.557 | 
     | U1727         | A1 v -> ZN ^    | NR2D0   | 0.089 |   1.199 |    9.646 | 
     | U1726         | A3 ^ -> ZN v    | ND3D0   | 0.084 |   1.283 |    9.731 | 
     | U1531         | A1 v -> ZN v    | IND2D0  | 0.094 |   1.377 |    9.824 | 
     | U1530         | A2 v -> ZN ^    | CKND2D0 | 0.069 |   1.446 |    9.893 | 
     | dst_reg[2][0] | D ^             | EDFQD1  | 0.000 |   1.446 |    9.893 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.448 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.448 | 
     | dst_reg[2][0] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.448 | 
     +------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin stage_1_output_reg[4][0]/CP 
Endpoint:   stage_1_output_reg[4][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                  10.000
= Required Time                 9.955
- Arrival Time                  1.457
= Slack Time                    8.499
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                          |                 |         |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+---------+----------| 
     |                          | port_dest[11] ^ |         |       |   0.000 |    8.499 | 
     | U1843                    | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.578 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.705 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.792 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.886 | 
     | U1813                    | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.945 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    9.026 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    9.093 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    9.173 | 
     | U1763                    | A1 ^ -> ZN v    | CKND2D0 | 0.080 |   0.754 |    9.253 | 
     | U1750                    | A1 v -> ZN ^    | NR2D0   | 0.091 |   0.845 |    9.344 | 
     | U1744                    | A2 ^ -> ZN v    | AOI21D0 | 0.080 |   0.925 |    9.424 | 
     | U1550                    | A2 v -> Z v     | AN2D0   | 0.067 |   0.992 |    9.491 | 
     | U1549                    | A4 v -> ZN ^    | ND4D0   | 0.044 |   1.036 |    9.535 | 
     | U1546                    | A2 ^ -> ZN v    | ND4D0   | 0.223 |   1.260 |    9.758 | 
     | U1542                    | S v -> Z ^      | MUX2D0  | 0.197 |   1.457 |    9.955 | 
     | stage_1_output_reg[4][0] | D ^             | DFQD2   | 0.000 |   1.457 |    9.955 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -8.499 | 
     | clk__I0                  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.499 | 
     | stage_1_output_reg[4][0] | CP ^       | DFQD2  | 0.000 |   0.000 |   -8.499 | 
     +-----------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin stage_1_output_reg[4][1]/CP 
Endpoint:   stage_1_output_reg[4][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                  10.000
= Required Time                 9.967
- Arrival Time                  1.418
= Slack Time                    8.550
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                          |                 |         |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+---------+----------| 
     |                          | port_dest[11] ^ |         |       |   0.000 |    8.549 | 
     | U1843                    | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.629 | 
     | U1842                    | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.756 | 
     | U1837                    | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.843 | 
     | U1827                    | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.937 | 
     | U1813                    | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    8.996 | 
     | U1811                    | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    9.077 | 
     | U1788                    | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    9.144 | 
     | U1787                    | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    9.224 | 
     | U1763                    | A1 ^ -> ZN v    | CKND2D0 | 0.080 |   0.754 |    9.304 | 
     | U1750                    | A1 v -> ZN ^    | NR2D0   | 0.091 |   0.845 |    9.394 | 
     | U1744                    | A2 ^ -> ZN v    | AOI21D0 | 0.080 |   0.925 |    9.475 | 
     | U1550                    | A2 v -> Z v     | AN2D0   | 0.067 |   0.992 |    9.542 | 
     | U1549                    | A4 v -> ZN ^    | ND4D0   | 0.044 |   1.036 |    9.586 | 
     | U1546                    | A2 ^ -> ZN v    | ND4D0   | 0.223 |   1.260 |    9.809 | 
     | U1545                    | S v -> Z ^      | MUX2D0  | 0.158 |   1.418 |    9.967 | 
     | stage_1_output_reg[4][1] | D ^             | DFQD1   | 0.000 |   1.418 |    9.967 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -8.550 | 
     | clk__I0                  | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.550 | 
     | stage_1_output_reg[4][1] | CP ^       | DFQD1  | 0.000 |   0.000 |   -8.550 | 
     +-----------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin dst_reg[1][1]/CP 
Endpoint:   dst_reg[1][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                  10.000
= Required Time                 9.874
- Arrival Time                  1.304
= Slack Time                    8.570
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    8.570 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.650 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.777 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.864 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.958 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    9.017 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.527 |    9.098 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    9.165 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    9.244 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    9.294 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    9.396 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    9.501 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    9.553 | 
     | U1743         | A1 v -> ZN ^    | NR2D0    | 0.063 |   1.045 |    9.616 | 
     | U1740         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   1.113 |    9.683 | 
     | U1548         | B1 v -> Z v     | OA22D0   | 0.122 |   1.235 |    9.805 | 
     | U1547         | C v -> ZN ^     | OAI221D0 | 0.069 |   1.304 |    9.874 | 
     | dst_reg[1][1] | D ^             | EDFQD1   | 0.000 |   1.304 |    9.874 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.570 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.570 | 
     | dst_reg[1][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.570 | 
     +------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin stage_1_output_reg[0][0]/CP 
Endpoint:   stage_1_output_reg[0][0]/D (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]              (v) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                  10.000
= Required Time                 9.975
- Arrival Time                  1.392
= Slack Time                    8.583
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |         Instance         |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                          |                 |         |       |  Time   |   Time   | 
     |--------------------------+-----------------+---------+-------+---------+----------| 
     |                          | port_dest[11] v |         |       |   0.000 |    8.583 | 
     | U1843                    | I v -> ZN ^     | CKND0   | 0.096 |   0.096 |    8.679 | 
     | U1842                    | A1 ^ -> ZN v    | NR2D0   | 0.076 |   0.172 |    8.755 | 
     | U1837                    | A3 v -> ZN ^    | AOI33D0 | 0.093 |   0.265 |    8.848 | 
     | U1827                    | A3 ^ -> ZN v    | ND4D0   | 0.170 |   0.435 |    9.018 | 
     | U1813                    | I v -> ZN ^     | CKND0   | 0.090 |   0.525 |    9.108 | 
     | U1811                    | A1 ^ -> ZN v    | NR2D0   | 0.048 |   0.573 |    9.156 | 
     | U1788                    | A1 v -> ZN ^    | CKND2D0 | 0.052 |   0.625 |    9.208 | 
     | U1570                    | I ^ -> ZN v     | CKND0   | 0.056 |   0.681 |    9.264 | 
     | U1569                    | A2 v -> ZN ^    | ND4D0   | 0.053 |   0.734 |    9.317 | 
     | U1555                    | A3 ^ -> Z ^     | AN3D0   | 0.119 |   0.853 |    9.436 | 
     | U1554                    | B2 ^ -> ZN v    | IND3D0  | 0.239 |   1.092 |    9.675 | 
     | U1515                    | S v -> ZN ^     | MUX2ND0 | 0.187 |   1.280 |    9.862 | 
     | U1514                    | I ^ -> ZN v     | CKND0   | 0.112 |   1.392 |    9.975 | 
     | stage_1_output_reg[0][0] | D v             | DFQD2   | 0.000 |   1.392 |    9.975 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                          |            |        |       |  Time   |   Time   | 
     |--------------------------+------------+--------+-------+---------+----------| 
     |                          | clk ^      |        |       |   0.000 |   -8.583 | 
     | clk__L1_I0               | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.583 | 
     | stage_1_output_reg[0][0] | CP ^       | DFQD2  | 0.000 |   0.000 |   -8.583 | 
     +-----------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin dst_reg[1][2]/CP 
Endpoint:   dst_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.117
+ Phase Shift                  10.000
= Required Time                 9.883
- Arrival Time                  1.292
= Slack Time                    8.590
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |   Cell   | Delay | Arrival | Required | 
     |               |                 |          |       |  Time   |   Time   | 
     |---------------+-----------------+----------+-------+---------+----------| 
     |               | port_dest[11] ^ |          |       |   0.000 |    8.590 | 
     | U1843         | I ^ -> ZN v     | CKND0    | 0.079 |   0.079 |    8.670 | 
     | U1842         | A1 v -> ZN ^    | NR2D0    | 0.127 |   0.207 |    8.797 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0  | 0.087 |   0.294 |    8.884 | 
     | U1827         | A3 v -> ZN ^    | ND4D0    | 0.094 |   0.388 |    8.978 | 
     | U1813         | I ^ -> ZN v     | CKND0    | 0.059 |   0.447 |    9.037 | 
     | U1811         | A1 v -> ZN ^    | NR2D0    | 0.081 |   0.528 |    9.118 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   0.594 |    9.185 | 
     | U1787         | A1 v -> ZN ^    | NR2D0    | 0.080 |   0.674 |    9.264 | 
     | U1786         | A2 ^ -> ZN v    | NR2D0    | 0.050 |   0.724 |    9.314 | 
     | U1760         | A1 v -> ZN ^    | NR2D0    | 0.102 |   0.826 |    9.416 | 
     | U1759         | A1 ^ -> ZN ^    | INR2D0   | 0.105 |   0.931 |    9.521 | 
     | U1758         | I ^ -> ZN v     | CKND0    | 0.052 |   0.983 |    9.573 | 
     | U1743         | A1 v -> ZN ^    | NR2D0    | 0.063 |   1.046 |    9.636 | 
     | U1740         | A1 ^ -> ZN v    | CKND2D0  | 0.067 |   1.113 |    9.703 | 
     | U1548         | B1 v -> Z v     | OA22D0   | 0.122 |   1.235 |    9.825 | 
     | U1543         | B v -> ZN ^     | OAI211D0 | 0.058 |   1.292 |    9.883 | 
     | dst_reg[1][2] | D ^             | EDFQD1   | 0.000 |   1.292 |    9.883 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.590 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.590 | 
     | dst_reg[1][2] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.590 | 
     +------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin dst_reg[1][1]/CP 
Endpoint:   dst_reg[1][1]/E (v) checked with  leading edge of 'clk'
Beginpoint: port_dest[11]   (^) triggered by  leading edge of '@'
Path Groups: {in2reg}
Analysis View: worst_analysis
Other End Arrival Time          0.000
- Setup                         0.129
+ Phase Shift                  10.000
= Required Time                 9.871
- Arrival Time                  1.260
= Slack Time                    8.611
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |   Instance    |       Arc       |  Cell   | Delay | Arrival | Required | 
     |               |                 |         |       |  Time   |   Time   | 
     |---------------+-----------------+---------+-------+---------+----------| 
     |               | port_dest[11] ^ |         |       |   0.000 |    8.611 | 
     | U1843         | I ^ -> ZN v     | CKND0   | 0.079 |   0.079 |    8.691 | 
     | U1842         | A1 v -> ZN ^    | NR2D0   | 0.127 |   0.207 |    8.818 | 
     | U1837         | A3 ^ -> ZN v    | AOI33D0 | 0.087 |   0.294 |    8.905 | 
     | U1827         | A3 v -> ZN ^    | ND4D0   | 0.094 |   0.388 |    8.999 | 
     | U1813         | I ^ -> ZN v     | CKND0   | 0.059 |   0.447 |    9.058 | 
     | U1811         | A1 v -> ZN ^    | NR2D0   | 0.081 |   0.527 |    9.139 | 
     | U1788         | A1 ^ -> ZN v    | CKND2D0 | 0.067 |   0.594 |    9.206 | 
     | U1787         | A1 v -> ZN ^    | NR2D0   | 0.080 |   0.674 |    9.286 | 
     | U1763         | A1 ^ -> ZN v    | CKND2D0 | 0.080 |   0.754 |    9.366 | 
     | U1750         | A1 v -> ZN ^    | NR2D0   | 0.091 |   0.845 |    9.456 | 
     | U1744         | A2 ^ -> ZN v    | AOI21D0 | 0.080 |   0.925 |    9.537 | 
     | U1550         | A2 v -> Z v     | AN2D0   | 0.067 |   0.992 |    9.604 | 
     | U1549         | A4 v -> ZN ^    | ND4D0   | 0.044 |   1.036 |    9.648 | 
     | U1546         | A2 ^ -> ZN v    | ND4D0   | 0.223 |   1.260 |    9.871 | 
     | dst_reg[1][1] | E v             | EDFQD1  | 0.000 |   1.260 |    9.871 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |   Instance    |    Arc     |  Cell  | Delay | Arrival | Required | 
     |               |            |        |       |  Time   |   Time   | 
     |---------------+------------+--------+-------+---------+----------| 
     |               | clk ^      |        |       |   0.000 |   -8.611 | 
     | clk__I0       | I ^ -> Z ^ | CKBD24 | 0.000 |   0.000 |   -8.611 | 
     | dst_reg[1][1] | CP ^       | EDFQD1 | 0.000 |   0.000 |   -8.611 | 
     +------------------------------------------------------------------+ 

