TimeQuest Timing Analyzer report for MOD_COMP
Mon May 30 12:50:40 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'n/a'
 15. Slow 1200mV 85C Model Setup: 'clock_m'
 16. Slow 1200mV 85C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'clock_m'
 19. Slow 1200mV 85C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'n/a'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Setup: 'n/a'
 30. Slow 1200mV 0C Model Setup: 'clock_m'
 31. Slow 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'clock_m'
 34. Slow 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Hold: 'n/a'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 43. Fast 1200mV 0C Model Setup: 'n/a'
 44. Fast 1200mV 0C Model Setup: 'clock_m'
 45. Fast 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 46. Fast 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'clock_m'
 48. Fast 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Hold: 'n/a'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths Summary
 62. Clock Status Summary
 63. Unconstrained Input Ports
 64. Unconstrained Output Ports
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; MOD_COMP                                                         ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE115F29C8                                                    ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.12        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   5.3%      ;
;     Processor 3            ;   3.7%      ;
;     Processor 4            ;   2.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; MOD_COMP.sdc  ; OK     ; Mon May 30 12:50:39 2022 ;
+---------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; clock_m                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { CLOCK_50 }                                              ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.416 ; 96.01 MHz ; 0.000 ; 5.208  ; 50.00      ; 25        ; 48          ;       ;        ;           ;            ; false    ; clock_m ; pll_inst1|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst1|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock_m ; pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst2|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 89.28 MHz  ; 89.28 MHz       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 149.81 MHz ; 149.81 MHz      ; clock_m                                               ;      ;
; 191.24 MHz ; 191.24 MHz      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -8.454 ; -1612.878     ;
; n/a                                                   ; 1.774  ; 0.000         ;
; clock_m                                               ; 13.325 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 34.771 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.361 ; 0.000         ;
; clock_m                                               ; 0.413 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.443 ; 0.000         ;
; n/a                                                   ; 1.531 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.752  ; 0.000         ;
; clock_m                                               ; 9.699  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.664 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -8.454 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.836     ; 4.969      ;
; -8.203 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.843     ; 4.711      ;
; -8.194 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.703      ;
; -8.170 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.843     ; 4.678      ;
; -8.164 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.843     ; 4.672      ;
; -8.139 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.843     ; 4.647      ;
; -8.127 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.843     ; 4.635      ;
; -8.124 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.633      ;
; -8.046 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.843     ; 4.554      ;
; -7.988 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.497      ;
; -7.982 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.491      ;
; -7.980 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.489      ;
; -7.829 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.338      ;
; -7.828 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.337      ;
; -7.795 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.304      ;
; -7.789 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.842     ; 4.298      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.977 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.822      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.970 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.812      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.965 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.145     ; 4.810      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.961 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.803      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.960 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.802      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
; -5.956 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -1.148     ; 4.798      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'n/a'                                                                                                                                                       ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.774 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.679      ;
; 1.776 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.677      ;
; 1.784 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.669      ;
; 1.786 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.667      ;
; 1.851 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.602      ;
; 1.853 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.600      ;
; 1.861 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.592      ;
; 1.863 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 4.453      ; 7.590      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.325 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 6.267      ;
; 13.616 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.976      ;
; 13.655 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.937      ;
; 13.750 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.842      ;
; 13.860 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.732      ;
; 13.878 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]  ; clock_m      ; clock_m     ; 20.000       ; -0.403     ; 5.720      ;
; 13.911 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.681      ;
; 13.925 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]  ; clock_m      ; clock_m     ; 20.000       ; -0.403     ; 5.673      ;
; 14.005 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]  ; clock_m      ; clock_m     ; 20.000       ; -0.416     ; 5.580      ;
; 14.008 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]  ; clock_m      ; clock_m     ; 20.000       ; -0.403     ; 5.590      ;
; 14.039 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]  ; clock_m      ; clock_m     ; 20.000       ; -0.403     ; 5.559      ;
; 14.044 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.548      ;
; 14.049 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]  ; clock_m      ; clock_m     ; 20.000       ; -0.416     ; 5.536      ;
; 14.109 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]  ; clock_m      ; clock_m     ; 20.000       ; -0.403     ; 5.489      ;
; 14.115 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.477      ;
; 14.158 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]  ; clock_m      ; clock_m     ; 20.000       ; -0.416     ; 5.427      ;
; 14.185 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]  ; clock_m      ; clock_m     ; 20.000       ; -0.396     ; 5.420      ;
; 14.190 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]  ; clock_m      ; clock_m     ; 20.000       ; -0.403     ; 5.408      ;
; 14.209 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]  ; clock_m      ; clock_m     ; 20.000       ; -0.416     ; 5.376      ;
; 14.209 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]  ; clock_m      ; clock_m     ; 20.000       ; -0.416     ; 5.376      ;
; 14.221 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.371      ;
; 14.235 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]  ; clock_m      ; clock_m     ; 20.000       ; -0.416     ; 5.350      ;
; 14.249 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]  ; clock_m      ; clock_m     ; 20.000       ; -0.396     ; 5.356      ;
; 14.272 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]   ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.320      ;
; 14.280 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.312      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.290 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10] ; clock_m      ; clock_m     ; 20.000       ; -0.075     ; 5.636      ;
; 14.356 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]  ; clock_m      ; clock_m     ; 20.000       ; -0.396     ; 5.249      ;
; 14.361 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]  ; clock_m      ; clock_m     ; 20.000       ; -0.396     ; 5.244      ;
; 14.389 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]  ; clock_m      ; clock_m     ; 20.000       ; -0.416     ; 5.196      ;
; 14.449 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.143      ;
; 14.456 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]  ; clock_m      ; clock_m     ; 20.000       ; -0.396     ; 5.149      ;
; 14.459 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]  ; clock_m      ; clock_m     ; 20.000       ; -0.396     ; 5.146      ;
; 14.562 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 5.030      ;
; 14.595 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]  ; clock_m      ; clock_m     ; 20.000       ; -0.416     ; 4.990      ;
; 14.614 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]  ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.985      ;
; 14.614 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 4.978      ;
; 14.620 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 4.972      ;
; 14.628 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.093     ; 5.280      ;
; 14.676 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]   ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.923      ;
; 14.729 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 4.863      ;
; 14.742 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 5.164      ;
; 14.770 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 4.822      ;
; 14.788 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]   ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.811      ;
; 14.843 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]   ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.756      ;
; 14.847 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 5.059      ;
; 14.887 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.092     ; 5.022      ;
; 14.891 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 5.015      ;
; 14.899 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]  ; clock_m      ; clock_m     ; 20.000       ; -0.409     ; 4.693      ;
; 14.929 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.977      ;
; 14.964 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]   ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.635      ;
; 14.978 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]   ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.621      ;
; 14.991 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]   ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.608      ;
; 14.999 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.907      ;
; 15.011 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.895      ;
; 15.030 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.876      ;
; 15.056 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.850      ;
; 15.107 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.799      ;
; 15.114 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]   ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.485      ;
; 15.148 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]   ; clock_m      ; clock_m     ; 20.000       ; -0.402     ; 4.451      ;
; 15.175 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]       ; clock_m      ; clock_m     ; 20.000       ; -0.093     ; 4.733      ;
; 15.184 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.722      ;
; 15.199 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.707      ;
; 15.204 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.702      ;
; 15.211 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]   ; clock_m      ; clock_m     ; 20.000       ; -0.096     ; 4.694      ;
; 15.212 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]       ; clock_m      ; clock_m     ; 20.000       ; -0.094     ; 4.695      ;
; 15.212 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]   ; clock_m      ; clock_m     ; 20.000       ; -0.096     ; 4.693      ;
; 15.214 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]   ; clock_m      ; clock_m     ; 20.000       ; -0.096     ; 4.691      ;
; 15.218 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]   ; clock_m      ; clock_m     ; 20.000       ; -0.096     ; 4.687      ;
; 15.224 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.093     ; 4.684      ;
; 15.229 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.677      ;
; 15.234 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]       ; clock_m      ; clock_m     ; 20.000       ; -0.093     ; 4.674      ;
; 15.247 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]       ; clock_m      ; clock_m     ; 20.000       ; -0.093     ; 4.661      ;
; 15.253 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.095     ; 4.653      ;
; 15.266 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]  ; clock_m      ; clock_m     ; 20.000       ; -0.103     ; 4.632      ;
; 15.268 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]  ; clock_m      ; clock_m     ; 20.000       ; -0.103     ; 4.630      ;
; 15.273 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]  ; clock_m      ; clock_m     ; 20.000       ; -0.103     ; 4.625      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
; 15.304 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15] ; clock_m      ; clock_m     ; 20.000       ; -0.052     ; 4.645      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 34.771 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.146      ;
; 34.771 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.146      ;
; 34.771 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.146      ;
; 34.771 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 5.146      ;
; 34.864 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.051      ;
; 34.864 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.051      ;
; 34.864 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.051      ;
; 34.864 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.051      ;
; 34.864 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 5.051      ;
; 34.866 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.048      ;
; 34.866 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.048      ;
; 34.866 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.048      ;
; 34.866 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.048      ;
; 34.866 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.048      ;
; 34.866 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 5.048      ;
; 35.075 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.851      ;
; 35.075 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.851      ;
; 35.075 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.851      ;
; 35.075 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.851      ;
; 35.075 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.851      ;
; 35.075 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.851      ;
; 35.075 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.851      ;
; 35.075 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.851      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.826      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.826      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.826      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.084     ; 4.826      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.121 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.791      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.151 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.088     ; 4.762      ;
; 35.178 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.734      ;
; 35.184 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.731      ;
; 35.184 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.731      ;
; 35.184 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.731      ;
; 35.184 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.731      ;
; 35.184 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.731      ;
; 35.186 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.728      ;
; 35.186 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.728      ;
; 35.186 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.728      ;
; 35.186 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.728      ;
; 35.186 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.728      ;
; 35.186 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.087     ; 4.728      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.197 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.713      ;
; 35.339 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.error ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.576      ;
; 35.348 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.578      ;
; 35.348 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.578      ;
; 35.348 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.578      ;
; 35.348 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.578      ;
; 35.348 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.578      ;
; 35.348 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.578      ;
; 35.348 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.578      ;
; 35.348 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.578      ;
; 35.383 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.532      ;
; 35.384 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.error ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.531      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.394 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.089     ; 4.518      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.412 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.091     ; 4.498      ;
; 35.422 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.error ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.493      ;
; 35.428 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.086     ; 4.487      ;
; 35.451 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.467      ;
; 35.451 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.467      ;
; 35.451 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.083     ; 4.467      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.361 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[7]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ram_block1a8~porta_address_reg0                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.492      ; 1.107      ;
; 0.412 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[1]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.157      ;
; 0.412 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[2]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.157      ;
; 0.422 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[20]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.174      ;
; 0.427 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[19]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.179      ;
; 0.433 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.171      ;
; 0.436 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[15]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.188      ;
; 0.437 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|dffe3a[0]                         ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~portb_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.176      ;
; 0.442 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[16]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.194      ;
; 0.443 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S2                                                                          ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S2                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S0                                                                          ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S0                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|fin_count                                                                         ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|fin_count                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; DP_COMPLETMOD:U1|CIC:cic|CIC_pc:cic1|R_INT:RINT|val_out                                                                               ; DP_COMPLETMOD:U1|CIC:cic|CIC_pc:cic1|R_INT:RINT|val_out                                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.449 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[0]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.194      ;
; 0.454 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.758      ;
; 0.456 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[21]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.208      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[12]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.213      ;
; 0.463 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[22]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.215      ;
; 0.470 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[18]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.222      ;
; 0.472 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[3]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[3]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 0.793      ;
; 0.472 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.210      ;
; 0.473 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[12]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.218      ;
; 0.473 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[1]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[1]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 0.794      ;
; 0.474 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[4]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[4]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.109      ; 0.795      ;
; 0.484 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|acc_out[10]                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[1]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.787      ;
; 0.489 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[12][0]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][0]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.793      ;
; 0.489 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r3|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r4|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[5]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[5]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[9]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[9]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.490 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[12]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[12]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.794      ;
; 0.490 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[13]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[13]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.794      ;
; 0.490 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[14]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[14]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.794      ;
; 0.490 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r2|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r3|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[3][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][6]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][6]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][13]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[8]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[8]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[11]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[11]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r1|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r2|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.796      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][5]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][5]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[12][12]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][13]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][14]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][14]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[7]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[7]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.492 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[10]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[10]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.795      ;
; 0.493 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][3]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][3]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][4]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][4]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][12]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][15]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][15]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.493 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[15]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[15]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.796      ;
; 0.494 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[15][14]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[16][14]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.797      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][0]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][0]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.801      ;
; 0.497 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.800      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][7]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][7]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.802      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][10]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][10]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][11]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][11]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[32]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[17]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.803      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][1]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][1]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][7]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][7]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][8]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][12]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][13]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[27]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[12]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[24]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[9]                                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][2]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][2]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][9]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][9]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][9]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][9]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][10]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][10]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][11]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][11]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][12]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][13]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][13]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][1]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][1]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][2]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][2]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][2]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][2]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][4]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][4]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][5]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][5]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][8]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.803      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.501 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.804      ;
; 0.502 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][9]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][9]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.805      ;
; 0.502 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][11]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][11]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.805      ;
; 0.503 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][8]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][8]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.805      ;
; 0.506 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|addr[3]                                                                           ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|addr_reg[3]                                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.809      ;
; 0.516 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][8]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[29]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[14]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][1]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][1]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][5]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][5]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.519 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][4]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][4]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.822      ;
; 0.525 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[10]                                                                                        ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[1]                                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.828      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.413 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.155      ;
; 0.426 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.168      ;
; 0.431 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.173      ;
; 0.434 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.176      ;
; 0.434 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.176      ;
; 0.437 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.179      ;
; 0.438 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.180      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                               ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                       ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.746      ;
; 0.448 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.190      ;
; 0.455 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.758      ;
; 0.455 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.758      ;
; 0.456 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.198      ;
; 0.457 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.758      ;
; 0.457 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.758      ;
; 0.459 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.201      ;
; 0.464 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.206      ;
; 0.469 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.211      ;
; 0.473 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.215      ;
; 0.476 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                              ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.777      ;
; 0.490 ; audio_and_video_config:cfg|data_to_transfer[5]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.794      ;
; 0.490 ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.794      ;
; 0.491 ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.795      ;
; 0.491 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.488      ; 1.233      ;
; 0.491 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.793      ;
; 0.492 ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.796      ;
; 0.492 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.794      ;
; 0.493 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.796      ;
; 0.498 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.801      ;
; 0.500 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.801      ;
; 0.500 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.801      ;
; 0.500 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.801      ;
; 0.500 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.801      ;
; 0.501 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.802      ;
; 0.502 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.803      ;
; 0.508 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.811      ;
; 0.515 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.818      ;
; 0.516 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.820      ;
; 0.518 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.821      ;
; 0.520 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.823      ;
; 0.533 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.836      ;
; 0.549 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.852      ;
; 0.616 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.917      ;
; 0.625 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.926      ;
; 0.628 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.929      ;
; 0.641 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.944      ;
; 0.672 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.975      ;
; 0.673 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.976      ;
; 0.675 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 0.978      ;
; 0.687 ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.991      ;
; 0.687 ; audio_and_video_config:cfg|data_to_transfer[7]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.991      ;
; 0.689 ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.993      ;
; 0.689 ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.092      ; 0.993      ;
; 0.690 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 0.992      ;
; 0.691 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.992      ;
; 0.692 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.993      ;
; 0.692 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.089      ; 0.993      ;
; 0.699 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 1.002      ;
; 0.700 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 1.003      ;
; 0.701 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 1.004      ;
; 0.713 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 1.016      ;
; 0.714 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[6] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[6]                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.090      ; 1.016      ;
; 0.714 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 1.017      ;
; 0.714 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 1.017      ;
; 0.714 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.091      ; 1.017      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.443 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga        ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[3]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[1]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[0]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[2]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial      ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read       ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.write      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.write  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r            ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.746      ;
; 0.490 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.793      ;
; 0.491 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][2]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.793      ;
; 0.492 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.794      ;
; 0.498 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[2][1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.498 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][5]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.801      ;
; 0.499 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.499 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.802      ;
; 0.500 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][6]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.500 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.fin_desplaza ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.803      ;
; 0.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][0]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.805      ;
; 0.502 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][5]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.805      ;
; 0.503 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.806      ;
; 0.503 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.806      ;
; 0.515 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[3][3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.818      ;
; 0.515 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.818      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][4]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[2][5]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.516 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][7]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][1]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][6]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][3]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.820      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.518 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.821      ;
; 0.519 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.822      ;
; 0.519 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.822      ;
; 0.520 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][0]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.822      ;
; 0.520 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.822      ;
; 0.521 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.823      ;
; 0.524 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][0]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.826      ;
; 0.575 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.878      ;
; 0.577 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.880      ;
; 0.577 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.880      ;
; 0.578 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.881      ;
; 0.579 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.882      ;
; 0.584 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.887      ;
; 0.586 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.889      ;
; 0.587 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.890      ;
; 0.588 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.891      ;
; 0.628 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|state.espera       ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|state.registro ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.930      ;
; 0.631 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.933      ;
; 0.631 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][4]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.631 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]         ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.933      ;
; 0.631 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]         ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.933      ;
; 0.631 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]          ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.934      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.934      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][2]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][3]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.934      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][7]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][7]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.934      ;
; 0.632 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]         ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.934      ;
; 0.632 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[4]         ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsyn_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.934      ;
; 0.632 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]          ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.632 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]          ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.935      ;
; 0.633 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.935      ;
; 0.633 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.935      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.531 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.304      ;
; 1.533 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.306      ;
; 1.541 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.314      ;
; 1.543 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.316      ;
; 1.607 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.380      ;
; 1.609 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.382      ;
; 1.617 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.390      ;
; 1.619 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.773      ; 7.392      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 169.887 ns




+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 97.67 MHz  ; 97.67 MHz       ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 161.79 MHz ; 161.79 MHz      ; clock_m                                               ;      ;
; 199.72 MHz ; 199.72 MHz      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -7.575 ; -1440.549     ;
; n/a                                                   ; 1.997  ; 0.000         ;
; clock_m                                               ; 13.819 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 34.993 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.340 ; 0.000         ;
; clock_m                                               ; 0.392 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.392 ; 0.000         ;
; n/a                                                   ; 1.330 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.783  ; 0.000         ;
; clock_m                                               ; 9.707  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.676 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -7.575 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.344     ; 4.583      ;
; -7.343 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.345      ;
; -7.336 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.338      ;
; -7.308 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.310      ;
; -7.305 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.307      ;
; -7.277 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.279      ;
; -7.270 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.272      ;
; -7.268 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.270      ;
; -7.197 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.199      ;
; -7.126 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.128      ;
; -7.120 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.122      ;
; -7.119 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 4.121      ;
; -6.978 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 3.980      ;
; -6.978 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 3.980      ;
; -6.943 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 3.945      ;
; -6.938 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -3.350     ; 3.940      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.357 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.374      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.354 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.369      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.351 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.990     ; 4.368      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.347 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.362      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
; -5.344 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.992     ; 4.359      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.997 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.791      ;
; 1.998 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.790      ;
; 2.007 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.781      ;
; 2.008 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.780      ;
; 2.106 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.682      ;
; 2.109 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.679      ;
; 2.116 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.672      ;
; 2.119 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 3.788      ; 6.669      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.819 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]   ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 5.824      ;
; 14.110 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]  ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 5.533      ;
; 14.154 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]   ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 5.489      ;
; 14.226 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]   ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 5.417      ;
; 14.340 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]   ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 5.303      ;
; 14.378 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]  ; clock_m      ; clock_m     ; 20.000       ; -0.354     ; 5.270      ;
; 14.397 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]   ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 5.246      ;
; 14.413 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]  ; clock_m      ; clock_m     ; 20.000       ; -0.354     ; 5.235      ;
; 14.476 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]  ; clock_m      ; clock_m     ; 20.000       ; -0.366     ; 5.160      ;
; 14.490 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]  ; clock_m      ; clock_m     ; 20.000       ; -0.354     ; 5.158      ;
; 14.522 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]  ; clock_m      ; clock_m     ; 20.000       ; -0.366     ; 5.114      ;
; 14.523 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]   ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 5.120      ;
; 14.526 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]  ; clock_m      ; clock_m     ; 20.000       ; -0.354     ; 5.122      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.532 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10] ; clock_m      ; clock_m     ; 20.000       ; -0.066     ; 5.404      ;
; 14.584 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]   ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 5.059      ;
; 14.587 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]  ; clock_m      ; clock_m     ; 20.000       ; -0.354     ; 5.061      ;
; 14.617 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]  ; clock_m      ; clock_m     ; 20.000       ; -0.366     ; 5.019      ;
; 14.643 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]  ; clock_m      ; clock_m     ; 20.000       ; -0.348     ; 5.011      ;
; 14.661 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]  ; clock_m      ; clock_m     ; 20.000       ; -0.354     ; 4.987      ;
; 14.679 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]  ; clock_m      ; clock_m     ; 20.000       ; -0.366     ; 4.957      ;
; 14.680 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]  ; clock_m      ; clock_m     ; 20.000       ; -0.366     ; 4.956      ;
; 14.680 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]  ; clock_m      ; clock_m     ; 20.000       ; -0.366     ; 4.956      ;
; 14.689 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]   ; clock_m      ; clock_m     ; 20.000       ; -0.359     ; 4.954      ;
; 14.708 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]  ; clock_m      ; clock_m     ; 20.000       ; -0.348     ; 4.946      ;
; 14.717 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]   ; clock_m      ; clock_m     ; 20.000       ; -0.357     ; 4.928      ;
; 14.722 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]  ; clock_m      ; clock_m     ; 20.000       ; -0.360     ; 4.920      ;
; 14.811 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]  ; clock_m      ; clock_m     ; 20.000       ; -0.348     ; 4.843      ;
; 14.812 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]  ; clock_m      ; clock_m     ; 20.000       ; -0.348     ; 4.842      ;
; 14.856 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]  ; clock_m      ; clock_m     ; 20.000       ; -0.366     ; 4.780      ;
; 14.892 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]  ; clock_m      ; clock_m     ; 20.000       ; -0.360     ; 4.750      ;
; 14.910 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]  ; clock_m      ; clock_m     ; 20.000       ; -0.348     ; 4.744      ;
; 14.912 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]  ; clock_m      ; clock_m     ; 20.000       ; -0.348     ; 4.742      ;
; 14.995 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.084     ; 4.923      ;
; 14.999 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]  ; clock_m      ; clock_m     ; 20.000       ; -0.360     ; 4.643      ;
; 15.041 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]  ; clock_m      ; clock_m     ; 20.000       ; -0.366     ; 4.595      ;
; 15.051 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]  ; clock_m      ; clock_m     ; 20.000       ; -0.360     ; 4.591      ;
; 15.058 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]  ; clock_m      ; clock_m     ; 20.000       ; -0.360     ; 4.584      ;
; 15.063 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]  ; clock_m      ; clock_m     ; 20.000       ; -0.353     ; 4.586      ;
; 15.100 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.817      ;
; 15.109 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]   ; clock_m      ; clock_m     ; 20.000       ; -0.353     ; 4.540      ;
; 15.161 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]  ; clock_m      ; clock_m     ; 20.000       ; -0.360     ; 4.481      ;
; 15.166 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.751      ;
; 15.186 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.083     ; 4.733      ;
; 15.198 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.719      ;
; 15.207 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]  ; clock_m      ; clock_m     ; 20.000       ; -0.360     ; 4.435      ;
; 15.228 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]   ; clock_m      ; clock_m     ; 20.000       ; -0.353     ; 4.421      ;
; 15.245 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.672      ;
; 15.252 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.665      ;
; 15.287 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]   ; clock_m      ; clock_m     ; 20.000       ; -0.351     ; 4.364      ;
; 15.315 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.602      ;
; 15.320 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]  ; clock_m      ; clock_m     ; 20.000       ; -0.360     ; 4.322      ;
; 15.321 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.596      ;
; 15.360 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.557      ;
; 15.374 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.543      ;
; 15.398 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]   ; clock_m      ; clock_m     ; 20.000       ; -0.353     ; 4.251      ;
; 15.415 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]   ; clock_m      ; clock_m     ; 20.000       ; -0.353     ; 4.234      ;
; 15.424 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]   ; clock_m      ; clock_m     ; 20.000       ; -0.353     ; 4.225      ;
; 15.475 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.442      ;
; 15.477 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]       ; clock_m      ; clock_m     ; 20.000       ; -0.084     ; 4.441      ;
; 15.481 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.436      ;
; 15.481 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.085     ; 4.436      ;
; 15.498 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.084     ; 4.420      ;
; 15.508 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]       ; clock_m      ; clock_m     ; 20.000       ; -0.084     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.510 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]  ; clock_m      ; clock_m     ; 20.000       ; -0.082     ; 4.410      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
; 15.524 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11] ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 4.434      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 34.993 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.934      ;
; 34.993 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.934      ;
; 34.993 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.934      ;
; 34.993 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.934      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.834      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.834      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.834      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.834      ;
; 35.091 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.834      ;
; 35.094 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.831      ;
; 35.094 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.831      ;
; 35.094 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.831      ;
; 35.094 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.831      ;
; 35.094 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.831      ;
; 35.094 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.831      ;
; 35.289 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.638      ;
; 35.289 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.638      ;
; 35.289 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.638      ;
; 35.289 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.075     ; 4.638      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.549      ;
; 35.375 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.562      ;
; 35.375 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.562      ;
; 35.375 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.562      ;
; 35.375 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.562      ;
; 35.375 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.562      ;
; 35.375 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.562      ;
; 35.375 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.562      ;
; 35.375 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.562      ;
; 35.387 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.538      ;
; 35.387 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.538      ;
; 35.387 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.538      ;
; 35.387 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.538      ;
; 35.387 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.538      ;
; 35.390 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.535      ;
; 35.390 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.535      ;
; 35.390 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.535      ;
; 35.390 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.535      ;
; 35.390 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.535      ;
; 35.390 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.535      ;
; 35.399 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.524      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.418 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.503      ;
; 35.529 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.error ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.394      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.082     ; 4.386      ;
; 35.570 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.353      ;
; 35.582 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.355      ;
; 35.582 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.355      ;
; 35.582 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.355      ;
; 35.582 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.355      ;
; 35.582 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.355      ;
; 35.582 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.355      ;
; 35.582 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.355      ;
; 35.582 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.065     ; 4.355      ;
; 35.609 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.error ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.314      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.625 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.081     ; 4.296      ;
; 35.650 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.079     ; 4.273      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.662 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.074     ; 4.266      ;
; 35.671 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.253      ;
; 35.671 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.253      ;
; 35.671 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.253      ;
; 35.671 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.078     ; 4.253      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.340 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[7]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ram_block1a8~porta_address_reg0                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.005      ;
; 0.388 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[1]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.052      ;
; 0.392 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S2                                                                          ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S2                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[2]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.056      ;
; 0.392 ; DP_COMPLETMOD:U1|CIC:cic|CIC_pc:cic1|R_INT:RINT|val_out                                                                               ; DP_COMPLETMOD:U1|CIC:cic|CIC_pc:cic1|R_INT:RINT|val_out                                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S0                                                                          ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S0                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|fin_count                                                                         ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|fin_count                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.401 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[20]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.071      ;
; 0.407 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.684      ;
; 0.410 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[19]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.080      ;
; 0.413 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.070      ;
; 0.414 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|dffe3a[0]                         ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~portb_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.071      ;
; 0.418 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[15]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.088      ;
; 0.421 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[0]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.434      ; 1.085      ;
; 0.423 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[16]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.093      ;
; 0.433 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[21]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.103      ;
; 0.439 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[12]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.109      ;
; 0.440 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[22]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.110      ;
; 0.443 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[3]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[3]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.737      ;
; 0.444 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[1]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[1]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.738      ;
; 0.445 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[4]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[4]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.739      ;
; 0.446 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[12]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.433      ; 1.109      ;
; 0.446 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[18]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.116      ;
; 0.447 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.427      ; 1.104      ;
; 0.449 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|acc_out[10]                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[1]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.726      ;
; 0.460 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[12][0]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][0]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][13]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[9]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[9]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.460 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r3|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r4|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[3][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][6]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][6]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[12][12]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][13]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[5]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[5]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.737      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[8]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[8]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[12]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[12]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[13]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[13]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[14]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[14]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r2|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r3|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r1|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r2|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][4]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][4]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][12]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][14]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][14]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[7]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[7]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[11]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[11]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.739      ;
; 0.463 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][3]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][3]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][5]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][5]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[15][14]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[16][14]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[10]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[10]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][15]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][15]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.464 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[15]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[15]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.740      ;
; 0.466 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.743      ;
; 0.466 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][8]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.743      ;
; 0.466 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.743      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][7]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][7]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][10]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][10]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.467 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][9]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][9]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][11]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][11]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.744      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][12]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][0]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][0]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][8]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][9]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][9]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.745      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][13]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.745      ;
; 0.469 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[32]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[17]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][4]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][4]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][7]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][7]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][13]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][13]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.470 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[27]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[12]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.747      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[24]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[9]                                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.747      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][1]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][1]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.747      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][2]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][2]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.747      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][8]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][8]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][10]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][10]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.471 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][12]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.472 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][2]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][2]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.748      ;
; 0.472 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][2]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][2]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.748      ;
; 0.472 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][11]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][11]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.749      ;
; 0.472 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][11]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][11]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.748      ;
; 0.473 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][1]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][1]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.749      ;
; 0.473 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][5]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][5]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.749      ;
; 0.473 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][9]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][9]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.750      ;
; 0.478 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|addr[3]                                                                           ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|addr_reg[3]                                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.754      ;
; 0.482 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][8]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[22]                                                                                        ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[5]                                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[22]                                                                                        ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[6]                                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[22]                                                                                        ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[7]                                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[22]                                                                                        ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[10]                                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.483 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][1]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][1]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                               ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                       ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.669      ;
; 0.396 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.057      ;
; 0.406 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.067      ;
; 0.407 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.684      ;
; 0.408 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.684      ;
; 0.409 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.684      ;
; 0.409 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.684      ;
; 0.412 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.073      ;
; 0.414 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.075      ;
; 0.414 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.075      ;
; 0.417 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.078      ;
; 0.419 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.080      ;
; 0.428 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.089      ;
; 0.435 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.096      ;
; 0.436 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.097      ;
; 0.441 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                              ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.716      ;
; 0.443 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.104      ;
; 0.445 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.106      ;
; 0.448 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.109      ;
; 0.461 ; audio_and_video_config:cfg|data_to_transfer[5]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.737      ;
; 0.462 ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.739      ;
; 0.462 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.738      ;
; 0.463 ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.740      ;
; 0.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.739      ;
; 0.464 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.740      ;
; 0.466 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.431      ; 1.127      ;
; 0.468 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.745      ;
; 0.470 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.745      ;
; 0.470 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.745      ;
; 0.471 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.746      ;
; 0.472 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.747      ;
; 0.472 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.747      ;
; 0.474 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.750      ;
; 0.476 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.753      ;
; 0.477 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.754      ;
; 0.482 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.759      ;
; 0.483 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.760      ;
; 0.484 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.761      ;
; 0.486 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.763      ;
; 0.498 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.775      ;
; 0.510 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.787      ;
; 0.571 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.846      ;
; 0.580 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.855      ;
; 0.583 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.858      ;
; 0.596 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.872      ;
; 0.597 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.873      ;
; 0.599 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.875      ;
; 0.599 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.876      ;
; 0.618 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.894      ;
; 0.619 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.895      ;
; 0.620 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.896      ;
; 0.635 ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.912      ;
; 0.635 ; audio_and_video_config:cfg|data_to_transfer[7]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.912      ;
; 0.637 ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.914      ;
; 0.637 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.914      ;
; 0.637 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.081      ; 0.913      ;
; 0.638 ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.915      ;
; 0.638 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.913      ;
; 0.640 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.080      ; 0.915      ;
; 0.641 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.079      ; 0.915      ;
; 0.648 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[5] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[5]                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.925      ;
; 0.656 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.933      ;
; 0.657 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.934      ;
; 0.658 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.082      ; 0.935      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.392 ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read       ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.write      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.write  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga        ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[3]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[1]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[0]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[2]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial      ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r            ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.455 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.732      ;
; 0.458 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.735      ;
; 0.460 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.737      ;
; 0.461 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][2]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.fin_desplaza ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.737      ;
; 0.466 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[2][1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.743      ;
; 0.466 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][5]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.743      ;
; 0.467 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.744      ;
; 0.468 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][1]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.468 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][6]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.745      ;
; 0.469 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.470 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][5]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.747      ;
; 0.471 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][0]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.471 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.748      ;
; 0.472 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.749      ;
; 0.481 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[3][3]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][1]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[2][5]       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][6]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.482 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][7]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][0]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][3]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][3]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][4]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.483 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][2]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][4]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.760      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][5]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.484 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.761      ;
; 0.485 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][0]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.762      ;
; 0.485 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][1]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.762      ;
; 0.485 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][6]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.762      ;
; 0.485 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][7]                ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.762      ;
; 0.489 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][0]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.766      ;
; 0.530 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.806      ;
; 0.532 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.808      ;
; 0.533 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.534 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.810      ;
; 0.535 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.811      ;
; 0.540 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.816      ;
; 0.542 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.818      ;
; 0.543 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.543 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.582 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|state.espera       ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|state.registro ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.859      ;
; 0.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][3]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.865      ;
; 0.588 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][4]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][4]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.865      ;
; 0.588 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[6]         ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.864      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][2]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][2]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][3]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][3]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][5]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]         ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.589 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[3]         ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxsrl_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.589 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.866      ;
; 0.589 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]          ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.865      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.867      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][0]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
; 0.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][1]         ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.866      ;
+-------+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'n/a'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.330 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.398      ;
; 1.333 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.401      ;
; 1.340 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.408      ;
; 1.343 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.411      ;
; 1.439 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.507      ;
; 1.439 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.507      ;
; 1.449 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.517      ;
; 1.449 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 4.068      ; 6.517      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 170.763 ns




+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -3.485 ; -692.671      ;
; n/a                                                   ; 3.402  ; 0.000         ;
; clock_m                                               ; 17.334 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 37.688 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.109 ; 0.000         ;
; clock_m                                               ; 0.145 ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.181 ; 0.000         ;
; n/a                                                   ; 0.246 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 4.958  ; 0.000         ;
; clock_m                                               ; 9.372  ; 0.000         ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 19.773 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.485 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[0]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.942     ; 1.880      ;
; -3.415 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[2]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.807      ;
; -3.407 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[7]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.799      ;
; -3.401 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[1]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.793      ;
; -3.397 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[5]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.789      ;
; -3.388 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[3]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.780      ;
; -3.382 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[4]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.774      ;
; -3.381 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[6]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.773      ;
; -3.320 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[10] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.712      ;
; -3.313 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[15] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.705      ;
; -3.308 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[9]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.700      ;
; -3.305 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[13] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.697      ;
; -3.235 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[11] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.627      ;
; -3.234 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[8]  ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.626      ;
; -3.221 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[12] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.613      ;
; -3.215 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~portb_address_reg0 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|din_reg[14] ; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.400        ; -1.945     ; 1.607      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.591 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][0]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.100      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.590 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.103      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.586 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][2]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.095      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[7]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[6]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[5]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[4]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[3]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][3]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.094      ;
; -2.585 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[7][1]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[2]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.597     ; 2.098      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[1]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[15]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[14]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[13]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[12]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[11]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[10]   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[9]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
; -2.584 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[6][4]                                                                                                                                                                                           ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r7|Q[8]    ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.368        ; -0.601     ; 2.093      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'n/a'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 3.402 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.884      ;
; 3.411 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.875      ;
; 3.412 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.874      ;
; 3.421 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.865      ;
; 3.454 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.832      ;
; 3.461 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.825      ;
; 3.464 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.822      ;
; 3.471 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 5.000        ; 2.286      ; 3.815      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                       ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.334 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]   ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.469      ;
; 17.421 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]  ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.382      ;
; 17.435 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[9]   ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.368      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.463 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10] ; clock_m      ; clock_m     ; 20.000       ; -0.029     ; 2.495      ;
; 17.521 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[8]   ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.282      ;
; 17.535 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]  ; clock_m      ; clock_m     ; 20.000       ; -0.180     ; 2.272      ;
; 17.536 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[5]   ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.267      ;
; 17.559 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]   ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.244      ;
; 17.571 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]  ; clock_m      ; clock_m     ; 20.000       ; -0.180     ; 2.236      ;
; 17.609 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]  ; clock_m      ; clock_m     ; 20.000       ; -0.193     ; 2.185      ;
; 17.619 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]  ; clock_m      ; clock_m     ; 20.000       ; -0.180     ; 2.188      ;
; 17.626 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[4]   ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.177      ;
; 17.628 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]  ; clock_m      ; clock_m     ; 20.000       ; -0.193     ; 2.166      ;
; 17.630 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]  ; clock_m      ; clock_m     ; 20.000       ; -0.180     ; 2.177      ;
; 17.646 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]  ; clock_m      ; clock_m     ; 20.000       ; -0.180     ; 2.161      ;
; 17.667 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]   ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.136      ;
; 17.682 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]  ; clock_m      ; clock_m     ; 20.000       ; -0.193     ; 2.112      ;
; 17.684 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[11]  ; clock_m      ; clock_m     ; 20.000       ; -0.176     ; 2.127      ;
; 17.692 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]  ; clock_m      ; clock_m     ; 20.000       ; -0.193     ; 2.102      ;
; 17.694 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]  ; clock_m      ; clock_m     ; 20.000       ; -0.193     ; 2.100      ;
; 17.700 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]  ; clock_m      ; clock_m     ; 20.000       ; -0.180     ; 2.107      ;
; 17.702 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS                                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.242      ;
; 17.711 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]   ; clock_m      ; clock_m     ; 20.000       ; -0.184     ; 2.092      ;
; 17.712 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.231      ;
; 17.712 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[16]  ; clock_m      ; clock_m     ; 20.000       ; -0.176     ; 2.099      ;
; 17.735 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]  ; clock_m      ; clock_m     ; 20.000       ; -0.193     ; 2.059      ;
; 17.744 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[1]   ; clock_m      ; clock_m     ; 20.000       ; -0.183     ; 2.060      ;
; 17.745 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[18]  ; clock_m      ; clock_m     ; 20.000       ; -0.189     ; 2.053      ;
; 17.746 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.197      ;
; 17.759 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[13]  ; clock_m      ; clock_m     ; 20.000       ; -0.176     ; 2.052      ;
; 17.759 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.185      ;
; 17.763 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[15]  ; clock_m      ; clock_m     ; 20.000       ; -0.176     ; 2.048      ;
; 17.767 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.176      ;
; 17.769 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.174      ;
; 17.784 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]  ; clock_m      ; clock_m     ; 20.000       ; -0.193     ; 2.010      ;
; 17.788 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[17]  ; clock_m      ; clock_m     ; 20.000       ; -0.189     ; 2.010      ;
; 17.788 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.155      ;
; 17.799 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[14]  ; clock_m      ; clock_m     ; 20.000       ; -0.176     ; 2.012      ;
; 17.799 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.144      ;
; 17.808 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[12]  ; clock_m      ; clock_m     ; 20.000       ; -0.176     ; 2.003      ;
; 17.838 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[3]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.105      ;
; 17.854 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[22]  ; clock_m      ; clock_m     ; 20.000       ; -0.189     ; 1.944      ;
; 17.858 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[20]  ; clock_m      ; clock_m     ; 20.000       ; -0.189     ; 1.940      ;
; 17.860 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.083      ;
; 17.862 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[19]  ; clock_m      ; clock_m     ; 20.000       ; -0.189     ; 1.936      ;
; 17.862 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.081      ;
; 17.864 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.079      ;
; 17.865 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[5]       ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.079      ;
; 17.869 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]  ; clock_m      ; clock_m     ; 20.000       ; -0.193     ; 1.925      ;
; 17.871 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[2]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.072      ;
; 17.885 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[10]  ; clock_m      ; clock_m     ; 20.000       ; -0.180     ; 1.922      ;
; 17.897 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[4]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.046      ;
; 17.898 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[1]                                                                                                                                              ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]       ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.045      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.911 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|counting                                                                                                              ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]  ; clock_m      ; clock_m     ; 20.000       ; -0.043     ; 2.033      ;
; 17.924 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[23]  ; clock_m      ; clock_m     ; 20.000       ; -0.189     ; 1.874      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.935 ; audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges|cur_test_clk                                                                                                                                                                             ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10] ; clock_m      ; clock_m     ; 20.000       ; -0.002     ; 2.050      ;
; 17.936 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]   ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.007      ;
; 17.938 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]   ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.005      ;
; 17.938 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a0~portb_address_reg0  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]  ; clock_m      ; clock_m     ; 20.000       ; -0.189     ; 1.860      ;
; 17.939 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]   ; clock_m      ; clock_m     ; 20.000       ; -0.024     ; 2.024      ;
; 17.940 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[2]   ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.003      ;
; 17.941 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[3]   ; clock_m      ; clock_m     ; 20.000       ; -0.024     ; 2.022      ;
; 17.942 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|cur_test_clk                                                                                                                                                                  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[6]   ; clock_m      ; clock_m     ; 20.000       ; -0.044     ; 2.001      ;
; 17.943 ; audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|last_test_clk                                                                                                                                                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[7]   ; clock_m      ; clock_m     ; 20.000       ; -0.045     ; 1.999      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 37.688 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.267      ;
; 37.688 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.267      ;
; 37.688 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.267      ;
; 37.688 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.267      ;
; 37.725 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.226      ;
; 37.725 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.226      ;
; 37.725 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.226      ;
; 37.725 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.226      ;
; 37.725 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.226      ;
; 37.729 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.221      ;
; 37.729 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.221      ;
; 37.729 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.221      ;
; 37.729 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.221      ;
; 37.729 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.221      ;
; 37.729 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.221      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.853 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.096      ;
; 37.854 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.101      ;
; 37.854 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.101      ;
; 37.854 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.101      ;
; 37.854 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.032     ; 2.101      ;
; 37.867 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.039     ; 2.081      ;
; 37.891 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.060      ;
; 37.891 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.060      ;
; 37.891 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.060      ;
; 37.891 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.060      ;
; 37.891 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 2.060      ;
; 37.895 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.055      ;
; 37.895 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.055      ;
; 37.895 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.055      ;
; 37.895 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.055      ;
; 37.895 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.055      ;
; 37.895 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 2.055      ;
; 37.902 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.060      ;
; 37.902 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.060      ;
; 37.902 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.060      ;
; 37.902 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.060      ;
; 37.902 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.060      ;
; 37.902 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.060      ;
; 37.902 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.060      ;
; 37.902 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.060      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.922 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 2.024      ;
; 37.953 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.009      ;
; 37.953 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.009      ;
; 37.953 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.009      ;
; 37.953 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.009      ;
; 37.953 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.009      ;
; 37.953 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.009      ;
; 37.953 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.009      ;
; 37.953 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.025     ; 2.009      ;
; 37.971 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.978      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.973 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[8]      ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_cntw_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.041     ; 1.973      ;
; 37.985 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[4]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.error ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.964      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.007 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.desplaza ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.031     ; 1.949      ;
; 38.017 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxdw_r[5]      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.932      ;
; 38.019 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.930      ;
; 38.019 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.930      ;
; 38.019 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.930      ;
; 38.019 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.930      ;
; 38.019 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.930      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                             ; To Node                                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.109 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[7]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ram_block1a8~porta_address_reg0                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.442      ;
; 0.137 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[2]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.470      ;
; 0.142 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[1]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.475      ;
; 0.145 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[20]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.479      ;
; 0.151 ; DP_COMPLETMOD:U1|DDS_test:dds_test|wire_b[0]                                                                                          ; DP_COMPLETMOD:U1|DDS_test:dds_test|rom_mem:m1|altsyncram:rom_rtl_0|altsyncram_a471:auto_generated|ram_block1a3~porta_address_reg0                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.484      ;
; 0.151 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[15]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.485      ;
; 0.152 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|dffe3a[0]                         ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~portb_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.152 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.154 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[19]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.488      ;
; 0.157 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[16]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.491      ;
; 0.158 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[21]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.492      ;
; 0.159 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[12]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.493      ;
; 0.162 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[18]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.496      ;
; 0.164 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[12]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|rom_mem2:m1|altsyncram:rom_rtl_0|altsyncram_6671:auto_generated|ram_block1a14~porta_address_reg0                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.496      ;
; 0.166 ; DP_COMPLETMOD:U1|DDS_test:dds_test|acc_out[22]                                                                                        ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_datain_reg0  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.500      ;
; 0.167 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|altsyncram_1l31:altsyncram4|ram_block5a0~porta_address_reg0 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.180 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[3]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[3]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.313      ;
; 0.181 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S2                                                                          ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S2                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[1]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[1]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S0                                                                          ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|state.S0                                                                                                    ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|fin_count                                                                         ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|fin_count                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[4]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[4]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.315      ;
; 0.182 ; DP_COMPLETMOD:U1|CIC:cic|CIC_pc:cic1|R_INT:RINT|val_out                                                                               ; DP_COMPLETMOD:U1|CIC:cic|CIC_pc:cic1|R_INT:RINT|val_out                                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[5]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[5]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.187 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[9]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[9]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][6]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][6]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][13]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][13]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[7]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[7]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[10]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[10]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|altshift_taps:ce_Reg_reg_rtl_0|shift_taps_b6m:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r3|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r4|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[12][0]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][0]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[3][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][4]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][4]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][14]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][14]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[8]                                                                                       ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[8]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[12]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[12]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[13]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[13]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[14]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[14]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r2|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r3|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r1|Q[0]                                                                                   ; DP_COMPLETMOD:U1|DDS_test:dds_test|register:r2|Q[0]                                                                                                             ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][3]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][3]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][5]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][5]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[12][12]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[15]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[15]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[4][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][7]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][7]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][8]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][12]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[15][14]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[16][14]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][15]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][15]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r4|Q[11]                                                                                      ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|register:r5|Q[11]                                                                                                                ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][6]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][6]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][10]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][10]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][11]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][11]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.317      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][13]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][13]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][0]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][0]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][7]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][7]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][9]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][9]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][12]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][12]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[32]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[17]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][1]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][1]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][2]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][2]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][2]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][2]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][4]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][4]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[8][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][8]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][9]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][9]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][13]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][13]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][14]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][14]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][15]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][15]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[27]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[12]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[24]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[9]                                                                                                                  ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][0]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][0]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][1]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][1]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][2]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][2]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][8]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][8]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][10]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][10]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.195 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[5][11]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][11]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][5]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][5]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[1][9]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[2][9]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][11]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][11]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.322      ;
; 0.196 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][12]                                                               ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[11][12]                                                                                         ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|acc_out[10]                                                                                     ; DP_COMPLETMOD:U1|DP_MOD:dp_mod|DDS:D1|wire_b[1]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|addr[3]                                                                           ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|addr_reg[3]                                                                                                              ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[6][8]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[7][8]                                                                                           ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][1]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][1]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|MULT_ACC:multAcc|acc_out[29]                                                                   ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|dout[14]                                                                                                                 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[13][5]                                                                ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[14][5]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.203 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[9][4]                                                                 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|REG_MUX:regMux|reg_array[10][4]                                                                                          ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.208 ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|addr[4]                                                                           ; DP_COMPLETMOD:U1|SEC_FILTER:sec_filter|CONTROL:dut1|fin_count                                                                                                   ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.333      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_m'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.145 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.474      ;
; 0.146 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.475      ;
; 0.151 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.480      ;
; 0.154 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.484      ;
; 0.156 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.485      ;
; 0.157 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.486      ;
; 0.158 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.487      ;
; 0.164 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.493      ;
; 0.164 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.493      ;
; 0.166 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.495      ;
; 0.166 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.495      ;
; 0.172 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|altsyncram_9tb1:FIFOram|ram_block1a8~porta_datain_reg0 ; clock_m      ; clock_m     ; 0.000        ; 0.225      ; 0.501      ;
; 0.181 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_7_DONE                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                               ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                        ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_start_bit                                                                                                                                                     ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                          ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1                                                                                                                       ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                     ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_4_WAIT                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                         ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|send_stop_bit                                                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|rom_address_counter[0]                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_1_PRE_START                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                   ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[1]                                                                                                                                                ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_5_STOP_BIT                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                               ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE                                                                                                                                            ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK                                                                                                                                             ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                           ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                       ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|left_channel_was_read                                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[0]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[3]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                         ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.307      ;
; 0.188 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; audio_and_video_config:cfg|data_to_transfer[5]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[5]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[6]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[9]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[5]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[4]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[3]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[2]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                             ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[8]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[1]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|rd_ptr_lsb                                              ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[1]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[2]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.318      ;
; 0.194 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                              ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[4]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[5]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[5]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[6]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[1]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[2]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[3]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[4]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.319      ;
; 0.196 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_v9b:rd_ptr_msb|counter_reg_bit[0]    ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|low_addressa[1]                                        ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.320      ;
; 0.197 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.320      ;
; 0.198 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|full_dff                                  ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[7]                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[14]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[15]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[10]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[11]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.325      ;
; 0.201 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[21]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[19]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[20]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.327      ;
; 0.203 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[22]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.329      ;
; 0.208 ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[1]                                                                                                                                                                         ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.333      ;
; 0.209 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_high_level                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.334      ;
; 0.214 ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|clk_counter[10]                                                                                                                                  ; audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz|middle_of_low_level                                                                                                                                           ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.339      ;
; 0.231 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT                                                                                                           ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[7]                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.357      ;
; 0.249 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|empty_dff                                               ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.372      ;
; 0.254 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[2]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[2]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2] ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.378      ;
; 0.254 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT                                                                                                            ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER                                                                                                                      ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.380      ;
; 0.255 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[2]  ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.378      ;
; 0.256 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[4]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.380      ;
; 0.257 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[3]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.381      ;
; 0.261 ; audio_and_video_config:cfg|data_to_transfer[4]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[4]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; audio_and_video_config:cfg|data_to_transfer[7]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[7]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[6]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[7]                                                                                                                                                   ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; audio_and_video_config:cfg|data_to_transfer[3]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[3]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                         ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; audio_and_video_config:cfg|data_to_transfer[0]                                                                                                                                                                                    ; audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_byte[0]                                                                                                                                                                        ; clock_m      ; clock_m     ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[6]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.388      ;
; 0.265 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[24]                                                                                                                                      ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|serial_audio_out_data                                                                                                                                                    ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.389      ;
; 0.265 ; audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[1]                                                                                                                                           ; audio_and_video_config:cfg|data_to_transfer[1]                                                                                                                                                                                                 ; clock_m      ; clock_m     ; 0.000        ; 0.040      ; 0.389      ;
; 0.266 ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_2_dff                             ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|usedw_is_1_dff                                          ; clock_m      ; clock_m     ; 0.000        ; 0.039      ; 0.389      ;
; 0.271 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_o441:auto_generated|a_dpfifo_bs31:dpfifo|cntr_ca7:usedw_counter|counter_reg_bit[0] ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|left_audio_fifo_read_space[0]                                                                                                                                          ; clock_m      ; clock_m     ; 0.000        ; 0.043      ; 0.398      ;
; 0.271 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[23]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[24]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.397      ;
; 0.272 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[18]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[12]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[13]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.398      ;
; 0.273 ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[16]                                                                                                                                     ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[17]                                                                                                                                                  ; clock_m      ; clock_m     ; 0.000        ; 0.042      ; 0.399      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                       ; To Node                                                    ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga        ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.carga   ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[3]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[1]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial      ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read       ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.read  ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.write      ; CONF_CONTROL:U2|CONECT_FSMs:C3|MAIN_CONTROL:C1|state.write ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxcrun_r      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r            ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b0_rxbit_r       ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][2]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.190 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[2][1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][1]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.191 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][5]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][1]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][5]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][6]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][6]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][0]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][0]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][5]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.196 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][5]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.321      ;
; 0.198 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[2]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.323      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][1]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][1]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][2]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][2]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[3][3]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][3]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][4]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][4]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[2][5]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][5]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][6]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][6]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[0]           ; CONF_CONTROL:U2|CONECT_FSMs:C3|WR_CONTROL:C2|count[1]      ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][1]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[5][3]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][3]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][3]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][3]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][4]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][4]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][4]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][4]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][5]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][6]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][6]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][6]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[10][7]                   ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[1][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[0][0]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][0]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][0]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][2]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][2]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][4]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][4]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[2][5]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][5]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[1][0]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][5]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][5]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][6]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[7][6]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.328      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[3][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[4][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[9][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[8][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][1]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][1]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.203 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[6][7]                    ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array[5][7]               ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.328      ;
; 0.204 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_confregs[0][0]           ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.fin_desplaza ; CONF_CONTROL:U2|CONECT_FSMs:C3|RD_CONTROL:C3|state.inicial ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.329      ;
; 0.234 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[5]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.360      ;
; 0.237 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.363      ;
; 0.238 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[1]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.364      ;
; 0.240 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.366      ;
; 0.243 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[0]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.369      ;
; 0.244 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[2]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.370      ;
; 0.246 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][3]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[6]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[8]          ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.246 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_txcrun_r           ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[7]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.372      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][1]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][3]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][3]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][4]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][4]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[2][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][5]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][5]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[4]          ; CONF_CONTROL:U2|RS232COM:C1|comm_rs232:U1|b1_psrl_r[3]     ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[9][0]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][0]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][1]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][1]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[8][1]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][1]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][2]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][2]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][2]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[1][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[0][5]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[7][5]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][5]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][6]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[3][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][6]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[4][6]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[6][7]             ; CONF_CONTROL:U2|REGS_CONF:C2|reg_array_txregs[5][7]        ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.373      ;
+-------+-----------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'n/a'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node   ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.246 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.685      ;
; 0.252 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.691      ;
; 0.256 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.695      ;
; 0.262 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.701      ;
; 0.294 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.733      ;
; 0.302 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.741      ;
; 0.304 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; ADC_CLK_A ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.743      ;
; 0.312 ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; DAC_CLK_B ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; n/a         ; 1.000        ; 2.439      ; 3.751      ;
+-------+-------------------------------------------------------+-----------+-------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 9 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 175.547 ns




+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; -8.454    ; 0.109 ; N/A      ; N/A     ; 4.752               ;
;  clock_m                                               ; 13.325    ; 0.145 ; N/A      ; N/A     ; 9.372               ;
;  n/a                                                   ; 1.774     ; 0.246 ; N/A      ; N/A     ; N/A                 ;
;  pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -8.454    ; 0.109 ; N/A      ; N/A     ; 4.752               ;
;  pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 34.771    ; 0.181 ; N/A      ; N/A     ; 19.664              ;
; Design-wide TNS                                        ; -1612.878 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_m                                               ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  n/a                                                   ; 0.000     ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; -1612.878 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; UART_TXD      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CLK_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_OEB_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_DA[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[8]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[9]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[10]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[11]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[12]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_B[13]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_MODE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WRT_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ADC_DA[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DA[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[0]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[1]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[2]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[3]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[4]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[5]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[6]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[7]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[8]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[9]               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[10]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[11]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[12]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DB[13]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2C_SDAT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK2_50               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; DAC_B[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_MODE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; ADC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ADC_OEB_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_DA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; DAC_B[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_MODE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DAC_WRT_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; UART_TXD      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ADC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_OEB_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADC_OEB_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_DA[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[8]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[9]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DAC_B[10]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[11]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_B[12]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_B[13]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DAC_CLK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_CLK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_MODE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_WRT_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DAC_WRT_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AUD_XCK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clock_m                                               ; clock_m                                               ; 2403     ; 0        ; 0        ; 0        ;
; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 30869    ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 1477     ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1780     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; clock_m                                               ; clock_m                                               ; 2403     ; 0        ; 0        ; 0        ;
; clock_m                                               ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 16       ; 0        ; 0        ; 0        ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 30869    ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; 1477     ; 0        ; 0        ; 0        ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; 1780     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 126   ; 126  ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 152   ; 152  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                      ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; Target                                                ; Clock                                                 ; Type      ; Status        ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+---------------+
; CLOCK2_50                                             ;                                                       ; Base      ; Unconstrained ;
; CLOCK_50                                              ; clock_m                                               ; Base      ; Constrained   ;
; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]      ; Generated ; Illegal       ;
; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; pll_inst1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; pll_inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
+-------------------------------------------------------+-------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_A   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_B   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; AUD_ADCDAT  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_ADCLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_BCLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_DACLRCK ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; CLOCK2_50   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[2]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[3]       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_RXD    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; AUD_DACDAT  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; AUD_XCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_A   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_WRT_B   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SCLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2C_SDAT    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDG[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; UART_TXD    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Mon May 30 12:50:37 2022
Info: Command: quartus_sta MOD_COMP -c MOD_COMP
Info: qsta_default_script.tcl version: #3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'MOD_COMP.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_inst2|altpll_component|auto_generated|pll1|clk[0]} {pll_inst2|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 48 -duty_cycle 50.00 -name {pll_inst1|altpll_component|auto_generated|pll1|clk[0]} {pll_inst1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]} -divide_by 31 -multiply_by 14 -duty_cycle 50.00 -name {my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]} {my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.454           -1612.878 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.774               0.000 n/a 
    Info (332119):    13.325               0.000 clock_m 
    Info (332119):    34.771               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.361
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.361               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.413               0.000 clock_m 
    Info (332119):     0.443               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.531               0.000 n/a 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.752               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.699               0.000 clock_m 
    Info (332119):    19.664               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 169.887 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.575
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.575           -1440.549 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.997               0.000 n/a 
    Info (332119):    13.819               0.000 clock_m 
    Info (332119):    34.993               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.340
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.340               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.392               0.000 clock_m 
    Info (332119):     0.392               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.330               0.000 n/a 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.783
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.783               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.707               0.000 clock_m 
    Info (332119):    19.676               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 170.763 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was not created.
    Warning (332035): No clocks found on or feeding the specified source node: my_clock_gen|DE_Clock_Generator_Audio|pll|inclk[0]
Warning (332060): Node: CLOCK2_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register read is being clocked by CLOCK2_50
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: my_clock_gen|DE_Clock_Generator_Audio|pll|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.485            -692.671 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.402               0.000 n/a 
    Info (332119):    17.334               0.000 clock_m 
    Info (332119):    37.688               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.109               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.145               0.000 clock_m 
    Info (332119):     0.181               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.246               0.000 n/a 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 4.958
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.958               0.000 pll_inst1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.372               0.000 clock_m 
    Info (332119):    19.773               0.000 pll_inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 9 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 175.547 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4879 megabytes
    Info: Processing ended: Mon May 30 12:50:40 2022
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


