$date
	Wed Mar 21 10:08:08 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! h $end
$var wire 1 " g $end
$var wire 1 # f $end
$var wire 1 $ e $end
$var wire 1 % d $end
$var wire 1 & c $end
$var reg 1 ' a $end
$var reg 1 ( b $end
$scope module t $end
$var wire 1 ' a $end
$var wire 1 ( b $end
$var wire 1 & c $end
$var wire 1 % d $end
$var wire 1 $ e $end
$var wire 1 # f $end
$var wire 1 " g $end
$var wire 1 ! h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
1$
1#
0"
1!
$end
#10
1%
0#
1"
0!
1'
#20
1!
1(
0'
#30
1&
0$
0"
0!
1'
#40
