# Used only for simulations
TOPLEVEL = test
SRC = util/hex.vhdl counter.vhdl main.vhdl test.vhdl

include ../../common.build.mk
include ../../$(ENV).build.mk
