$version Generated by VerilatedVcd $end
$date Tue Oct 13 13:17:19 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  1 % D $end
  $var wire  1 # Q $end
  $var wire  1 $ Qn $end
  $var wire  1 & clk $end
  $var wire  1 ) enable $end
  $var wire  1 ( preset $end
  $var wire  1 ' reset $end
  $scope module dflipflop $end
   $var wire  1 % D $end
   $var wire  1 # Q $end
   $var wire  1 $ Qn $end
   $var wire  1 & clk $end
   $var wire  1 ) enable $end
   $var wire  1 ( preset $end
   $var wire  1 ' reset $end
  $upscope $end
 $upscope $end
$enddefinitions $end


