Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Nov 24 15:12:41 2021
| Host         : hpl-va007 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file GPIO_demo_timing_summary_routed.rpt -pb GPIO_demo_timing_summary_routed.pb -rpx GPIO_demo_timing_summary_routed.rpx -warn_on_violation
| Design       : GPIO_demo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.708        0.000                      0                 1133        0.157        0.000                      0                 1133        3.000        0.000                       0                   585  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.326        0.000                      0                  529        0.197        0.000                      0                  529        3.000        0.000                       0                   244  
  clk_out1_clk_wiz_0        3.708        0.000                      0                  604        0.157        0.000                      0                  604        4.130        0.000                       0                   338  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.326ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.952ns (22.747%)  route 3.233ns (77.253%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.728     9.331    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    tmrCntr_reg[24]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.952ns (22.747%)  route 3.233ns (77.253%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.728     9.331    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[25]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    tmrCntr_reg[25]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.326ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.952ns (22.747%)  route 3.233ns (77.253%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.728     9.331    tmrCntr0
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.507    14.848    CLK_IBUF_BUFG
    SLICE_X63Y21         FDRE                                         r  tmrCntr_reg[26]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y21         FDRE (Setup_fdre_C_R)       -0.429    14.658    tmrCntr_reg[26]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  5.326    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.952ns (22.947%)  route 3.197ns (77.053%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.692     9.295    tmrCntr0
    SLICE_X63Y17         FDRE                                         r  tmrCntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.511    14.852    CLK_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  tmrCntr_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    tmrCntr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.952ns (22.947%)  route 3.197ns (77.053%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.692     9.295    tmrCntr0
    SLICE_X63Y17         FDRE                                         r  tmrCntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.511    14.852    CLK_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  tmrCntr_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    tmrCntr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.952ns (22.947%)  route 3.197ns (77.053%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.692     9.295    tmrCntr0
    SLICE_X63Y17         FDRE                                         r  tmrCntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.511    14.852    CLK_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  tmrCntr_reg[8]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    tmrCntr_reg[8]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.367ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.952ns (22.947%)  route 3.197ns (77.053%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.692     9.295    tmrCntr0
    SLICE_X63Y17         FDRE                                         r  tmrCntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.511    14.852    CLK_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  tmrCntr_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X63Y17         FDRE (Setup_fdre_C_R)       -0.429    14.662    tmrCntr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.662    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.367    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.952ns (23.038%)  route 3.180ns (76.962%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.676     9.279    tmrCntr0
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.682    tmrCntr_reg[20]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.952ns (23.038%)  route 3.180ns (76.962%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.676     9.279    tmrCntr0
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[21]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.682    tmrCntr_reg[21]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 tmrCntr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmrCntr_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.952ns (23.038%)  route 3.180ns (76.962%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.625     5.146    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.456     5.602 r  tmrCntr_reg[20]/Q
                         net (fo=2, routed)           1.007     6.609    tmrCntr_reg[20]
    SLICE_X62Y20         LUT4 (Prop_lut4_I1_O)        0.124     6.733 r  tmrVal[3]_i_8/O
                         net (fo=1, routed)           0.444     7.177    tmrVal[3]_i_8_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I4_O)        0.124     7.301 r  tmrVal[3]_i_5/O
                         net (fo=1, routed)           0.622     7.922    tmrVal[3]_i_5_n_0
    SLICE_X62Y15         LUT6 (Prop_lut6_I1_O)        0.124     8.046 r  tmrVal[3]_i_2/O
                         net (fo=6, routed)           0.433     8.479    eqOp2_in
    SLICE_X62Y17         LUT2 (Prop_lut2_I0_O)        0.124     8.603 r  tmrCntr[0]_i_1/O
                         net (fo=27, routed)          0.676     9.279    tmrCntr0
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.508    14.849    CLK_IBUF_BUFG
    SLICE_X63Y20         FDRE                                         r  tmrCntr_reg[22]/C
                         clock pessimism              0.297    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.682    tmrCntr_reg[22]
  -------------------------------------------------------------------
                         required time                         14.682    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                  5.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/txState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.593     1.476    Inst_UART_TX_CTRL/CLK
    SLICE_X7Y6           FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_UART_TX_CTRL/txState_reg[0]/Q
                         net (fo=6, routed)           0.144     1.761    Inst_UART_TX_CTRL/txState_reg_n_0_[0]
    SLICE_X6Y6           LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  Inst_UART_TX_CTRL/txState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    Inst_UART_TX_CTRL/txState[1]_i_1_n_0
    SLICE_X6Y6           FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.864     1.991    Inst_UART_TX_CTRL/CLK
    SLICE_X6Y6           FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X6Y6           FDRE (Hold_fdre_C_D)         0.120     1.609    Inst_UART_TX_CTRL/txState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 uartData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X10Y6          FDRE                                         r  uartData_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y6          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uartData_reg[3]/Q
                         net (fo=1, routed)           0.110     1.723    Inst_UART_TX_CTRL/DATA[3]
    SLICE_X10Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK
    SLICE_X10Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.059     1.524    Inst_UART_TX_CTRL/txData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 strIndex_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.449%)  route 0.149ns (41.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X12Y4          FDRE                                         r  strIndex_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  strIndex_reg[4]/Q
                         net (fo=13, routed)          0.149     1.762    strIndex_reg[4]
    SLICE_X14Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  uartData[4]_i_1/O
                         net (fo=1, routed)           0.000     1.807    sendStr[0][4]
    SLICE_X14Y4          FDRE                                         r  uartData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    CLK_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  uartData_reg[4]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y4          FDRE (Hold_fdre_C_D)         0.120     1.585    uartData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uartData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.164ns (49.224%)  route 0.169ns (50.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X10Y4          FDRE                                         r  uartData_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uartData_reg[1]/Q
                         net (fo=1, routed)           0.169     1.782    Inst_UART_TX_CTRL/DATA[1]
    SLICE_X9Y4           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK
    SLICE_X9Y4           FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X9Y4           FDRE (Hold_fdre_C_D)         0.070     1.555    Inst_UART_TX_CTRL/txData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.578%)  route 0.162ns (53.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    Inst_btn_debounce/CLK_I
    SLICE_X13Y13         FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y13         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  Inst_btn_debounce/sig_out_reg_reg[0]/Q
                         net (fo=5, routed)           0.162     1.748    btnDeBnc[0]
    SLICE_X12Y13         FDRE                                         r  btnReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    CLK_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  btnReg_reg[0]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X12Y13         FDRE (Hold_fdre_C_D)         0.060     1.518    btnReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_out_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.231ns (63.673%)  route 0.132ns (36.327%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.562     1.445    Inst_btn_debounce/CLK_I
    SLICE_X9Y13          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/Q
                         net (fo=2, routed)           0.065     1.651    Inst_btn_debounce/sig_cntrs_ary_reg[2][13]
    SLICE_X8Y13          LUT4 (Prop_lut4_I3_O)        0.045     1.696 r  Inst_btn_debounce/sig_out_reg[2]_i_4/O
                         net (fo=2, routed)           0.067     1.763    Inst_btn_debounce/sig_out_reg[2]_i_4_n_0
    SLICE_X8Y13          LUT5 (Prop_lut5_I2_O)        0.045     1.808 r  Inst_btn_debounce/sig_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.808    Inst_btn_debounce/sig_out_reg[2]_i_1_n_0
    SLICE_X8Y13          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.831     1.958    Inst_btn_debounce/CLK_I
    SLICE_X8Y13          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y13          FDRE (Hold_fdre_C_D)         0.120     1.578    Inst_btn_debounce/sig_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_cntrs_ary_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_btn_debounce/sig_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.448    Inst_btn_debounce/CLK_I
    SLICE_X11Y9          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 f  Inst_btn_debounce/sig_cntrs_ary_reg[1][5]/Q
                         net (fo=2, routed)           0.066     1.655    Inst_btn_debounce/sig_cntrs_ary_reg[1][5]
    SLICE_X10Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.700 r  Inst_btn_debounce/sig_out_reg[1]_i_2/O
                         net (fo=2, routed)           0.067     1.767    Inst_btn_debounce/sig_out_reg[1]_i_2_n_0
    SLICE_X10Y9          LUT5 (Prop_lut5_I0_O)        0.045     1.812 r  Inst_btn_debounce/sig_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    Inst_btn_debounce/sig_out_reg[1]_i_1_n_0
    SLICE_X10Y9          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.835     1.962    Inst_btn_debounce/CLK_I
    SLICE_X10Y9          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
                         clock pessimism             -0.501     1.461    
    SLICE_X10Y9          FDRE (Hold_fdre_C_D)         0.120     1.581    Inst_btn_debounce/sig_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/txState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txState_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.330%)  route 0.126ns (37.670%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.593     1.476    Inst_UART_TX_CTRL/CLK
    SLICE_X6Y6           FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y6           FDRE (Prop_fdre_C_Q)         0.164     1.640 f  Inst_UART_TX_CTRL/txState_reg[1]/Q
                         net (fo=6, routed)           0.126     1.766    Inst_UART_TX_CTRL/txState_reg_n_0_[1]
    SLICE_X7Y6           LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  Inst_UART_TX_CTRL/txState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    Inst_UART_TX_CTRL/txState[0]_i_1_n_0
    SLICE_X7Y6           FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.864     1.991    Inst_UART_TX_CTRL/CLK
    SLICE_X7Y6           FDRE                                         r  Inst_UART_TX_CTRL/txState_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X7Y6           FDRE (Hold_fdre_C_D)         0.091     1.580    Inst_UART_TX_CTRL/txState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Inst_btn_debounce/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btnReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.176%)  route 0.144ns (46.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.565     1.448    Inst_btn_debounce/CLK_I
    SLICE_X10Y9          FDRE                                         r  Inst_btn_debounce/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y9          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  Inst_btn_debounce/sig_out_reg_reg[1]/Q
                         net (fo=5, routed)           0.144     1.757    btnDeBnc[1]
    SLICE_X10Y8          FDRE                                         r  btnReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.835     1.962    CLK_IBUF_BUFG
    SLICE_X10Y8          FDRE                                         r  btnReg_reg[1]/C
                         clock pessimism             -0.498     1.464    
    SLICE_X10Y8          FDRE (Hold_fdre_C_D)         0.060     1.524    btnReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 uartData_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txData_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.828%)  route 0.179ns (52.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.566     1.449    CLK_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  uartData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y5          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  uartData_reg[2]/Q
                         net (fo=1, routed)           0.179     1.792    Inst_UART_TX_CTRL/DATA[2]
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.836     1.963    Inst_UART_TX_CTRL/CLK
    SLICE_X11Y5          FDRE                                         r  Inst_UART_TX_CTRL/txData_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y5          FDRE (Hold_fdre_C_D)         0.066     1.551    Inst_UART_TX_CTRL/txData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y4       Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y6       Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y6       Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y7       Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X8Y7       Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y6       Inst_UART_TX_CTRL/bitTmr_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y6       Inst_UART_TX_CTRL/bitTmr_reg[6]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X4Y6       Inst_UART_TX_CTRL/bitTmr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y12      Inst_btn_debounce/sig_cntrs_ary_reg[2][10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y12      Inst_btn_debounce/sig_cntrs_ary_reg[2][11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y13      Inst_btn_debounce/sig_cntrs_ary_reg[2][12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y13      Inst_btn_debounce/sig_cntrs_ary_reg[2][13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y13      Inst_btn_debounce/sig_cntrs_ary_reg[2][14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y13      Inst_btn_debounce/sig_cntrs_ary_reg[2][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y11      Inst_btn_debounce/sig_cntrs_ary_reg[2][4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y11      Inst_btn_debounce/sig_cntrs_ary_reg[2][5]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y4       Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y6       Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y6       Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y7       Inst_UART_TX_CTRL/bitIndex_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X8Y7       Inst_UART_TX_CTRL/bitIndex_reg[13]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X9Y5       Inst_UART_TX_CTRL/txBit_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X11Y5      Inst_UART_TX_CTRL/txData_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X9Y4       Inst_UART_TX_CTRL/txData_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 2.311ns (42.284%)  route 3.154ns (57.716%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.101 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/Q
                         net (fo=9, routed)           1.123     6.723    Inst_vga_ctrl/Inst_MouseDisplay/xpos[0]
    SLICE_X5Y25          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.303 r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg_i_63/CO[3]
                         net (fo=1, routed)           0.000     7.303    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg_i_63_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.616 r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg_i_42/O[3]
                         net (fo=1, routed)           0.723     8.339    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg_i_42_n_4
    SLICE_X7Y29          LUT2 (Prop_lut2_I1_O)        0.306     8.645 r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_15/O
                         net (fo=1, routed)           0.000     8.645    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_15_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.177 f  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg_i_3/CO[3]
                         net (fo=1, routed)           1.309    10.486    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg_i_3_n_0
    SLICE_X4Y25          LUT5 (Prop_lut5_I1_O)        0.124    10.610 r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_1/O
                         net (fo=1, routed)           0.000    10.610    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_i_1_n_0
    SLICE_X4Y25          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.500    14.101    Inst_vga_ctrl/Inst_MouseDisplay/pixel_clk
    SLICE_X4Y25          FDRE                                         r  Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg/C
                         clock pessimism              0.260    14.361    
                         clock uncertainty           -0.072    14.288    
    SLICE_X4Y25          FDRE (Setup_fdre_C_D)        0.029    14.317    Inst_vga_ctrl/Inst_MouseDisplay/enable_mouse_display_reg
  -------------------------------------------------------------------
                         required time                         14.317    
                         arrival time                         -10.610    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.459ns  (logic 2.554ns (46.789%)  route 2.905ns (53.211%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.817    10.271    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.332    10.603 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.603    Inst_vga_ctrl/Inst_MouseCtl/x_pos[2]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.506    14.107    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X7Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]/C
                         clock pessimism              0.275    14.382    
                         clock uncertainty           -0.072    14.309    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.029    14.338    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         14.338    
                         arrival time                         -10.603    
  -------------------------------------------------------------------
                         slack                                  3.735    

Slack (MET) :             3.740ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.456ns  (logic 2.554ns (46.815%)  route 2.902ns (53.185%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.814    10.268    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X7Y19          LUT5 (Prop_lut5_I3_O)        0.332    10.600 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.600    Inst_vga_ctrl/Inst_MouseCtl/x_pos[0]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.506    14.107    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X7Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]/C
                         clock pessimism              0.275    14.382    
                         clock uncertainty           -0.072    14.309    
    SLICE_X7Y19          FDRE (Setup_fdre_C_D)        0.031    14.340    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         14.340    
                         arrival time                         -10.600    
  -------------------------------------------------------------------
                         slack                                  3.740    

Slack (MET) :             3.751ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.440ns  (logic 2.554ns (46.947%)  route 2.886ns (53.053%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.799    10.252    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.332    10.584 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.584    Inst_vga_ctrl/Inst_MouseCtl/x_pos[5]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.505    14.106    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X4Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]/C
                         clock pessimism              0.273    14.379    
                         clock uncertainty           -0.072    14.306    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.029    14.335    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         14.335    
                         arrival time                         -10.584    
  -------------------------------------------------------------------
                         slack                                  3.751    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 2.554ns (46.973%)  route 2.883ns (53.027%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.796    10.249    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.332    10.581 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.581    Inst_vga_ctrl/Inst_MouseCtl/x_pos[6]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.505    14.106    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X4Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]/C
                         clock pessimism              0.273    14.379    
                         clock uncertainty           -0.072    14.306    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.031    14.337    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -10.581    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.786ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.554ns (47.234%)  route 2.853ns (52.766%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.106 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.766    10.219    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X4Y21          LUT5 (Prop_lut5_I3_O)        0.332    10.551 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    10.551    Inst_vga_ctrl/Inst_MouseCtl/x_pos[7]_i_1_n_0
    SLICE_X4Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.505    14.106    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X4Y21          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]/C
                         clock pessimism              0.273    14.379    
                         clock uncertainty           -0.072    14.306    
    SLICE_X4Y21          FDRE (Setup_fdre_C_D)        0.031    14.337    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         14.337    
                         arrival time                         -10.551    
  -------------------------------------------------------------------
                         slack                                  3.786    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 2.554ns (46.695%)  route 2.916ns (53.305%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.828    10.282    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X6Y19          LUT5 (Prop_lut5_I3_O)        0.332    10.614 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.614    Inst_vga_ctrl/Inst_MouseCtl/x_pos[1]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.506    14.107    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]/C
                         clock pessimism              0.297    14.404    
                         clock uncertainty           -0.072    14.331    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.077    14.408    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.801ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.467ns  (logic 2.554ns (46.720%)  route 2.913ns (53.280%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.107 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.825    10.279    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X6Y19          LUT5 (Prop_lut5_I3_O)        0.332    10.611 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.611    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_1_n_0
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.506    14.107    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                         clock pessimism              0.297    14.404    
                         clock uncertainty           -0.072    14.331    
    SLICE_X6Y19          FDRE (Setup_fdre_C_D)        0.081    14.412    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                         -10.611    
  -------------------------------------------------------------------
                         slack                                  3.801    

Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.385ns  (logic 2.554ns (47.432%)  route 2.831ns (52.568%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.743    10.197    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X6Y23          LUT5 (Prop_lut5_I3_O)        0.332    10.529 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.529    Inst_vga_ctrl/Inst_MouseCtl/x_pos[4]_i_1_n_0
    SLICE_X6Y23          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.502    14.103    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y23          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]/C
                         clock pessimism              0.273    14.376    
                         clock uncertainty           -0.072    14.303    
    SLICE_X6Y23          FDRE (Setup_fdre_C_D)        0.077    14.380    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                         -10.529    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.262ns  (logic 2.554ns (48.539%)  route 2.708ns (51.461%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.103 - 9.259 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.575     5.096    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.623     5.144    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X6Y19          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.518     5.662 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]/Q
                         net (fo=5, routed)           1.045     6.707    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]
    SLICE_X6Y20          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8/O
                         net (fo=1, routed)           0.000     6.831    Inst_vga_ctrl/Inst_MouseCtl/x_pos[3]_i_8_n_0
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.207 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.207    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[3]_i_3_n_0
    SLICE_X6Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.324 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.324    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[7]_i_3_n_0
    SLICE_X6Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.647 f  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_3/O[1]
                         net (fo=3, routed)           1.042     8.690    Inst_vga_ctrl/Inst_MouseCtl/plusOp16[9]
    SLICE_X10Y22         LUT2 (Prop_lut2_I1_O)        0.306     8.996 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     8.996    Inst_vga_ctrl/Inst_MouseCtl/x_pos[11]_i_6_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.454 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          0.621    10.074    Inst_vga_ctrl/Inst_MouseCtl/gtOp
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.332    10.406 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos[10]_i_1/O
                         net (fo=1, routed)           0.000    10.406    Inst_vga_ctrl/Inst_MouseCtl/x_pos[10]_i_1_n_0
    SLICE_X7Y23          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         1.457    14.058    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.600 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         1.502    14.103    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X7Y23          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/C
                         clock pessimism              0.273    14.376    
                         clock uncertainty           -0.072    14.303    
    SLICE_X7Y23          FDRE (Setup_fdre_C_D)        0.029    14.332    Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]
  -------------------------------------------------------------------
                         required time                         14.332    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  3.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.581     1.464    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X4Y23          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[4]/Q
                         net (fo=1, routed)           0.086     1.691    Inst_vga_ctrl/MOUSE_X_POS[4]
    SLICE_X5Y23          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.849     1.976    Inst_vga_ctrl/pxl_clk
    SLICE_X5Y23          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y23          FDRE (Hold_fdre_C_D)         0.057     1.534    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.558     1.441    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk
    SLICE_X13Y19         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/state_reg[3]/Q
                         net (fo=21, routed)          0.115     1.697    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/state_reg_n_0_[3]
    SLICE_X12Y19         LUT6 (Prop_lut6_I5_O)        0.045     1.742 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_i_1/O
                         net (fo=1, routed)           0.000     1.742    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_i_1_n_0
    SLICE_X12Y19         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.826     1.953    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk
    SLICE_X12Y19         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg/C
                         clock pessimism             -0.499     1.454    
    SLICE_X12Y19         FDRE (Hold_fdre_C_D)         0.120     1.574    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_100us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.588     1.471    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X3Y18          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[0]/Q
                         net (fo=1, routed)           0.112     1.724    Inst_vga_ctrl/MOUSE_Y_POS[0]
    SLICE_X3Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.856     1.983    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.070     1.554    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.109%)  route 0.115ns (44.891%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.586     1.469    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X4Y18          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[5]/Q
                         net (fo=1, routed)           0.115     1.725    Inst_vga_ctrl/MOUSE_Y_POS[5]
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.854     1.981    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[5]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.070     1.552    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.488%)  route 0.118ns (45.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.586     1.469    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X4Y18          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[6]/Q
                         net (fo=1, routed)           0.118     1.728    Inst_vga_ctrl/MOUSE_Y_POS[6]
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.854     1.981    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[6]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.072     1.554    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.588     1.471    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X3Y18          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[10]/Q
                         net (fo=1, routed)           0.112     1.724    Inst_vga_ctrl/MOUSE_Y_POS[10]
    SLICE_X3Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.856     1.983    Inst_vga_ctrl/pxl_clk
    SLICE_X3Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X3Y19          FDRE (Hold_fdre_C_D)         0.066     1.550    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.586     1.469    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X4Y18          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_vga_ctrl/Inst_MouseCtl/ypos_reg[4]/Q
                         net (fo=1, routed)           0.114     1.724    Inst_vga_ctrl/MOUSE_Y_POS[4]
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.854     1.981    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[4]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.066     1.548    Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.586     1.469    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X4Y18          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[0]/Q
                         net (fo=1, routed)           0.121     1.732    Inst_vga_ctrl/MOUSE_X_POS[0]
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.854     1.981    Inst_vga_ctrl/pxl_clk
    SLICE_X4Y19          FDRE                                         r  Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.070     1.552    Inst_vga_ctrl/MOUSE_X_POS_REG_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.306%)  route 0.124ns (46.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.581     1.464    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X7Y23          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  Inst_vga_ctrl/Inst_MouseCtl/x_pos_reg[10]/Q
                         net (fo=4, routed)           0.124     1.729    Inst_vga_ctrl/Inst_MouseCtl/x_pos[10]
    SLICE_X5Y24          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.848     1.975    Inst_vga_ctrl/Inst_MouseCtl/clk
    SLICE_X5Y24          FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[10]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.070     1.546    Inst_vga_ctrl/Inst_MouseCtl/xpos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.190ns (57.908%)  route 0.138ns (42.092%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.549     1.432    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.560     1.443    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk
    SLICE_X13Y17         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/tx_parity_reg/Q
                         net (fo=1, routed)           0.138     1.722    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/p_1_in[9]
    SLICE_X12Y17         LUT3 (Prop_lut3_I0_O)        0.049     1.771 r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame[9]_i_2/O
                         net (fo=1, routed)           0.000     1.771    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame[9]_i_2_n_0
    SLICE_X12Y17         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=243, routed)         0.817     1.944    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    Inst_vga_ctrl/clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/O
                         net (fo=336, routed)         0.828     1.955    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/clk
    SLICE_X12Y17         FDRE                                         r  Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.131     1.587    Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.184    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y0    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y21     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y22     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y21     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y22     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y22     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y22     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y22     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y21     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y19      Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y19      Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y20      Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y20      Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y19      Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y20      Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y19      Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X3Y20      Inst_vga_ctrl/MOUSE_Y_POS_REG_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y18      Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X2Y18      Inst_vga_ctrl/Inst_MouseCtl/y_pos_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y20     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y20     Inst_vga_ctrl/Inst_MouseCtl/Inst_Ps2Interface/delay_20us_done_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y24      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y24      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y24      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y24      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y24      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y24      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y24      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X8Y24      Inst_vga_ctrl/Inst_MouseCtl/periodic_check_cnt_reg[20]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    Inst_vga_ctrl/clk_wiz_0_inst/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Inst_vga_ctrl/clk_wiz_0_inst/U0/mmcm_adv_inst/CLKFBOUT



