ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_it.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.NMI_Handler,"ax",%progbits
  16              		.align	1
  17              		.global	NMI_Handler
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	NMI_Handler:
  25              	.LFB69:
  26              		.file 1 "Src/stm32f1xx_it.c"
   1:Src/stm32f1xx_it.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_it.c **** /**
   3:Src/stm32f1xx_it.c ****   ******************************************************************************
   4:Src/stm32f1xx_it.c ****   * @file    stm32f1xx_it.c
   5:Src/stm32f1xx_it.c ****   * @brief   Interrupt Service Routines.
   6:Src/stm32f1xx_it.c ****   ******************************************************************************
   7:Src/stm32f1xx_it.c ****   * @attention
   8:Src/stm32f1xx_it.c ****   *
   9:Src/stm32f1xx_it.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Src/stm32f1xx_it.c ****   * All rights reserved.</center></h2>
  11:Src/stm32f1xx_it.c ****   *
  12:Src/stm32f1xx_it.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Src/stm32f1xx_it.c ****   * the "License"; You may not use this file except in compliance with the
  14:Src/stm32f1xx_it.c ****   * License. You may obtain a copy of the License at:
  15:Src/stm32f1xx_it.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Src/stm32f1xx_it.c ****   *
  17:Src/stm32f1xx_it.c ****   ******************************************************************************
  18:Src/stm32f1xx_it.c ****   */
  19:Src/stm32f1xx_it.c **** /* USER CODE END Header */
  20:Src/stm32f1xx_it.c **** 
  21:Src/stm32f1xx_it.c **** /* Includes ------------------------------------------------------------------*/
  22:Src/stm32f1xx_it.c **** #include "main.h"
  23:Src/stm32f1xx_it.c **** #include "stm32f1xx_it.h"
  24:Src/stm32f1xx_it.c **** #include "FreeRTOS.h"
  25:Src/stm32f1xx_it.c **** #include "task.h"
  26:Src/stm32f1xx_it.c **** /* Private includes ----------------------------------------------------------*/
  27:Src/stm32f1xx_it.c **** /* USER CODE BEGIN Includes */
  28:Src/stm32f1xx_it.c **** /* USER CODE END Includes */
  29:Src/stm32f1xx_it.c **** 
  30:Src/stm32f1xx_it.c **** /* Private typedef -----------------------------------------------------------*/
  31:Src/stm32f1xx_it.c **** /* USER CODE BEGIN TD */
  32:Src/stm32f1xx_it.c **** 
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 2


  33:Src/stm32f1xx_it.c **** /* USER CODE END TD */
  34:Src/stm32f1xx_it.c **** 
  35:Src/stm32f1xx_it.c **** /* Private define ------------------------------------------------------------*/
  36:Src/stm32f1xx_it.c **** /* USER CODE BEGIN PD */
  37:Src/stm32f1xx_it.c ****  
  38:Src/stm32f1xx_it.c **** /* USER CODE END PD */
  39:Src/stm32f1xx_it.c **** 
  40:Src/stm32f1xx_it.c **** /* Private macro -------------------------------------------------------------*/
  41:Src/stm32f1xx_it.c **** /* USER CODE BEGIN PM */
  42:Src/stm32f1xx_it.c **** 
  43:Src/stm32f1xx_it.c **** /* USER CODE END PM */
  44:Src/stm32f1xx_it.c **** 
  45:Src/stm32f1xx_it.c **** /* Private variables ---------------------------------------------------------*/
  46:Src/stm32f1xx_it.c **** /* USER CODE BEGIN PV */
  47:Src/stm32f1xx_it.c **** 
  48:Src/stm32f1xx_it.c **** /* USER CODE END PV */
  49:Src/stm32f1xx_it.c **** 
  50:Src/stm32f1xx_it.c **** /* Private function prototypes -----------------------------------------------*/
  51:Src/stm32f1xx_it.c **** /* USER CODE BEGIN PFP */
  52:Src/stm32f1xx_it.c **** 
  53:Src/stm32f1xx_it.c **** /* USER CODE END PFP */
  54:Src/stm32f1xx_it.c **** 
  55:Src/stm32f1xx_it.c **** /* Private user code ---------------------------------------------------------*/
  56:Src/stm32f1xx_it.c **** /* USER CODE BEGIN 0 */
  57:Src/stm32f1xx_it.c **** 
  58:Src/stm32f1xx_it.c **** /* USER CODE END 0 */
  59:Src/stm32f1xx_it.c **** 
  60:Src/stm32f1xx_it.c **** /* External variables --------------------------------------------------------*/
  61:Src/stm32f1xx_it.c **** extern SPI_HandleTypeDef hspi1;
  62:Src/stm32f1xx_it.c **** extern SPI_HandleTypeDef hspi2;
  63:Src/stm32f1xx_it.c **** extern UART_HandleTypeDef huart1;
  64:Src/stm32f1xx_it.c **** extern TIM_HandleTypeDef htim4;
  65:Src/stm32f1xx_it.c **** 
  66:Src/stm32f1xx_it.c **** /* USER CODE BEGIN EV */
  67:Src/stm32f1xx_it.c **** 
  68:Src/stm32f1xx_it.c **** /* USER CODE END EV */
  69:Src/stm32f1xx_it.c **** 
  70:Src/stm32f1xx_it.c **** /******************************************************************************/
  71:Src/stm32f1xx_it.c **** /*           Cortex-M3 Processor Interruption and Exception Handlers          */ 
  72:Src/stm32f1xx_it.c **** /******************************************************************************/
  73:Src/stm32f1xx_it.c **** /**
  74:Src/stm32f1xx_it.c ****   * @brief This function handles Non maskable interrupt.
  75:Src/stm32f1xx_it.c ****   */
  76:Src/stm32f1xx_it.c **** void NMI_Handler(void)
  77:Src/stm32f1xx_it.c **** {
  27              		.loc 1 77 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  78:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 0 */
  79:Src/stm32f1xx_it.c **** 
  80:Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 0 */
  81:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  82:Src/stm32f1xx_it.c **** 
  83:Src/stm32f1xx_it.c ****   /* USER CODE END NonMaskableInt_IRQn 1 */
  84:Src/stm32f1xx_it.c **** }
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 3


  32              		.loc 1 84 1 view .LVU1
  33 0000 7047     		bx	lr
  34              		.cfi_endproc
  35              	.LFE69:
  37              		.section	.text.HardFault_Handler,"ax",%progbits
  38              		.align	1
  39              		.global	HardFault_Handler
  40              		.syntax unified
  41              		.thumb
  42              		.thumb_func
  43              		.fpu softvfp
  45              	HardFault_Handler:
  46              	.LFB70:
  85:Src/stm32f1xx_it.c **** 
  86:Src/stm32f1xx_it.c **** /**
  87:Src/stm32f1xx_it.c ****   * @brief This function handles Hard fault interrupt.
  88:Src/stm32f1xx_it.c ****   */
  89:Src/stm32f1xx_it.c **** void HardFault_Handler(void)
  90:Src/stm32f1xx_it.c **** {
  47              		.loc 1 90 1 view -0
  48              		.cfi_startproc
  49              		@ Volatile: function does not return.
  50              		@ args = 0, pretend = 0, frame = 0
  51              		@ frame_needed = 0, uses_anonymous_args = 0
  52              		@ link register save eliminated.
  53              	.L3:
  91:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN HardFault_IRQn 0 */
  92:Src/stm32f1xx_it.c **** 
  93:Src/stm32f1xx_it.c ****   /* USER CODE END HardFault_IRQn 0 */
  94:Src/stm32f1xx_it.c ****   while (1)
  54              		.loc 1 94 3 discriminator 1 view .LVU3
  95:Src/stm32f1xx_it.c ****   {
  96:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_HardFault_IRQn 0 */
  97:Src/stm32f1xx_it.c ****     /* USER CODE END W1_HardFault_IRQn 0 */
  98:Src/stm32f1xx_it.c ****   }
  55              		.loc 1 98 3 discriminator 1 view .LVU4
  94:Src/stm32f1xx_it.c ****   {
  56              		.loc 1 94 9 discriminator 1 view .LVU5
  57 0000 FEE7     		b	.L3
  58              		.cfi_endproc
  59              	.LFE70:
  61              		.section	.text.MemManage_Handler,"ax",%progbits
  62              		.align	1
  63              		.global	MemManage_Handler
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu softvfp
  69              	MemManage_Handler:
  70              	.LFB71:
  99:Src/stm32f1xx_it.c **** }
 100:Src/stm32f1xx_it.c **** 
 101:Src/stm32f1xx_it.c **** /**
 102:Src/stm32f1xx_it.c ****   * @brief This function handles Memory management fault.
 103:Src/stm32f1xx_it.c ****   */
 104:Src/stm32f1xx_it.c **** void MemManage_Handler(void)
 105:Src/stm32f1xx_it.c **** {
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 4


  71              		.loc 1 105 1 view -0
  72              		.cfi_startproc
  73              		@ Volatile: function does not return.
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		@ link register save eliminated.
  77              	.L5:
 106:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN MemoryManagement_IRQn 0 */
 107:Src/stm32f1xx_it.c **** 
 108:Src/stm32f1xx_it.c ****   /* USER CODE END MemoryManagement_IRQn 0 */
 109:Src/stm32f1xx_it.c ****   while (1)
  78              		.loc 1 109 3 discriminator 1 view .LVU7
 110:Src/stm32f1xx_it.c ****   {
 111:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
 112:Src/stm32f1xx_it.c ****     /* USER CODE END W1_MemoryManagement_IRQn 0 */
 113:Src/stm32f1xx_it.c ****   }
  79              		.loc 1 113 3 discriminator 1 view .LVU8
 109:Src/stm32f1xx_it.c ****   {
  80              		.loc 1 109 9 discriminator 1 view .LVU9
  81 0000 FEE7     		b	.L5
  82              		.cfi_endproc
  83              	.LFE71:
  85              		.section	.text.BusFault_Handler,"ax",%progbits
  86              		.align	1
  87              		.global	BusFault_Handler
  88              		.syntax unified
  89              		.thumb
  90              		.thumb_func
  91              		.fpu softvfp
  93              	BusFault_Handler:
  94              	.LFB72:
 114:Src/stm32f1xx_it.c **** }
 115:Src/stm32f1xx_it.c **** 
 116:Src/stm32f1xx_it.c **** /**
 117:Src/stm32f1xx_it.c ****   * @brief This function handles Prefetch fault, memory access fault.
 118:Src/stm32f1xx_it.c ****   */
 119:Src/stm32f1xx_it.c **** void BusFault_Handler(void)
 120:Src/stm32f1xx_it.c **** {
  95              		.loc 1 120 1 view -0
  96              		.cfi_startproc
  97              		@ Volatile: function does not return.
  98              		@ args = 0, pretend = 0, frame = 0
  99              		@ frame_needed = 0, uses_anonymous_args = 0
 100              		@ link register save eliminated.
 101              	.L7:
 121:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN BusFault_IRQn 0 */
 122:Src/stm32f1xx_it.c **** 
 123:Src/stm32f1xx_it.c ****   /* USER CODE END BusFault_IRQn 0 */
 124:Src/stm32f1xx_it.c ****   while (1)
 102              		.loc 1 124 3 discriminator 1 view .LVU11
 125:Src/stm32f1xx_it.c ****   {
 126:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_BusFault_IRQn 0 */
 127:Src/stm32f1xx_it.c ****     /* USER CODE END W1_BusFault_IRQn 0 */
 128:Src/stm32f1xx_it.c ****   }
 103              		.loc 1 128 3 discriminator 1 view .LVU12
 124:Src/stm32f1xx_it.c ****   {
 104              		.loc 1 124 9 discriminator 1 view .LVU13
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 5


 105 0000 FEE7     		b	.L7
 106              		.cfi_endproc
 107              	.LFE72:
 109              		.section	.text.UsageFault_Handler,"ax",%progbits
 110              		.align	1
 111              		.global	UsageFault_Handler
 112              		.syntax unified
 113              		.thumb
 114              		.thumb_func
 115              		.fpu softvfp
 117              	UsageFault_Handler:
 118              	.LFB73:
 129:Src/stm32f1xx_it.c **** }
 130:Src/stm32f1xx_it.c **** 
 131:Src/stm32f1xx_it.c **** /**
 132:Src/stm32f1xx_it.c ****   * @brief This function handles Undefined instruction or illegal state.
 133:Src/stm32f1xx_it.c ****   */
 134:Src/stm32f1xx_it.c **** void UsageFault_Handler(void)
 135:Src/stm32f1xx_it.c **** {
 119              		.loc 1 135 1 view -0
 120              		.cfi_startproc
 121              		@ Volatile: function does not return.
 122              		@ args = 0, pretend = 0, frame = 0
 123              		@ frame_needed = 0, uses_anonymous_args = 0
 124              		@ link register save eliminated.
 125              	.L9:
 136:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN UsageFault_IRQn 0 */
 137:Src/stm32f1xx_it.c **** 
 138:Src/stm32f1xx_it.c ****   /* USER CODE END UsageFault_IRQn 0 */
 139:Src/stm32f1xx_it.c ****   while (1)
 126              		.loc 1 139 3 discriminator 1 view .LVU15
 140:Src/stm32f1xx_it.c ****   {
 141:Src/stm32f1xx_it.c ****     /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
 142:Src/stm32f1xx_it.c ****     /* USER CODE END W1_UsageFault_IRQn 0 */
 143:Src/stm32f1xx_it.c ****   }
 127              		.loc 1 143 3 discriminator 1 view .LVU16
 139:Src/stm32f1xx_it.c ****   {
 128              		.loc 1 139 9 discriminator 1 view .LVU17
 129 0000 FEE7     		b	.L9
 130              		.cfi_endproc
 131              	.LFE73:
 133              		.section	.text.DebugMon_Handler,"ax",%progbits
 134              		.align	1
 135              		.global	DebugMon_Handler
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 139              		.fpu softvfp
 141              	DebugMon_Handler:
 142              	.LFB74:
 144:Src/stm32f1xx_it.c **** }
 145:Src/stm32f1xx_it.c **** 
 146:Src/stm32f1xx_it.c **** /**
 147:Src/stm32f1xx_it.c ****   * @brief This function handles Debug monitor.
 148:Src/stm32f1xx_it.c ****   */
 149:Src/stm32f1xx_it.c **** void DebugMon_Handler(void)
 150:Src/stm32f1xx_it.c **** {
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 6


 143              		.loc 1 150 1 view -0
 144              		.cfi_startproc
 145              		@ args = 0, pretend = 0, frame = 0
 146              		@ frame_needed = 0, uses_anonymous_args = 0
 147              		@ link register save eliminated.
 151:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 0 */
 152:Src/stm32f1xx_it.c **** 
 153:Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 0 */
 154:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN DebugMonitor_IRQn 1 */
 155:Src/stm32f1xx_it.c **** 
 156:Src/stm32f1xx_it.c ****   /* USER CODE END DebugMonitor_IRQn 1 */
 157:Src/stm32f1xx_it.c **** }
 148              		.loc 1 157 1 view .LVU19
 149 0000 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE74:
 153              		.section	.text.RCC_IRQHandler,"ax",%progbits
 154              		.align	1
 155              		.global	RCC_IRQHandler
 156              		.syntax unified
 157              		.thumb
 158              		.thumb_func
 159              		.fpu softvfp
 161              	RCC_IRQHandler:
 162              	.LFB75:
 158:Src/stm32f1xx_it.c **** 
 159:Src/stm32f1xx_it.c **** /******************************************************************************/
 160:Src/stm32f1xx_it.c **** /* STM32F1xx Peripheral Interrupt Handlers                                    */
 161:Src/stm32f1xx_it.c **** /* Add here the Interrupt Handlers for the used peripherals.                  */
 162:Src/stm32f1xx_it.c **** /* For the available peripheral interrupt handler names,                      */
 163:Src/stm32f1xx_it.c **** /* please refer to the startup file (startup_stm32f1xx.s).                    */
 164:Src/stm32f1xx_it.c **** /******************************************************************************/
 165:Src/stm32f1xx_it.c **** 
 166:Src/stm32f1xx_it.c **** /**
 167:Src/stm32f1xx_it.c ****   * @brief This function handles RCC global interrupt.
 168:Src/stm32f1xx_it.c ****   */
 169:Src/stm32f1xx_it.c **** void RCC_IRQHandler(void)
 170:Src/stm32f1xx_it.c **** {
 163              		.loc 1 170 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 171:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN RCC_IRQn 0 */
 172:Src/stm32f1xx_it.c **** 
 173:Src/stm32f1xx_it.c ****   /* USER CODE END RCC_IRQn 0 */
 174:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN RCC_IRQn 1 */
 175:Src/stm32f1xx_it.c **** 
 176:Src/stm32f1xx_it.c ****   /* USER CODE END RCC_IRQn 1 */
 177:Src/stm32f1xx_it.c **** }
 168              		.loc 1 177 1 view .LVU21
 169 0000 7047     		bx	lr
 170              		.cfi_endproc
 171              	.LFE75:
 173              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 174              		.align	1
 175              		.global	EXTI9_5_IRQHandler
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 7


 176              		.syntax unified
 177              		.thumb
 178              		.thumb_func
 179              		.fpu softvfp
 181              	EXTI9_5_IRQHandler:
 182              	.LFB76:
 178:Src/stm32f1xx_it.c **** 
 179:Src/stm32f1xx_it.c **** /**
 180:Src/stm32f1xx_it.c ****   * @brief This function handles EXTI line[9:5] interrupts.
 181:Src/stm32f1xx_it.c ****   */
 182:Src/stm32f1xx_it.c **** void EXTI9_5_IRQHandler(void)
 183:Src/stm32f1xx_it.c **** {
 183              		.loc 1 183 1 view -0
 184              		.cfi_startproc
 185              		@ args = 0, pretend = 0, frame = 0
 186              		@ frame_needed = 0, uses_anonymous_args = 0
 187 0000 08B5     		push	{r3, lr}
 188              	.LCFI0:
 189              		.cfi_def_cfa_offset 8
 190              		.cfi_offset 3, -8
 191              		.cfi_offset 14, -4
 184:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN EXTI9_5_IRQn 0 */
 185:Src/stm32f1xx_it.c **** 
 186:Src/stm32f1xx_it.c ****   /* USER CODE END EXTI9_5_IRQn 0 */
 187:Src/stm32f1xx_it.c ****   HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_9);
 192              		.loc 1 187 3 view .LVU23
 193 0002 4FF40070 		mov	r0, #512
 194 0006 FFF7FEFF 		bl	HAL_GPIO_EXTI_IRQHandler
 195              	.LVL0:
 188:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN EXTI9_5_IRQn 1 */
 189:Src/stm32f1xx_it.c **** 
 190:Src/stm32f1xx_it.c ****   /* USER CODE END EXTI9_5_IRQn 1 */
 191:Src/stm32f1xx_it.c **** }
 196              		.loc 1 191 1 is_stmt 0 view .LVU24
 197 000a 08BD     		pop	{r3, pc}
 198              		.cfi_endproc
 199              	.LFE76:
 201              		.section	.text.TIM4_IRQHandler,"ax",%progbits
 202              		.align	1
 203              		.global	TIM4_IRQHandler
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 207              		.fpu softvfp
 209              	TIM4_IRQHandler:
 210              	.LFB77:
 192:Src/stm32f1xx_it.c **** 
 193:Src/stm32f1xx_it.c **** /**
 194:Src/stm32f1xx_it.c ****   * @brief This function handles TIM4 global interrupt.
 195:Src/stm32f1xx_it.c ****   */
 196:Src/stm32f1xx_it.c **** void TIM4_IRQHandler(void)
 197:Src/stm32f1xx_it.c **** {
 211              		.loc 1 197 1 is_stmt 1 view -0
 212              		.cfi_startproc
 213              		@ args = 0, pretend = 0, frame = 0
 214              		@ frame_needed = 0, uses_anonymous_args = 0
 215 0000 08B5     		push	{r3, lr}
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 8


 216              	.LCFI1:
 217              		.cfi_def_cfa_offset 8
 218              		.cfi_offset 3, -8
 219              		.cfi_offset 14, -4
 198:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 0 */
 199:Src/stm32f1xx_it.c **** 
 200:Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 0 */
 201:Src/stm32f1xx_it.c ****   HAL_TIM_IRQHandler(&htim4);
 220              		.loc 1 201 3 view .LVU26
 221 0002 0248     		ldr	r0, .L16
 222 0004 FFF7FEFF 		bl	HAL_TIM_IRQHandler
 223              	.LVL1:
 202:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN TIM4_IRQn 1 */
 203:Src/stm32f1xx_it.c **** 
 204:Src/stm32f1xx_it.c ****   /* USER CODE END TIM4_IRQn 1 */
 205:Src/stm32f1xx_it.c **** }
 224              		.loc 1 205 1 is_stmt 0 view .LVU27
 225 0008 08BD     		pop	{r3, pc}
 226              	.L17:
 227 000a 00BF     		.align	2
 228              	.L16:
 229 000c 00000000 		.word	htim4
 230              		.cfi_endproc
 231              	.LFE77:
 233              		.section	.text.SPI1_IRQHandler,"ax",%progbits
 234              		.align	1
 235              		.global	SPI1_IRQHandler
 236              		.syntax unified
 237              		.thumb
 238              		.thumb_func
 239              		.fpu softvfp
 241              	SPI1_IRQHandler:
 242              	.LFB78:
 206:Src/stm32f1xx_it.c **** 
 207:Src/stm32f1xx_it.c **** /**
 208:Src/stm32f1xx_it.c ****   * @brief This function handles SPI1 global interrupt.
 209:Src/stm32f1xx_it.c ****   */
 210:Src/stm32f1xx_it.c **** void SPI1_IRQHandler(void)
 211:Src/stm32f1xx_it.c **** {
 243              		.loc 1 211 1 is_stmt 1 view -0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247 0000 08B5     		push	{r3, lr}
 248              	.LCFI2:
 249              		.cfi_def_cfa_offset 8
 250              		.cfi_offset 3, -8
 251              		.cfi_offset 14, -4
 212:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SPI1_IRQn 0 */
 213:Src/stm32f1xx_it.c **** 
 214:Src/stm32f1xx_it.c ****   /* USER CODE END SPI1_IRQn 0 */
 215:Src/stm32f1xx_it.c ****   HAL_SPI_IRQHandler(&hspi1);
 252              		.loc 1 215 3 view .LVU29
 253 0002 0248     		ldr	r0, .L20
 254 0004 FFF7FEFF 		bl	HAL_SPI_IRQHandler
 255              	.LVL2:
 216:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SPI1_IRQn 1 */
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 9


 217:Src/stm32f1xx_it.c **** 
 218:Src/stm32f1xx_it.c ****   /* USER CODE END SPI1_IRQn 1 */
 219:Src/stm32f1xx_it.c **** }
 256              		.loc 1 219 1 is_stmt 0 view .LVU30
 257 0008 08BD     		pop	{r3, pc}
 258              	.L21:
 259 000a 00BF     		.align	2
 260              	.L20:
 261 000c 00000000 		.word	hspi1
 262              		.cfi_endproc
 263              	.LFE78:
 265              		.section	.text.SPI2_IRQHandler,"ax",%progbits
 266              		.align	1
 267              		.global	SPI2_IRQHandler
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 271              		.fpu softvfp
 273              	SPI2_IRQHandler:
 274              	.LFB79:
 220:Src/stm32f1xx_it.c **** 
 221:Src/stm32f1xx_it.c **** /**
 222:Src/stm32f1xx_it.c ****   * @brief This function handles SPI2 global interrupt.
 223:Src/stm32f1xx_it.c ****   */
 224:Src/stm32f1xx_it.c **** void SPI2_IRQHandler(void)
 225:Src/stm32f1xx_it.c **** {
 275              		.loc 1 225 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279 0000 08B5     		push	{r3, lr}
 280              	.LCFI3:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 3, -8
 283              		.cfi_offset 14, -4
 226:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SPI2_IRQn 0 */
 227:Src/stm32f1xx_it.c **** 
 228:Src/stm32f1xx_it.c ****   /* USER CODE END SPI2_IRQn 0 */
 229:Src/stm32f1xx_it.c ****   HAL_SPI_IRQHandler(&hspi2);
 284              		.loc 1 229 3 view .LVU32
 285 0002 0248     		ldr	r0, .L24
 286 0004 FFF7FEFF 		bl	HAL_SPI_IRQHandler
 287              	.LVL3:
 230:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN SPI2_IRQn 1 */
 231:Src/stm32f1xx_it.c **** 
 232:Src/stm32f1xx_it.c ****   /* USER CODE END SPI2_IRQn 1 */
 233:Src/stm32f1xx_it.c **** }
 288              		.loc 1 233 1 is_stmt 0 view .LVU33
 289 0008 08BD     		pop	{r3, pc}
 290              	.L25:
 291 000a 00BF     		.align	2
 292              	.L24:
 293 000c 00000000 		.word	hspi2
 294              		.cfi_endproc
 295              	.LFE79:
 297              		.section	.text.USART1_IRQHandler,"ax",%progbits
 298              		.align	1
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 10


 299              		.global	USART1_IRQHandler
 300              		.syntax unified
 301              		.thumb
 302              		.thumb_func
 303              		.fpu softvfp
 305              	USART1_IRQHandler:
 306              	.LFB80:
 234:Src/stm32f1xx_it.c **** 
 235:Src/stm32f1xx_it.c **** /**
 236:Src/stm32f1xx_it.c ****   * @brief This function handles USART1 global interrupt.
 237:Src/stm32f1xx_it.c ****   */
 238:Src/stm32f1xx_it.c **** void USART1_IRQHandler(void)
 239:Src/stm32f1xx_it.c **** {
 307              		.loc 1 239 1 is_stmt 1 view -0
 308              		.cfi_startproc
 309              		@ args = 0, pretend = 0, frame = 0
 310              		@ frame_needed = 0, uses_anonymous_args = 0
 311 0000 08B5     		push	{r3, lr}
 312              	.LCFI4:
 313              		.cfi_def_cfa_offset 8
 314              		.cfi_offset 3, -8
 315              		.cfi_offset 14, -4
 240:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 0 */
 241:Src/stm32f1xx_it.c **** 
 242:Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 0 */
 243:Src/stm32f1xx_it.c ****   HAL_UART_IRQHandler(&huart1);
 316              		.loc 1 243 3 view .LVU35
 317 0002 0248     		ldr	r0, .L28
 318 0004 FFF7FEFF 		bl	HAL_UART_IRQHandler
 319              	.LVL4:
 244:Src/stm32f1xx_it.c ****   /* USER CODE BEGIN USART1_IRQn 1 */
 245:Src/stm32f1xx_it.c **** 
 246:Src/stm32f1xx_it.c ****   /* USER CODE END USART1_IRQn 1 */
 247:Src/stm32f1xx_it.c **** }
 320              		.loc 1 247 1 is_stmt 0 view .LVU36
 321 0008 08BD     		pop	{r3, pc}
 322              	.L29:
 323 000a 00BF     		.align	2
 324              	.L28:
 325 000c 00000000 		.word	huart1
 326              		.cfi_endproc
 327              	.LFE80:
 329              		.text
 330              	.Letext0:
 331              		.file 2 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 332              		.file 3 "/usr/local/Caskroom/gcc-arm-embedded/9-2019-q4-major/gcc-arm-none-eabi-9-2019-q4-major/ar
 333              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 334              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 335              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 336              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 337              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 338              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 339              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 340              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 341              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 342              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
ARM GAS  /var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_it.c
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:16     .text.NMI_Handler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:24     .text.NMI_Handler:0000000000000000 NMI_Handler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:38     .text.HardFault_Handler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:45     .text.HardFault_Handler:0000000000000000 HardFault_Handler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:62     .text.MemManage_Handler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:69     .text.MemManage_Handler:0000000000000000 MemManage_Handler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:86     .text.BusFault_Handler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:93     .text.BusFault_Handler:0000000000000000 BusFault_Handler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:110    .text.UsageFault_Handler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:117    .text.UsageFault_Handler:0000000000000000 UsageFault_Handler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:134    .text.DebugMon_Handler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:141    .text.DebugMon_Handler:0000000000000000 DebugMon_Handler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:154    .text.RCC_IRQHandler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:161    .text.RCC_IRQHandler:0000000000000000 RCC_IRQHandler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:174    .text.EXTI9_5_IRQHandler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:181    .text.EXTI9_5_IRQHandler:0000000000000000 EXTI9_5_IRQHandler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:202    .text.TIM4_IRQHandler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:209    .text.TIM4_IRQHandler:0000000000000000 TIM4_IRQHandler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:229    .text.TIM4_IRQHandler:000000000000000c $d
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:234    .text.SPI1_IRQHandler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:241    .text.SPI1_IRQHandler:0000000000000000 SPI1_IRQHandler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:261    .text.SPI1_IRQHandler:000000000000000c $d
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:266    .text.SPI2_IRQHandler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:273    .text.SPI2_IRQHandler:0000000000000000 SPI2_IRQHandler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:293    .text.SPI2_IRQHandler:000000000000000c $d
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:298    .text.USART1_IRQHandler:0000000000000000 $t
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:305    .text.USART1_IRQHandler:0000000000000000 USART1_IRQHandler
/var/folders/k8/xlf8xpxs1pdcp86t317gf5z40000gp/T//ccqWwC7n.s:325    .text.USART1_IRQHandler:000000000000000c $d

UNDEFINED SYMBOLS
HAL_GPIO_EXTI_IRQHandler
HAL_TIM_IRQHandler
htim4
HAL_SPI_IRQHandler
hspi1
hspi2
HAL_UART_IRQHandler
huart1
