Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 26 19:34:35 2022
| Host         : life running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file single_control_sets_placed.rpt
| Design       : single
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           23 |
| No           | No                    | Yes                    |              55 |           15 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              38 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|            Clock Signal           |                                       Enable Signal                                       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG                    | cpuex/aluex/ready_r0_out                                                                  | rst_IBUF         |                1 |              1 |
|  cpuex/cuex/Alusrc_reg_i_2_n_1    |                                                                                           |                  |                1 |              1 |
|  cpuex/cuex/alucontrol_reg[2]_i_3 |                                                                                           |                  |                1 |              1 |
|  cpuex/cuex/ALUOp_reg[1]_i_2_n_1  |                                                                                           |                  |                1 |              2 |
|  cpuex/cuex/RegSrc_reg[1]_i_1_n_1 |                                                                                           |                  |                1 |              2 |
|  cpuex/cuex/jal_reg_i_2_n_1       |                                                                                           |                  |                2 |              3 |
|  clk_IBUF_BUFG                    | cpuex/aluex/out0_r[4]_i_2_0[0]                                                            | rst_IBUF         |                2 |              5 |
|  clk_IBUF_BUFG                    |                                                                                           |                  |                6 |             15 |
|  clk_IBUF_BUFG                    |                                                                                           | rst_IBUF         |                6 |             23 |
|  n_0_221_BUFG                     |                                                                                           |                  |               11 |             31 |
|  clk_cpu_BUFG                     |                                                                                           | rst_IBUF         |                9 |             32 |
|  clk_IBUF_BUFG                    | cpuex/aluex/E[0]                                                                          | rst_IBUF         |               15 |             32 |
|  clk_cpu_BUFG                     | cpuex/dm/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_1   |                  |               32 |            128 |
|  clk_cpu_BUFG                     | cpuex/dm/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_1 |                  |               32 |            128 |
|  clk_cpu_BUFG                     | cpuex/cuex/p_0_in__0                                                                      |                  |               18 |            144 |
+-----------------------------------+-------------------------------------------------------------------------------------------+------------------+------------------+----------------+


