 Timing Path to c_reg[30]/D 
  
 Path Start Point : Q_reg[32] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : c_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.24879  2.55093           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1500 0.1500 0.0460 2.53404  22.3115  24.8456           4       56.9643  F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1510 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1880 0.0370 0.0100 15.5198  2.48696  18.0068           2       56.9643  FA   K        | 
|    CTS_L3_c_tid0_124/A       CLKBUF_X3     Rise  0.1890 0.0010 0.0100          1.42116                                     F             | 
|    CTS_L3_c_tid0_124/Z       CLKBUF_X3     Rise  0.2750 0.0860 0.0640 41.6824  33.4011  75.0835           39      53.817   F    K        | 
| Data Path:                                                                                                                               | 
|    Q_reg[32]/CK              DFF_X1        Rise  0.2790 0.0040 0.0640          0.949653                                    F             | 
|    Q_reg[32]/Q               DFF_X1        Rise  0.3810 0.1020 0.0090 0.247048 1.50384  1.75089           1       54.1406  F             | 
|    i_64_1_239/A1             AOI22_X1      Rise  0.3810 0.0000 0.0090          1.68751                                                   | 
|    i_64_1_239/ZN             AOI22_X1      Fall  0.4000 0.0190 0.0120 1.27817  3.00919  4.28736           2       54.1406                | 
|    i_64_1_77/B1              OAI21_X1      Fall  0.4000 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_77/ZN              OAI21_X1      Rise  0.4260 0.0260 0.0100 0.27688  1.06234  1.33922           1       53.3594                | 
|    c_reg[30]/D               DFF_X1        Rise  0.4260 0.0000 0.0100          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[30]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      51.9978  F    K        | 
|    c_reg[30]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0250 0.3750 | 
| data required time                       |  0.3750        | 
|                                          |                | 
| data arrival time                        |  0.4260        | 
| data required time                       | -0.3750        | 
| pessimism                                |  0.0030        | 
|                                          |                | 
| slack                                    |  0.0540        | 
-------------------------------------------------------------


 Timing Path to c_reg[27]/D 
  
 Path Start Point : b[28] 
 Path End Point   : c_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[28]                       Rise  0.2000 0.0000 0.7070 0.318318 0.699202 1.01752           1       54.3569  c             | 
|    drc_ipo_c52/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c52/Z     CLKBUF_X1 Rise  0.3480 0.1480 0.0440 2.11183  7.14477  9.2566            5       54.3569                | 
|    i_64_1_232/C1     OAI222_X1 Rise  0.3480 0.0000 0.0440          1.59642                                                   | 
|    i_64_1_232/ZN     OAI222_X1 Fall  0.3820 0.0340 0.0110 0.504038 3.00919  3.51323           2       54.1406                | 
|    i_64_1_71/B1      OAI21_X1  Fall  0.3820 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_71/ZN      OAI21_X1  Rise  0.4050 0.0230 0.0090 0.217531 0.699202 0.916733          1       54.1406                | 
|    CLOCK_slh__c422/A CLKBUF_X1 Rise  0.4050 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c422/Z CLKBUF_X1 Rise  0.4350 0.0300 0.0090 0.920186 1.06234  1.98253           1       54.1406                | 
|    c_reg[27]/D       DFF_X1    Rise  0.4350 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[27]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      51.9978  F    K        | 
|    c_reg[27]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4350        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0640        | 
-------------------------------------------------------------


 Timing Path to c_reg[6]/D 
  
 Path Start Point : b[7] 
 Path End Point   : c_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[7]                        Rise  0.2000 0.0000 0.7070 1.67957  0.699202 2.37877           1       55.7478  c             | 
|    drc_ipo_c31/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c31/Z     CLKBUF_X1 Rise  0.3280 0.1280 0.0400 1.43062  3.20082  4.63144           3       55.7478                | 
|    i_64_1_305/A2     OR2_X1    Rise  0.3280 0.0000 0.0400          0.941939                                                  | 
|    i_64_1_305/ZN     OR2_X1    Rise  0.3620 0.0340 0.0080 0.214586 1.53966  1.75425           1       55.7478                | 
|    i_64_1_303/A      OAI221_X1 Rise  0.3620 0.0000 0.0080          1.63022                                                   | 
|    i_64_1_303/ZN     OAI221_X1 Fall  0.3840 0.0220 0.0120 1.14242  3.00919  4.15161           2       55.7478                | 
|    i_64_1_29/B1      OAI21_X1  Fall  0.3840 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_29/ZN      OAI21_X1  Rise  0.4080 0.0240 0.0090 0.256335 0.699202 0.955538          1       62.9353                | 
|    CLOCK_slh__c424/A CLKBUF_X1 Rise  0.4080 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c424/Z CLKBUF_X1 Rise  0.4360 0.0280 0.0080 0.459041 1.06234  1.52138           1       62.9353                | 
|    c_reg[6]/D        DFF_X1    Rise  0.4360 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[6]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      51.9978  F    K        | 
|    c_reg[6]/CK         DFF_X1        Rise  0.3490 0.0650 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3490 0.3490 | 
| library hold check                       |  0.0210 0.3700 | 
| data required time                       |  0.3700        | 
|                                          |                | 
| data arrival time                        |  0.4360        | 
| data required time                       | -0.3700        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to c_reg[19]/D 
  
 Path Start Point : b[20] 
 Path End Point   : c_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[20]                       Rise  0.2000 0.0000 0.7070 0.676779 0.699202 1.37598           1       66.2723  c             | 
|    drc_ipo_c44/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c44/Z     CLKBUF_X1 Rise  0.3490 0.1490 0.0440 2.31154  7.18808  9.49962           5       66.2723                | 
|    i_64_1_216/C1     OAI222_X1 Rise  0.3490 0.0000 0.0440          1.59642                                                   | 
|    i_64_1_216/ZN     OAI222_X1 Fall  0.3830 0.0340 0.0110 0.418722 3.00919  3.42791           2       53.1808                | 
|    i_64_1_55/B1      OAI21_X1  Fall  0.3830 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_55/ZN      OAI21_X1  Rise  0.4060 0.0230 0.0090 0.203039 0.699202 0.902241          1       66.2723                | 
|    CLOCK_slh__c426/A CLKBUF_X1 Rise  0.4060 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c426/Z CLKBUF_X1 Rise  0.4370 0.0310 0.0090 1.29983  1.06234  2.36217           1       66.2723                | 
|    c_reg[19]/D       DFF_X1    Rise  0.4370 0.0000 0.0090          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[19]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      51.9978  F    K        | 
|    c_reg[19]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4370        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0660        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[18]/D 
  
 Path Start Point : a[18] 
 Path End Point   : multiplicand_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[18]                            Rise  0.2000 0.0000 0.7070 0.596301 0.699202 1.2955            1       50.7887  c             | 
|    drc_ipo_c74/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c74/Z          CLKBUF_X1 Rise  0.3270 0.1270 0.0400 0.845066 3.62513  4.4702            3       61.875                 | 
|    i_64_1_349/A1          AOI222_X1 Rise  0.3270 0.0000 0.0400          1.63668                                                   | 
|    i_64_1_349/ZN          AOI222_X1 Fall  0.3490 0.0220 0.0110 0.212474 1.54936  1.76183           1       61.875                 | 
|    i_64_1_348/A           INV_X1    Fall  0.3490 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_348/ZN          INV_X1    Rise  0.3850 0.0360 0.0270 2.78444  7.92067  10.7051           6       61.875                 | 
|    multiplicand_reg[18]/D DFF_X1    Rise  0.3850 0.0000 0.0270          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[18]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       56.9643  FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      54.2746  F    K        | 
|    multiplicand_reg[18]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0260 0.3170 | 
| data required time                       |  0.3170        | 
|                                          |                | 
| data arrival time                        |  0.3850        | 
| data required time                       | -0.3170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to c_reg[5]/D 
  
 Path Start Point : b[6] 
 Path End Point   : c_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[6]                        Rise  0.2000 0.0000 0.7070 0.579352 0.699202 1.27855           1       55.7478  c             | 
|    drc_ipo_c30/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c30/Z     CLKBUF_X1 Rise  0.3260 0.1260 0.0400 0.638438 3.58381  4.22225           3       55.7478                | 
|    i_64_1_188/C1     OAI222_X1 Rise  0.3260 0.0000 0.0400          1.59642                                                   | 
|    i_64_1_188/ZN     OAI222_X1 Fall  0.3600 0.0340 0.0120 0.813379 3.00919  3.82257           2       55.7478                | 
|    i_64_1_27/B1      OAI21_X1  Fall  0.3600 0.0000 0.0120          1.45983                                                   | 
|    i_64_1_27/ZN      OAI21_X1  Rise  0.3840 0.0240 0.0090 0.213562 0.699202 0.912764          1       62.9353                | 
|    CLOCK_slh__c344/A CLKBUF_X1 Rise  0.3840 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c344/Z CLKBUF_X1 Rise  0.4110 0.0270 0.0070 0.29584  0.699202 0.995042          1       62.9353                | 
|    CLOCK_slh__c345/A CLKBUF_X1 Rise  0.4110 0.0000 0.0070          0.77983                                                   | 
|    CLOCK_slh__c345/Z CLKBUF_X1 Rise  0.4390 0.0280 0.0080 0.736758 1.06234  1.7991            1       62.9353                | 
|    c_reg[5]/D        DFF_X1    Rise  0.4390 0.0000 0.0080          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[5]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      51.9978  F    K        | 
|    c_reg[5]/CK         DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0210 0.3710 | 
| data required time                       |  0.3710        | 
|                                          |                | 
| data arrival time                        |  0.4390        | 
| data required time                       | -0.3710        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to c_reg[10]/D 
  
 Path Start Point : b[11] 
 Path End Point   : c_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                  Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    b[11]                       Rise  0.2000 0.0000 0.7070 1.56217  0.699202 2.26138           1       55.7478  c             | 
|    drc_ipo_c35/A     CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c35/Z     CLKBUF_X1 Rise  0.3270 0.1270 0.0400 1.22998  3.20082  4.4308            3       55.7478                | 
|    i_64_1_401/A2     OR2_X1    Rise  0.3270 0.0000 0.0400          0.941939                                                  | 
|    i_64_1_401/ZN     OR2_X1    Rise  0.3610 0.0340 0.0080 0.31831  1.53966  1.85797           1       65.6696                | 
|    i_64_1_400/A      OAI221_X1 Rise  0.3610 0.0000 0.0080          1.63022                                                   | 
|    i_64_1_400/ZN     OAI221_X1 Fall  0.3820 0.0210 0.0110 0.535773 3.00919  3.54496           2       65.6696                | 
|    i_64_1_37/B1      OAI21_X1  Fall  0.3820 0.0000 0.0110          1.45983                                                   | 
|    i_64_1_37/ZN      OAI21_X1  Rise  0.4060 0.0240 0.0090 0.259183 0.699202 0.958385          1       65.6696                | 
|    CLOCK_slh__c420/A CLKBUF_X1 Rise  0.4060 0.0000 0.0090          0.77983                                                   | 
|    CLOCK_slh__c420/Z CLKBUF_X1 Rise  0.4400 0.0340 0.0110 2.29217  1.06234  3.35451           1       65.6696                | 
|    c_reg[10]/D       DFF_X1    Rise  0.4400 0.0000 0.0110          1.14029                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to c_reg[10]/CK 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    clk                               Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_c_reg/CK   CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_c_reg/GCK  CLKGATETST_X8 Rise  0.1840 0.0300 0.0060 0.973808 1.42116  2.39497           1       56.808   FA   K        | 
|    CTS_L3_c_tid1_211/A CLKBUF_X3     Rise  0.1840 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L3_c_tid1_211/Z CLKBUF_X3     Rise  0.2840 0.1000 0.1120 76.247   60.7778  137.025           64      51.9978  F    K        | 
|    c_reg[10]/CK        DFF_X1        Rise  0.3500 0.0660 0.1290          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.3500 0.3500 | 
| library hold check                       |  0.0220 0.3720 | 
| data required time                       |  0.3720        | 
|                                          |                | 
| data arrival time                        |  0.4400        | 
| data required time                       | -0.3720        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0680        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[26]/D 
  
 Path Start Point : a[26] 
 Path End Point   : multiplicand_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[26]                            Rise  0.2000 0.0000 0.7070 1.06371  0.699202 1.76291           1       61.6741  c             | 
|    drc_ipo_c82/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c82/Z          CLKBUF_X1 Rise  0.3310 0.1310 0.0410 0.854281 4.38551  5.23979           3       61.6741                | 
|    i_64_1_365/A1          AOI222_X1 Rise  0.3310 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_365/ZN          AOI222_X1 Fall  0.3530 0.0220 0.0110 0.392717 1.54936  1.94208           1       56.7969                | 
|    i_64_1_364/A           INV_X1    Fall  0.3530 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_364/ZN          INV_X1    Rise  0.3840 0.0310 0.0230 2.39136  6.46259  8.85395           5       56.7969                | 
|    multiplicand_reg[26]/D DFF_X1    Rise  0.3840 0.0000 0.0230          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[26]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       56.9643  FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      54.2746  F    K        | 
|    multiplicand_reg[26]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0240 0.3150 | 
| data required time                       |  0.3150        | 
|                                          |                | 
| data arrival time                        |  0.3840        | 
| data required time                       | -0.3150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0690        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[7]/D 
  
 Path Start Point : a[7] 
 Path End Point   : multiplicand_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    a[7]                            Rise  0.2000 0.0000 0.7070 0.251215 0.699202 0.950417          1       51.7817  c             | 
|    drc_ipo_c63/A         CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c63/Z         CLKBUF_X1 Rise  0.3310 0.1310 0.0410 1.47908  3.74504  5.22411           3       51.7817                | 
|    i_64_1_327/A1         AOI222_X1 Rise  0.3310 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_327/ZN         AOI222_X1 Fall  0.3530 0.0220 0.0110 0.326184 1.54936  1.87554           1       57.6451                | 
|    i_64_1_326/A          INV_X1    Fall  0.3530 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_326/ZN         INV_X1    Rise  0.3860 0.0330 0.0240 1.78467  7.82153  9.6062            6       57.6451                | 
|    multiplicand_reg[7]/D DFF_X1    Rise  0.3860 0.0000 0.0240          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[7]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       56.9643  FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      54.2746  F    K        | 
|    multiplicand_reg[7]/CK    DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0250 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[15]/D 
  
 Path Start Point : a[15] 
 Path End Point   : multiplicand_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------|
|    a[15]                            Rise  0.2000 0.0000 0.7070 0.281778 0.699202 0.98098           1       50.7887  c             | 
|    drc_ipo_c71/A          CLKBUF_X1 Rise  0.2000 0.0000 0.7070          0.77983                                                   | 
|    drc_ipo_c71/Z          CLKBUF_X1 Rise  0.3310 0.1310 0.0410 1.43599  3.74504  5.18102           3       50.7887                | 
|    i_64_1_343/A1          AOI222_X1 Rise  0.3310 0.0000 0.0410          1.63668                                                   | 
|    i_64_1_343/ZN          AOI222_X1 Fall  0.3530 0.0220 0.0110 0.301103 1.54936  1.85046           1       50.7887                | 
|    i_64_1_342/A           INV_X1    Fall  0.3530 0.0000 0.0110          1.54936                                                   | 
|    i_64_1_342/ZN          INV_X1    Rise  0.3860 0.0330 0.0250 1.83263  7.96252  9.79515           6       50.7887                | 
|    multiplicand_reg[15]/D DFF_X1    Rise  0.3860 0.0000 0.0250          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[15]/CK 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000 0.0000 0.7070 1.30215  1.42116  2.72331           1       57.846   c    K        | 
|    CTS_L1_c_tid0_294/A       CLKBUF_X3     Rise  0.0000 0.0000 0.7070          1.42116                                     F             | 
|    CTS_L1_c_tid0_294/Z       CLKBUF_X3     Rise  0.1530 0.1530 0.0460 2.53404  24.6574  27.1914           4       56.9643  F    K        | 
|    clk_gate_out_sign_reg/CK  CLKGATETST_X8 Rise  0.1540 0.0010 0.0460          7.95918                                     FA            | 
|    clk_gate_out_sign_reg/GCK CLKGATETST_X8 Rise  0.1910 0.0370 0.0100 15.5198  2.82708  18.3469           2       56.9643  FA   K        | 
|    CTS_L3_c_tid0_131/A       CLKBUF_X2     Rise  0.1920 0.0010 0.0100          1.40591                                     F             | 
|    CTS_L3_c_tid0_131/Z       CLKBUF_X2     Rise  0.2850 0.0930 0.0750 33.9684  25.6406  59.609            27      54.2746  F    K        | 
|    multiplicand_reg[15]/CK   DFF_X1        Rise  0.2910 0.0060 0.0750          0.949653                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.2910 0.2910 | 
| library hold check                       |  0.0250 0.3160 | 
| data required time                       |  0.3160        | 
|                                          |                | 
| data arrival time                        |  0.3860        | 
| data required time                       | -0.3160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0700        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 418M, CVMEM - 1780M, PVMEM - 2637M)
