m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/simulation/modelsim
vAdder_8
Z1 !s110 1737885964
!i10b 1
!s100 W5dolhf03kC_E6`DbDSOn2
Il^LdEz?i5K23=mf6Xj<ih3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1737885039
Z4 8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v
Z5 FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v
L0 9
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1737885964.000000
Z8 !s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Adder_8.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work +incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM
Z12 tCvgOpt 0
n@adder_8
vALU
R1
!i10b 1
!s100 d1FGA01[m1WGaHWSbe96j1
II]F7U>UX_Zndb[43Xf@mS3
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/ALU.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/ALU.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/ALU.v|
!i113 1
R10
R11
R12
n@a@l@u
vAND_8
R1
!i10b 1
!s100 :ZiIF@GILFU^cG]9@?g?E3
IkPbi`eH0_]b^3EmES]b7l1
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/AND_8.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/AND_8.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/AND_8.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/AND_8.v|
!i113 1
R10
R11
R12
n@a@n@d_8
vcpu
R1
!i10b 1
!s100 NbAddF;m@[V_4mLCiTe]z0
IY[05_4Y3VehM<SzP0Y92L2
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/CPU.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/CPU.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/CPU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/CPU.v|
!i113 1
R10
R11
R12
vD_FF
R1
!i10b 1
!s100 1`J_D7BBW^9fK:D7;Ca^i2
ITDnF9=BOJPJ=<mGafVm:21
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/D_Flip_Flop.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/D_Flip_Flop.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/D_Flip_Flop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/D_Flip_Flop.v|
!i113 1
R10
R11
R12
n@d_@f@f
vDatapath
R1
!i10b 1
!s100 >RNegHZ1zK[C0XTWR_kiE3
IMRg^<aaU`QH]]h9?6=85Y1
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Datapath.v|
!i113 1
R10
R11
R12
n@datapath
vFull_Adder
R1
!i10b 1
!s100 c@FU7]Zk_G^;Ik9n;B[5g2
I9<RLTddG>U8AmozNV^dLD1
R2
R0
R3
R4
R5
L0 1
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
n@full_@adder
vMux_2x1_1_bit
R1
!i10b 1
!s100 8^[A@gZRHgTiM1Z2o9[_]0
I=KfIl11Xn;IE6RU^PmWbG0
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_1_bit.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_1_bit.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_1_bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_1_bit.v|
!i113 1
R10
R11
R12
n@mux_2x1_1_bit
vMux_2x1_8_bit
R1
!i10b 1
!s100 fQB@O_480cW7KT^hig0h:0
I@gc[69;`Vn^1]MKoI>[7@2
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_8_bit.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_8_bit.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_8_bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_2x1_8_bit.v|
!i113 1
R10
R11
R12
n@mux_2x1_8_bit
vMux_4x1_8_bit
R1
!i10b 1
!s100 F=dIK`H[LP>6K:FOdQ3X91
I0nR03RB0khU6Wz?M?BkMz0
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_4x1_8_bit.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_4x1_8_bit.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_4x1_8_bit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Mux_4x1_8_bit.v|
!i113 1
R10
R11
R12
n@mux_4x1_8_bit
vPipo_Register
R1
!i10b 1
!s100 B:YRi42KPnPOS6[_2D[E01
Io3boQV9IWkj4;A5J6l1MB2
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Pipo_Register.v|
!i113 1
R10
R11
R12
n@pipo_@register
vTestbench
R1
!i10b 1
!s100 <O3d^2AbK]6iKmhNWUKQ21
IjioR3c`VML2jfADDomJFf3
R2
R0
w1737885950
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Testbench.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Testbench.v
L0 3
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Testbench.v|
!i113 1
R10
R11
R12
n@testbench
vToplevel
R1
!i10b 1
!s100 aUYkIFA=ATMjaFg>[?3e32
IGIioLLP5lPfTX2nGmF6542
R2
R0
R3
8E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v
FE:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v
L0 1
R6
r1
!s85 0
31
R7
!s107 E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM|E:/Semester_4/Hardware_Description_Languages/Very_Half_SAM/Toplevel.v|
!i113 1
R10
R11
R12
n@toplevel
