```verilog
module top_module(
    input a,
    input b,
    input cin,
    output sum,
    output cout
);
    
    // Calculate sum and carry-out using full adder logic
    assign sum = a ^ b ^ cin;       // XOR operation for sum
    assign cout = (a & b) | (b & cin) | (a & cin); // OR operation of ANDs for carry-out

endmodule
```
