// Seed: 2757700093
module module_0;
  logic id_1;
  reg   id_2;
  ;
  initial begin : LABEL_0
    id_2 = id_2 == {-1'b0};
  end
  supply0 [-1 'h0 : 1] id_3;
  assign module_1.id_6 = 0;
  time id_4;
  ;
  wire id_5;
  assign id_3 = -1;
  wire [-1 : -1] id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout uwire id_6;
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire  id_7 = id_2;
  logic id_8;
  ;
  assign id_6 = -1;
  logic id_9;
  logic id_10;
  ;
endmodule
