NDFramePage.OnPageTitleLoaded("File3:mvau_stream_tb_v2.sv","mvau_stream_tb_v2.sv");NDSummary.OnSummaryLoaded("File3:mvau_stream_tb_v2.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Groups","Group"],["Module","Module"],["Signals","Signal"]],[[50,0,1,"Module","Module"],[51,0,2,"<span class=\"Qualifier\">mvau_stream_tb_v2.</span>&#8203;sv (testbench)","mvau_stream_tb_v2.sv"],[52,0,1,"Signals","Signals"],[53,0,3,"rst_n","rst_n"],[54,0,3,"in_v","in_v"],[55,0,3,"weights","weights"],[56,0,3,"in_wgt","in_wgt"],[57,0,3,"in_wgt_um","in_wgt_um"],[58,0,3,"in_mat","in_mat"],[59,0,3,"in_act","in_act"],[60,0,3,"mvau_beh","mvau_beh"],[61,0,3,"out_v","out_v"],[62,0,3,"out","out"],[63,0,3,"out_packed","out_packed"],[64,0,3,"test_count","test_count"],[65,0,3,"do_comp","do_comp"],[66,0,1,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[67,0,0,"CLK_GEN","CLK_GEN"],[68,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[69,0,0,"INP_ACT_MAT_GEN","INP_ACT_MAT_GEN"],[70,0,0,"OUT_ACT_MAT_GEN","OUT_ACT_MAT_GEN"]]);