# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.06
# platform  : Linux 4.18.0-553.30.1.el8_10.x86_64
# version   : 2024.06p002 64 bits
# build date: 2024.09.02 16:28:38 UTC
# ----------------------------------------
# started   : 2024-12-09 20:04:40 EST
# hostname  : micro11.(none)
# pid       : 1859264
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:33305' '-style' 'windows' '-data' 'AAAAfnicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNYkxlDDkMxQwxDMUM5QxJDLoAfnJDDlgeQDxagtE' '-proj' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0' '-init' '-hidden' '/homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/.tmp/.initCmds.tcl' 'top_sva.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/user/stud/fall23/ym3000/.config/cadence/jasper.conf".
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
[<embedded>] % 
[<embedded>] % clock clk
[<embedded>] % reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
[<embedded>] % prove -bg -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
Mpcustom4: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 41 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 223 of 361 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
0: Using multistage preprocessing
0: Starting reduce
Ncustom6: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom7: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom8: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom9: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom10: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom11: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom12: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom13: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom14: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.N: Proof Simplification Iteration 3	[0.15 s]
0.0.N: Proof Simplification Iteration 4	[0.16 s]
0.0.N: Proof Simplification Iteration 5	[0.16 s]
0.0.N: Proof Simplification Iteration 6	[0.16 s]
0.0.N: Proof Simplification Iteration 7	[0.16 s]
0.0.N: Proof Simplification Iteration 8	[0.16 s]
0.0.N: Proof Simplification Iteration 9	[0.16 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 6 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 27
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1859333@micro11(local) jg_1859264_micro11_1
0.0.N: Proofgrid shell started at 1859332@micro11(local) jg_1859264_micro11_1
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" in 0.00 s.
0.0.N: A max_length bound was found. The shortest trace is no longer than 32 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 32 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1"	[0.04 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1"	[0.04 s].
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.13 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.15 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid usable level: 18
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.21 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.21 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.23 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.26 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.28 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.28 s.
0.0.Ht: Proofgrid shell started at 1859364@micro11(local) jg_1859264_micro11_1
0.0.Bm: Proofgrid shell started at 1859365@micro11(local) jg_1859264_micro11_1
0.0.Mpcustom4: Proofgrid shell started at 1859366@micro11(local) jg_1859264_micro11_1
0.0.Oh: Proofgrid shell started at 1859367@micro11(local) jg_1859264_micro11_1
0.0.L: Proofgrid shell started at 1859368@micro11(local) jg_1859264_micro11_1
0.0.B: Proofgrid shell started at 1859369@micro11(local) jg_1859264_micro11_1
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 64 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 64 was found for the property "Bridge_Top.chk_top.assert_no_penable_2cycles" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.N: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_no_penable_2cycles"	[0.00 s].
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.31 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.31 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.33 s.
0.0.Hp: Trace Attempt  3	[0.05 s]
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.33 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.35 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.35 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.37 s.
0.0.Hp: A trace with 3 cycles was found. [0.05 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.39 s.
0.0.Hp: Trace Attempt  4	[0.07 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 4 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.42 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: Trace Attempt  5	[0.08 s]
0.0.Hp: A trace with 5 cycles was found. [0.08 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.44 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.43 s]
0.0.Hp: Trace Attempt  6	[0.09 s]
0.0.Hp: A trace with 6 cycles was found. [0.10 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.47 s.
0.0.Hp: All properties determined. [0.10 s]
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1859460@micro11(local) jg_1859264_micro11_1
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_write_addr0"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_write_addr0"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_read_after_write_3waitSates"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.43 s)
0: ProofGrid usable level: 0
0.0.Ht: All properties determined. [0.23 s]
0.0.B: All properties determined. [0.23 s]
0.0.N: All properties determined. [0.11 s]
0.0.Ht: Exited with Success (@ 0.43 s)
0.0.Mpcustom4: All properties determined. [0.23 s]
0.0.L: All properties determined. [0.23 s]
0.0.B: Exited with Success (@ 0.43 s)
0.0.AM: Exited with Success (@ 0.43 s)
0.0.N: Exited with Success (@ 0.43 s)
0.0.Bm: All properties determined. [0.23 s]
0.0.L: Exited with Success (@ 0.43 s)
0.0.Mpcustom4: Exited with Success (@ 0.43 s)
0.0.Oh: All properties determined. [0.23 s]
0.0.Bm: Exited with Success (@ 0.43 s)
0.0.Oh: Exited with Success (@ 0.43 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 34.64 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.42        0.00       79.84 %
     Hp        0.10        0.42        0.00       81.13 %
     Ht        0.20        0.00        0.00        0.00 %
     Bm        0.19        0.00        0.00        0.00 %
    Mpcustom4        0.19        0.00        0.00        0.00 %
     Oh        0.19        0.00        0.00        0.00 %
      L        0.19        0.00        0.00        0.00 %
      B        0.19        0.00        0.00        0.00 %
     AM        0.24        0.00        0.00        0.00 %
    all        0.18        0.09        0.00       34.64 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.59        0.84        0.00

    Data read    : 92.71 kiB
    Data written : 4.46 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 5 times for a total of 0.397 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 41
                 assertions                   : 19
                  - proven                    : 10 (52.6316%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 9 (47.3684%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 22
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 22 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_same_HPwrite_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_same_HPwrite_read".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_read_addr0 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_read_addr0".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(260): 'HTRANS' is not declared
[ERROR (VERI-1128)] top_sva.sv(260): 'HWRITE' is not declared
[ERROR (VERI-1128)] top_sva.sv(260): 'HREADYIN' is not declared
[ERROR (VERI-1128)] top_sva.sv(269): 'PWRITE' is not declared
[ERROR (VERI-1128)] top_sva.sv(269): 'PADDR' is not declared
[ERROR (VERI-1128)] top_sva.sv(269): 'HADDR' is not declared
[ERROR (VERI-1128)] top_sva.sv(269): 'PWDATA' is not declared
[ERROR (VERI-1128)] top_sva.sv(269): 'HWDATA' is not declared
[ERROR (VERI-1128)] top_sva.sv(264): 'HTRANS' is not declared
[ERROR (VERI-1128)] top_sva.sv(264): 'HWRITE' is not declared
[ERROR (VERI-1128)] top_sva.sv(264): 'HREADYIN' is not declared
[ERROR (VERI-1128)] top_sva.sv(277): 'PWRITE' is not declared
[ERROR (VERI-1128)] top_sva.sv(277): 'PADDR' is not declared
[ERROR (VERI-1128)] top_sva.sv(277): 'HADDR' is not declared
[ERROR (VERI-1128)] top_sva.sv(277): 'PRDATA' is not declared
[ERROR (VERI-1128)] top_sva.sv(277): 'HRDATA' is not declared
[ERROR (VERI-1128)] top_sva.sv(285): 'PENABLE' is not declared
[ERROR (VERI-1072)] top_sva.sv(300): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(260): 'HTRANS' is not declared
	[ERROR (VERI-1128)] top_sva.sv(260): 'HWRITE' is not declared
	[ERROR (VERI-1128)] top_sva.sv(260): 'HREADYIN' is not declared
	[ERROR (VERI-1128)] top_sva.sv(269): 'PWRITE' is not declared
	[ERROR (VERI-1128)] top_sva.sv(269): 'PADDR' is not declared
	[ERROR (VERI-1128)] top_sva.sv(269): 'HADDR' is not declared
	[ERROR (VERI-1128)] top_sva.sv(269): 'PWDATA' is not declared
	[ERROR (VERI-1128)] top_sva.sv(269): 'HWDATA' is not declared
	[ERROR (VERI-1128)] top_sva.sv(264): 'HTRANS' is not declared
	[ERROR (VERI-1128)] top_sva.sv(264): 'HWRITE' is not declared
	[ERROR (VERI-1128)] top_sva.sv(264): 'HREADYIN' is not declared
	[ERROR (VERI-1128)] top_sva.sv(277): 'PWRITE' is not declared
	[ERROR (VERI-1128)] top_sva.sv(277): 'PADDR' is not declared
	[ERROR (VERI-1128)] top_sva.sv(277): 'HADDR' is not declared
	[ERROR (VERI-1128)] top_sva.sv(277): 'PRDATA' is not declared
	[ERROR (VERI-1128)] top_sva.sv(277): 'HRDATA' is not declared
	[ERROR (VERI-1128)] top_sva.sv(285): 'PENABLE' is not declared
	[ERROR (VERI-1072)] top_sva.sv(300): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 18 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WOBS004): top_sva.sv(227): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(229): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(231): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
WARNING (WOBS004): top_sva.sv(233): Non-sequence cover property can have non-LRM-compliant semantics. For LRM semantics, use the "elaborate" flag "-lrm_cover_property".
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 47 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 242 of 380 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_same_HR_PR_data" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_Hreadyout_penable_write" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.002s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_write:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_haddr1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwrite1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pwdata1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.reset_check_Pselx1:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_write" in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_read" in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_haddr1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwrite1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pwdata1" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.reset_check_Pselx1" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.22 s]
0.0.N: Proof Simplification Iteration 3	[0.22 s]
0.0.N: Proof Simplification Iteration 4	[0.22 s]
0.0.N: Proof Simplification Iteration 5	[0.22 s]
0.0.N: Proof Simplification Iteration 6	[0.22 s]
0.0.N: Proof Simplification Iteration 7	[0.22 s]
0.0.N: Proof Simplification Iteration 8	[0.22 s]
0.0.N: Proof Simplification Iteration 9	[0.22 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.23 s
0.0.N: Identified and disabled 9 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 30
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1867568@micro11(local) jg_1859264_micro11_2
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_Hreadyout_penable_read:precondition1" was covered in 1 cycles in 0.00 s.
0: ProofGrid usable level: 29
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr0:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HPwrite_read:precondition1" was covered in 1 cycles in 0.06 s.
0: ProofGrid usable level: 27
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr1:precondition1" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_addr2:precondition1" was covered in 1 cycles in 0.14 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr0:precondition1" was covered in 1 cycles in 0.16 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr1:precondition1" was covered in 1 cycles in 0.19 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_write_addr2:precondition1" was covered in 1 cycles in 0.21 s.
0.0.Hp: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.23 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.23 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.23 s.
0.0.Ht: Proofgrid shell started at 1867599@micro11(local) jg_1859264_micro11_2
0.0.Bm: Proofgrid shell started at 1867600@micro11(local) jg_1859264_micro11_2
0.0.Mpcustom4: Proofgrid shell started at 1867601@micro11(local) jg_1859264_micro11_2
0.0.Oh: Proofgrid shell started at 1867602@micro11(local) jg_1859264_micro11_2
0.0.L: Proofgrid shell started at 1867603@micro11(local) jg_1859264_micro11_2
0.0.B: Proofgrid shell started at 1867604@micro11(local) jg_1859264_micro11_2
0.0.AM: Proofgrid shell started at 1867605@micro11(local) jg_1859264_micro11_2
0.0.N: Proofgrid shell started at 1867567@micro11(local) jg_1859264_micro11_2
0.0.Hp: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_valid_Psel" was proven in 0.25 s.
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr0" in 0.25 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr1" in 0.27 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_read_addr2" in 0.30 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_read_after_write_3waitSates:precondition1" was covered in 2 cycles in 0.32 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_back_to_back" was covered in 2 cycles in 0.32 s.
0.0.Hp: A trace with 2 cycles was found. [0.02 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_write_2_addrs" was covered in 2 cycles in 0.35 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_writes" was covered in 2 cycles in 0.35 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.assert_no_penable_2cycles" was proven in 0.38 s.
0.0.Hp: A proof was found: No trace exists. [0.06 s]
INFO (IPF057): 0.0.Hp: The property "Bridge_Top.chk_top.read_after_write1" was proven in 0.38 s.
0.0.Hp: Trace Attempt  3	[0.06 s]
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_same_HR_PR_data:precondition1" was covered in 3 cycles in 0.38 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_no_penable_2cycles:precondition1" was covered in 3 cycles in 0.38 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr0" in 0.41 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_write" in 0.41 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr1" in 0.44 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_write_addr2" in 0.46 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.cover_burst_of_reads" was covered in 3 cycles in 0.49 s.
0.0.Hp: A trace with 3 cycles was found. [0.06 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.51 s.
0.0.Hp: Trace Attempt  4	[0.07 s]
0.0.Hp: A trace with 4 cycles was found. [0.07 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 4 cycles was found for the property "Bridge_Top.chk_top.assert_same_HPwrite_read" in 0.53 s.
0.0.Hp: Trace Attempt  5	[0.09 s]
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 5 cycles was found. [0.09 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 5 cycles was found for the property "Bridge_Top.chk_top.assert_read_after_write_3waitSates" in 0.56 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.N: Requesting engine job to terminate
0.0.B: Requesting engine job to terminate
0.0.AM: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Requesting engine job to terminate
0.0.L: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.56 s]
0.0.Hp: Trace Attempt  6	[0.20 s]
0.0.Hp: A trace with 6 cycles was found. [0.20 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.read_after_write1:precondition1" was covered in 6 cycles in 0.58 s.
0.0.Hp: All properties determined. [0.20 s]
0.0.Hp: Exited with Success (@ 0.56 s)
0: ProofGrid usable level: 0
0.0.Bm: Interrupted. [0.37 s]
0.0.Mpcustom4: Interrupted. [0.37 s]
0.0.N: Interrupted. [0.37 s]
0.0.B: Interrupted. [0.37 s]
0.0.AM: Interrupted. [0.37 s]
0.0.N: Exited with Success (@ 0.57 s)
0.0.Bm: Exited with Success (@ 0.57 s)
0.0.Mpcustom4: Exited with Success (@ 0.57 s)
0.0.Ht: Interrupted. [0.37 s]
0.0.B: Exited with Success (@ 0.57 s)
0.0.AM: Exited with Success (@ 0.57 s)
0.0.Oh: Interrupted. [0.37 s]
0.0.Ht: Exited with Success (@ 0.57 s)
0.0.L: Interrupted. [0.37 s]
0.0.Oh: Exited with Success (@ 0.57 s)
0.0.L: Exited with Success (@ 0.57 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 24.46 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.30        0.00        0.00        0.01 %
     Hp        0.09        0.56        0.00       86.22 %
     Ht        0.20        0.00        0.00        0.11 %
     Bm        0.20        0.00        0.00        0.10 %
    Mpcustom4        0.19        0.00        0.00        0.09 %
     Oh        0.19        0.00        0.00        0.08 %
      L        0.19        0.00        0.00        0.06 %
      B        0.19        0.00        0.00        0.04 %
     AM        0.19        0.00        0.00        0.03 %
    all        0.19        0.06        0.00       24.46 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.73        0.56        0.00

    Data read    : 88.56 kiB
    Data written : 6.47 kiB

0: All pending notifications were processed.
0: ProofGrid was paused 8 times for a total of 0.522 seconds
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 47
                 assertions                   : 23
                  - proven                    : 10 (43.4783%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 13 (56.5217%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 24
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 24 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_write -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_write".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 6 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 19 of 19 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_write" in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_read" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.24 s]
0.0.N: Proof Simplification Iteration 3	[0.24 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.24 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1868138@micro11(local) jg_1859264_micro11_3
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.N: Proofgrid shell started at 1868137@micro11(local) jg_1859264_micro11_3
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_timing"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.02 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.02 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.02 s.
0: ProofGrid usable level: 1
0.0.Hp: Trace Attempt  2	[0.02 s]
0.0.Hp: Trace Attempt  3	[0.02 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.04 s]
0.0.Hp: A trace with 3 cycles was found. [0.02 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.08 s.
0.0.Hp: All properties determined. [0.02 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_timing"	[0.12 s].
0.0.Hp: Exited with Success (@ 0.04 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.02 s]
0.0.Oh: Proofgrid shell started at 1868172@micro11(local) jg_1859264_micro11_3
0.0.Oh: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1868169@micro11(local) jg_1859264_micro11_3
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.13 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1868173@micro11(local) jg_1859264_micro11_3
0.0.L: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.15 s)
0.0.Bm: Proofgrid shell started at 1868170@micro11(local) jg_1859264_micro11_3
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1868171@micro11(local) jg_1859264_micro11_3
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.15 s)
0.0.B: Proofgrid shell started at 1868174@micro11(local) jg_1859264_micro11_3
0.0.B: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.16 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.16 s)
0.0.Mpcustom4: Exited with Success (@ 0.16 s)
0.0.AM: Proofgrid shell started at 1868175@micro11(local) jg_1859264_micro11_3
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.18 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 4.11 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.02        0.00       14.94 %
     Hp        0.09        0.03        0.00       25.97 %
     Ht        0.13        0.00        0.00        0.00 %
     Bm        0.14        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.12        0.00        0.00        0.00 %
      L        0.13        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
     AM        0.15        0.00        0.00        0.00 %
    all        0.13        0.01        0.00        4.11 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.14        0.05        0.00

    Data read    : 7.29 kiB
    Data written : 754.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 6
                 assertions                   : 4
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 2
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 2 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_write -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_write".
cex
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_read -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_read".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 21 of 21 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_write" in 0.00 s.
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_read" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_debug_htrans" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.15 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.15 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1869406@micro11(local) jg_1859264_micro11_4
0.0.N: Proofgrid shell started at 1869405@micro11(local) jg_1859264_micro11_4
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_debug_htrans:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.05 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.05 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.05 s.
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.11 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_debug_htrans:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_debug_htrans:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.01 s]
0.0.Oh: Proofgrid shell started at 1869440@micro11(local) jg_1859264_micro11_4
0.0.Oh: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.11 s)
0.0.Bm: Proofgrid shell started at 1869438@micro11(local) jg_1859264_micro11_4
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1869439@micro11(local) jg_1859264_micro11_4
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1869442@micro11(local) jg_1859264_micro11_4
0.0.B: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 1869437@micro11(local) jg_1859264_micro11_4
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.11 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.12 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.12 s)
0.0.Bm: Exited with Success (@ 0.12 s)
0.0.L: Proofgrid shell started at 1869441@micro11(local) jg_1859264_micro11_4
0.0.L: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.13 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1869443@micro11(local) jg_1859264_micro11_4
0.0.AM: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.15 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.15 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.91 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.01        0.00       12.45 %
     Hp        0.09        0.02        0.00       14.16 %
     Ht        0.11        0.00        0.00        0.00 %
     Bm        0.11        0.00        0.00        0.00 %
    Mpcustom4        0.11        0.00        0.00        0.00 %
     Oh        0.10        0.00        0.00        0.00 %
      L        0.12        0.00        0.00        0.00 %
      B        0.11        0.00        0.00        0.00 %
     AM        0.14        0.00        0.00        0.00 %
    all        0.11        0.00        0.00        2.91 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.99        0.03        0.00

    Data read    : 7.85 kiB
    Data written : 853.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 5
                  - proven                    : 1 (20%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (80%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 20 of 20 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_read" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.17 s]
0.0.N: Proof Simplification Iteration 3	[0.17 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.17 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1870153@micro11(local) jg_1859264_micro11_5
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0: ProofGrid usable level: 4
0.0.N: Proofgrid shell started at 1870152@micro11(local) jg_1859264_micro11_5
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.04 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.04 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.04 s.
0: ProofGrid usable level: 2
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_write" in 0.07 s.
0: ProofGrid usable level: 1
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.10 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.N: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1870185@micro11(local) jg_1859264_micro11_5
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1870186@micro11(local) jg_1859264_micro11_5
0.0.Mpcustom4: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0.0.Ht: Proofgrid shell started at 1870184@micro11(local) jg_1859264_micro11_5
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1870190@micro11(local) jg_1859264_micro11_5
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.14 s)
0.0.Ht: Exited with Success (@ 0.14 s)
0.0.Bm: Exited with Success (@ 0.14 s)
0.0.B: Proofgrid shell started at 1870189@micro11(local) jg_1859264_micro11_5
0.0.B: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1870187@micro11(local) jg_1859264_micro11_5
0.0.Oh: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1870188@micro11(local) jg_1859264_micro11_5
0.0.L: Requesting engine job to terminate
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.AM: Exited with Success (@ 0.15 s)
0.0.B: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.16 s)
0.0.L: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.16 s)
0.0.Oh: Exited with Success (@ 0.16 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.19 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.00        0.00        0.00 %
     Hp        0.09        0.01        0.00       12.60 %
     Ht        0.13        0.00        0.00        0.00 %
     Bm        0.13        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.14        0.00        0.00        0.00 %
      L        0.14        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
     AM        0.13        0.00        0.00        0.00 %
    all        0.13        0.00        0.00        1.19 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.13        0.01        0.00

    Data read    : 12.29 kiB
    Data written : 612.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % prove -bg -all
INFO (IPF036): Starting proof on task: "<embedded>", 0 properties to prove with 0 already proven/unreachable
background 1
INFO (IPF060): There are no unresolved assertions in task: <embedded>
INFO (IPF059): 1: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 4 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 16 of 16 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 3, declared: 1, looping: 0, posedge: 3, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_read" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.16 s]
0.0.N: Proof Simplification Iteration 3	[0.16 s]
0.0.N: Proof Simplification Iteration 4	[0.16 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.16 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1870428@micro11(local) jg_1859264_micro11_6
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.01 s.
0: ProofGrid usable level: 3
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_write:precondition1"	[0.06 s].
0.0.Hp: Proofgrid shell started at 1870429@micro11(local) jg_1859264_micro11_6
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_timing"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.03 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_nonseq_timing".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_nonseq_timing".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_nonseq_timing".
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_timing"	[0.04 s].
0.0.Hp: Requesting engine job to terminate
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.03 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.01 s]
0.0.Bm: Proofgrid shell started at 1870461@micro11(local) jg_1859264_micro11_6
0.0.Bm: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.11 s)
0.0.Ht: Proofgrid shell started at 1870460@micro11(local) jg_1859264_micro11_6
0.0.Ht: Requesting engine job to terminate
0.0.B: Proofgrid shell started at 1870465@micro11(local) jg_1859264_micro11_6
0.0.B: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.11 s)
0.0.Bm: Exited with Success (@ 0.11 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1870463@micro11(local) jg_1859264_micro11_6
0.0.Oh: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.12 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1870464@micro11(local) jg_1859264_micro11_6
0.0.L: Requesting engine job to terminate
0.0.AM: Proofgrid shell started at 1870466@micro11(local) jg_1859264_micro11_6
0.0.AM: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1870462@micro11(local) jg_1859264_micro11_6
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.12 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.AM: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.12 s)
0.0.AM: Exited with Success (@ 0.12 s)
0.0.Mpcustom4: Exited with Success (@ 0.12 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 2.31 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.02        0.00       19.57 %
     Hp        0.11        0.00        0.00        0.00 %
     Ht        0.11        0.00        0.00        0.00 %
     Bm        0.11        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.11        0.00        0.00        0.00 %
      L        0.11        0.00        0.00        0.00 %
      B        0.10        0.00        0.00        0.00 %
     AM        0.10        0.00        0.00        0.00 %
    all        0.11        0.00        0.00        2.31 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.96        0.02        0.00

    Data read    : 4.85 kiB
    Data written : 766.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 1 (25%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (75%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 12 of 12 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_read" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.14 s]
0.0.N: Proof Simplification Iteration 3	[0.14 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.14 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1870749@micro11(local) jg_1859264_micro11_7
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_write:precondition1"	[0.05 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_timing"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A max_length bound was found. The shortest trace is no longer than 1024 cycles. [0.00 s]
INFO (IPF008): 0.0.N: A max_length bound of 1024 was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.00 s.
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.N: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_nonseq_timing".
INFO (IPF055): 0.0.N: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_nonseq_timing".
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "Bridge_Top.chk_top.assert_nonseq_timing".
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_timing"	[0.04 s].
0.0.N: All properties determined. [0.00 s]
0.0.N: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Hp: Proofgrid shell started at 1870750@micro11(local) jg_1859264_micro11_7
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Preventing job from starting because proof is shutting down.
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1870789@micro11(local) jg_1859264_micro11_7
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.14 s)
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.14 s)
0.0.Ht: Proofgrid shell started at 1870787@micro11(local) jg_1859264_micro11_7
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1870790@micro11(local) jg_1859264_micro11_7
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.15 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.15 s)
0.0.Bm: Proofgrid shell started at 1870788@micro11(local) jg_1859264_micro11_7
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.17 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.50 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.13        0.00        0.00        3.16 %
     Hp        0.14        0.00        0.00        0.00 %
     Ht        0.14        0.00        0.00        0.00 %
     Bm        0.15        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.13        0.00        0.00        0.00 %
    all        0.14        0.00        0.00        0.50 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.82        0.00        0.00

    Data read    : 2.92 kiB
    Data written : 459.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 1 (25%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (75%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 13 of 13 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0: Found proofs for 2 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 4
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1871003@micro11(local) jg_1859264_micro11_8
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.14 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.16 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.16 s.
0.0.Hp: Trace Attempt  2	[0.00 s]
0.0.Hp: Trace Attempt  3	[0.00 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 3 cycles was found. [0.00 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.19 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Proofgrid shell started at 1871002@micro11(local) jg_1859264_micro11_8
0.0.N: Requesting engine job to terminate
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1871034@micro11(local) jg_1859264_micro11_8
0.0.Ht: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1871038@micro11(local) jg_1859264_micro11_8
0.0.L: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.09 s)
0.0.Mpcustom4: Proofgrid shell started at 1871036@micro11(local) jg_1859264_micro11_8
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1871035@micro11(local) jg_1859264_micro11_8
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.10 s)
0.0.Oh: Proofgrid shell started at 1871037@micro11(local) jg_1859264_micro11_8
0.0.Oh: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.10 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.10 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.10 s)
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.10 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.76 %)
--------------------------------------------------------------
     engines started                               :     7
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.00        0.00        0.00 %
     Hp        0.09        0.01        0.00        5.43 %
     Ht        0.09        0.00        0.00        0.00 %
     Bm        0.09        0.00        0.00        0.00 %
    Mpcustom4        0.09        0.00        0.00        0.00 %
     Oh        0.09        0.00        0.00        0.00 %
      L        0.09        0.00        0.00        0.00 %
    all        0.10        0.00        0.00        0.76 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.67        0.01        0.00

    Data read    : 3.32 kiB
    Data written : 475.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 2 (50%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (50%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 17 of 17 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0: Found proofs for 1 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.001s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 4, declared: 1, looping: 0, posedge: 4, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 5
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1871272@micro11(local) jg_1859264_micro11_9
0.0.N: Proofgrid shell started at 1871271@micro11(local) jg_1859264_micro11_9
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.12 s.
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.14 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.14 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.14 s.
0.0.Hp: Trace Attempt  2	[0.01 s]
0.0.Hp: A trace with 2 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 2 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_write" in 0.17 s.
0.0.Hp: Trace Attempt  3	[0.01 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 3 cycles was found. [0.01 s]
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 3 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_timing" in 0.19 s.
0.0.Hp: All properties determined. [0.01 s]
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1871307@micro11(local) jg_1859264_micro11_9
0.0.Oh: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.11 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1871304@micro11(local) jg_1859264_micro11_9
0.0.Ht: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.11 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.11 s)
0.0.Mpcustom4: Proofgrid shell started at 1871306@micro11(local) jg_1859264_micro11_9
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1871305@micro11(local) jg_1859264_micro11_9
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.12 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.12 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 1.99 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.00        0.00        0.00 %
     Hp        0.10        0.01        0.00       11.91 %
     Ht        0.11        0.00        0.00        0.00 %
     Bm        0.12        0.00        0.00        0.00 %
    Mpcustom4        0.11        0.00        0.00        0.00 %
     Oh        0.09        0.00        0.00        0.00 %
    all        0.11        0.00        0.00        1.99 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.64        0.01        0.00

    Data read    : 11.39 kiB
    Data written : 483.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 1 (25%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 3 (75%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 8 of 8 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.00 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 3
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1871538@micro11(local) jg_1859264_micro11_10
0.0.N: Proofgrid shell started at 1871537@micro11(local) jg_1859264_micro11_10
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.30 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.33 s.
INFO (IPF055): 0.0.Hp: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_psel" in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.33 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_psel:precondition1" was covered in 1 cycles in 0.33 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_write:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_write:precondition1"	[0.00 s].
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.00 s]
0.0.L: Proofgrid shell started at 1871573@micro11(local) jg_1859264_micro11_10
0.0.L: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.12 s)
0.0.Bm: Proofgrid shell started at 1871570@micro11(local) jg_1859264_micro11_10
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Proofgrid shell started at 1871569@micro11(local) jg_1859264_micro11_10
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1871571@micro11(local) jg_1859264_micro11_10
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1871572@micro11(local) jg_1859264_micro11_10
0.0.Oh: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.14 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1871574@micro11(local) jg_1859264_micro11_10
0.0.B: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.14 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.14 s)
0.0.Bm: Exited with Success (@ 0.14 s)
0.0.Mpcustom4: Exited with Success (@ 0.14 s)
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.15 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.94 %)
--------------------------------------------------------------
     engines started                               :     8
     engine jobs started                           :     8

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.00        0.00        3.10 %
     Hp        0.10        0.01        0.00        4.81 %
     Ht        0.12        0.00        0.00        0.00 %
     Bm        0.11        0.00        0.00        0.00 %
    Mpcustom4        0.12        0.00        0.00        0.00 %
     Oh        0.12        0.00        0.00        0.00 %
      L        0.11        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
    all        0.12        0.00        0.00        0.94 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.94        0.01        0.00

    Data read    : 3.57 kiB
    Data written : 640.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_psel -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_psel".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(59): syntax error near '||'
[ERROR (VERI-1137)] top_sva.sv(59): syntax error near '||'
[ERROR (VERI-1137)] top_sva.sv(59): syntax error near ')'
[ERROR (VERI-1137)] top_sva.sv(60): syntax error near ';'
[ERROR (VERI-1137)] top_sva.sv(64): syntax error near 'else'
[ERROR (VERI-2344)] top_sva.sv(64): SystemVerilog 2009 keyword 'else' used in incorrect context
[ERROR (VERI-1620)] top_sva.sv(64): invalid use of system task '$error' in expression, expected a system function
[ERROR (VERI-1137)] top_sva.sv(67): syntax error near 'endmodule'
[ERROR (VERI-2344)] top_sva.sv(67): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
[ERROR (VERI-1138)] top_sva.sv(74): unexpected EOF
[ERROR (VERI-9023)] top_sva.sv(74): previous error is within an unterminated design unit
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(59): syntax error near '||'
	[ERROR (VERI-1137)] top_sva.sv(59): syntax error near '||'
	[ERROR (VERI-1137)] top_sva.sv(59): syntax error near ')'
	[ERROR (VERI-1137)] top_sva.sv(60): syntax error near ';'
	[ERROR (VERI-1137)] top_sva.sv(64): syntax error near 'else'
	[ERROR (VERI-2344)] top_sva.sv(64): SystemVerilog 2009 keyword 'else' used in incorrect context
	[ERROR (VERI-1620)] top_sva.sv(64): invalid use of system task '$error' in expression, expected a system function
	[ERROR (VERI-1137)] top_sva.sv(67): syntax error near 'endmodule'
	[ERROR (VERI-2344)] top_sva.sv(67): SystemVerilog 2009 keyword 'endmodule' used in incorrect context
	[ERROR (VERI-1138)] top_sva.sv(74): unexpected EOF
	[ERROR (VERI-9023)] top_sva.sv(74): previous error is within an unterminated design unit
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 11 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1137)] top_sva.sv(59): syntax error near '||'
[ERROR (VERI-1137)] top_sva.sv(59): syntax error near '||'
[ERROR (VERI-1137)] top_sva.sv(59): syntax error near ')'
[ERROR (VERI-1128)] top_sva.sv(63): 'nonseq_psel_valid' is not declared
[WARN (VERI-1763)] top_sva.sv(64): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(67): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1137)] top_sva.sv(59): syntax error near '||'
	[ERROR (VERI-1137)] top_sva.sv(59): syntax error near '||'
	[ERROR (VERI-1137)] top_sva.sv(59): syntax error near ')'
	[ERROR (VERI-1128)] top_sva.sv(63): 'nonseq_psel_valid' is not declared
	[ERROR (VERI-1072)] top_sva.sv(67): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1128)] top_sva.sv(68): 'nonseq_psel_valid' is not declared
[WARN (VERI-1763)] top_sva.sv(69): SVA directive is not sensitive to any clock. The directive will be sampled on the posedge of the fastest clock.
[ERROR (VERI-1072)] top_sva.sv(72): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1128)] top_sva.sv(68): 'nonseq_psel_valid' is not declared
	[ERROR (VERI-1072)] top_sva.sv(72): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 11 of 11 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_pselx" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.20 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.20 s
0.0.N: Identified and disabled 1 duplicated target.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1875115@micro11(local) jg_1859264_micro11_11
0.0.N: Proofgrid shell started at 1875114@micro11(local) jg_1859264_micro11_11
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.06 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.06 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Bm: Proofgrid shell started at 1875147@micro11(local) jg_1859264_micro11_11
0.0.Bm: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.12 s)
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Proofgrid shell started at 1875148@micro11(local) jg_1859264_micro11_11
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1875149@micro11(local) jg_1859264_micro11_11
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.12 s)
0.0.Ht: Proofgrid shell started at 1875146@micro11(local) jg_1859264_micro11_11
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.14 s)
0.0.Oh: Exited with Success (@ 0.14 s)
0.0.Ht: Exited with Success (@ 0.14 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.31 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.00        0.00        0.16 %
     Hp        0.11        0.00        0.00        1.68 %
     Ht        0.12        0.00        0.00        0.00 %
     Bm        0.09        0.00        0.00        0.00 %
    Mpcustom4        0.10        0.00        0.00        0.00 %
     Oh        0.10        0.00        0.00        0.00 %
    all        0.11        0.00        0.00        0.31 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.64        0.00        0.00

    Data read    : 2.46 kiB
    Data written : 605.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_pselx -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_pselx".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 7 of 7 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_pselx" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.20 s]
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.25 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.25 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1875372@micro11(local) jg_1859264_micro11_12
0.0.N: Proofgrid shell started at 1875371@micro11(local) jg_1859264_micro11_12
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.02 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.00 s]
0.0.Bm: Proofgrid shell started at 1875404@micro11(local) jg_1859264_micro11_12
0.0.Bm: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.11 s)
0.0.Ht: Proofgrid shell started at 1875403@micro11(local) jg_1859264_micro11_12
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.11 s)
0.0.Oh: Proofgrid shell started at 1875406@micro11(local) jg_1859264_micro11_12
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.12 s)
0.0.Mpcustom4: Proofgrid shell started at 1875405@micro11(local) jg_1859264_micro11_12
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.L: Proofgrid shell started at 1875407@micro11(local) jg_1859264_micro11_12
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.12 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.13 s)
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.13 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.76 %)
--------------------------------------------------------------
     engines started                               :     7
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.00        0.00        0.00 %
     Hp        0.10        0.01        0.00        5.49 %
     Ht        0.11        0.00        0.00        0.00 %
     Bm        0.10        0.00        0.00        0.00 %
    Mpcustom4        0.11        0.00        0.00        0.00 %
     Oh        0.10        0.00        0.00        0.00 %
      L        0.11        0.00        0.00        0.00 %
    all        0.10        0.00        0.00        0.76 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.73        0.01        0.00

    Data read    : 2.53 kiB
    Data written : 525.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_pselx -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_pselx".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 7 of 7 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_pselx" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.16 s]
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.20 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.20 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1875749@micro11(local) jg_1859264_micro11_13
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_read:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1"	[0.05 s].
0.0.Hp: Proofgrid shell started at 1875750@micro11(local) jg_1859264_micro11_13
0.0.Hp: Requesting engine job to terminate
0.0.N: All properties determined. [0.01 s]
0.0.N: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.Hp: Preventing job from starting because proof is shutting down.
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1875782@micro11(local) jg_1859264_micro11_13
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1875783@micro11(local) jg_1859264_micro11_13
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1875784@micro11(local) jg_1859264_micro11_13
0.0.Oh: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.10 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.10 s)
0.0.L: Proofgrid shell started at 1875785@micro11(local) jg_1859264_micro11_13
0.0.L: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.10 s)
0.0.Mpcustom4: Exited with Success (@ 0.10 s)
0.0.Ht: Proofgrid shell started at 1875781@micro11(local) jg_1859264_micro11_13
0.0.Ht: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.10 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.10 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.85 %)
--------------------------------------------------------------
     engines started                               :     7
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.10        0.01        0.00        5.32 %
     Hp        0.10        0.00        0.00        0.00 %
     Ht        0.10        0.00        0.00        0.00 %
     Bm        0.09        0.00        0.00        0.00 %
    Mpcustom4        0.09        0.00        0.00        0.00 %
     Oh        0.09        0.00        0.00        0.00 %
      L        0.09        0.00        0.00        0.00 %
    all        0.09        0.00        0.00        0.85 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.66        0.01        0.00

    Data read    : 2.48 kiB
    Data written : 341.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_pselx -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_pselx".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1620)] top_sva.sv(59): invalid use of system task '$display' in expression, expected a system function
[ERROR (VERI-1072)] top_sva.sv(80): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1620)] top_sva.sv(59): invalid use of system task '$display' in expression, expected a system function
	[ERROR (VERI-1072)] top_sva.sv(80): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1620)] top_sva.sv(59): invalid use of system task '$error' in expression, expected a system function
[ERROR (VERI-1072)] top_sva.sv(80): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1620)] top_sva.sv(59): invalid use of system task '$error' in expression, expected a system function
	[ERROR (VERI-1072)] top_sva.sv(80): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
[ERROR (VERI-1130)] top_sva.sv(59): 'nonseq_read' is not valid in an expression
[ERROR (VERI-1419)] top_sva.sv(59): illegal operand for operator &&
[ERROR (VERI-1072)] top_sva.sv(81): module 'top_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1130)] top_sva.sv(59): 'nonseq_read' is not valid in an expression
	[ERROR (VERI-1419)] top_sva.sv(59): illegal operand for operator &&
	[ERROR (VERI-1072)] top_sva.sv(81): module 'top_sva' is ignored due to previous errors
ERROR at line 3 in file /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 3 errors detected in the design file(s).


% include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 8 of 8 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_pselx" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.17 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.17 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1878940@micro11(local) jg_1859264_micro11_14
0.0.Hp: Proofgrid shell started at 1878941@micro11(local) jg_1859264_micro11_14
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.00 s.
0: ProofGrid usable level: 1
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_read:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1"	[0.05 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.cover_wrong_htrans"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Requesting engine job to terminate
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.cover_wrong_htrans" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.cover_wrong_htrans"	[0.05 s].
0.0.Hp: Interrupted. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: All properties determined. [0.00 s]
0.0.L: Proofgrid shell started at 1878976@micro11(local) jg_1859264_micro11_14
0.0.L: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.11 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.11 s)
0.0.Mpcustom4: Proofgrid shell started at 1878974@micro11(local) jg_1859264_micro11_14
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1878975@micro11(local) jg_1859264_micro11_14
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1878973@micro11(local) jg_1859264_micro11_14
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1878972@micro11(local) jg_1859264_micro11_14
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.12 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.B: Proofgrid shell started at 1878977@micro11(local) jg_1859264_micro11_14
0.0.B: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.12 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.12 s)
0.0.Oh: Exited with Success (@ 0.12 s)
0.0.B: Interrupted. [0.00 s]
0.0.B: Exited with Success (@ 0.12 s)
0.0.AM: Proofgrid shell started at 1878978@micro11(local) jg_1859264_micro11_14
0.0.AM: Requesting engine job to terminate
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.15 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.52 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.11        0.01        0.00        4.43 %
     Hp        0.10        0.00        0.00        0.04 %
     Ht        0.12        0.00        0.00        0.00 %
     Bm        0.11        0.00        0.00        0.00 %
    Mpcustom4        0.11        0.00        0.00        0.00 %
     Oh        0.11        0.00        0.00        0.00 %
      L        0.10        0.00        0.00        0.00 %
      B        0.11        0.00        0.00        0.00 %
     AM        0.14        0.00        0.00        0.00 %
    all        0.11        0.00        0.00        0.52 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.03        0.01        0.00

    Data read    : 3.29 kiB
    Data written : 677.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 7 of 7 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_pselx" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.18 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.18 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1880489@micro11(local) jg_1859264_micro11_15
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_read:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1"	[0.05 s].
0.0.N: All properties determined. [0.00 s]
0.0.Hp: Proofgrid shell started at 1880490@micro11(local) jg_1859264_micro11_15
0.0.Hp: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.02 s)
0: ProofGrid usable level: 0
0.0.Hp: Preventing job from starting because proof is shutting down.
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Interrupted. [0.00 s]
0.0.Bm: Proofgrid shell started at 1880522@micro11(local) jg_1859264_micro11_15
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1880524@micro11(local) jg_1859264_micro11_15
0.0.Oh: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.11 s)
0.0.Mpcustom4: Proofgrid shell started at 1880523@micro11(local) jg_1859264_micro11_15
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1880525@micro11(local) jg_1859264_micro11_15
0.0.L: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1880521@micro11(local) jg_1859264_micro11_15
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.11 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Oh: Exited with Success (@ 0.11 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.12 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.12 s)
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.12 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.75 %)
--------------------------------------------------------------
     engines started                               :     7
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.01        0.00        5.47 %
     Hp        0.10        0.00        0.00        0.00 %
     Ht        0.11        0.00        0.00        0.00 %
     Bm        0.10        0.00        0.00        0.00 %
    Mpcustom4        0.11        0.00        0.00        0.00 %
     Oh        0.10        0.00        0.00        0.00 %
      L        0.10        0.00        0.00        0.00 %
    all        0.10        0.00        0.00        0.75 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.72        0.01        0.00

    Data read    : 2.48 kiB
    Data written : 338.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_pselx -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_pselx".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 7 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 7 of 7 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0: Found proofs for 3 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_pselx" in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.17 s]
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 3	[0.19 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.19 s
0.0.N: Identified and disabled 2 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 1
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.N: Proofgrid shell started at 1882208@micro11(local) jg_1859264_micro11_16
0.0.Hp: Proofgrid shell started at 1882209@micro11(local) jg_1859264_micro11_16
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_read:precondition1"	[0.00 s].
0.0.N: Starting proof for property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.N: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_read:precondition1"	[0.05 s].
0.0.N: Stopped processing property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1"	[0.05 s].
0.0.Hp: Preventing job from starting because proof is shutting down.
0.0.Hp: Requesting engine job to terminate
0.0.Hp: Interrupted. [0.00 s]
0.0.N: All properties determined. [0.01 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.Oh: Proofgrid shell started at 1882243@micro11(local) jg_1859264_micro11_16
0.0.Oh: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.10 s)
0.0.Ht: Proofgrid shell started at 1882240@micro11(local) jg_1859264_micro11_16
0.0.Ht: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1882242@micro11(local) jg_1859264_micro11_16
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1882241@micro11(local) jg_1859264_micro11_16
0.0.Bm: Requesting engine job to terminate
0.0.L: Proofgrid shell started at 1882244@micro11(local) jg_1859264_micro11_16
0.0.L: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.13 s)
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Mpcustom4: Exited with Success (@ 0.14 s)
0.0.Oh: Exited with Success (@ 0.14 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.Bm: Exited with Success (@ 0.14 s)
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.14 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.82 %)
--------------------------------------------------------------
     engines started                               :     7
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.09        0.01        0.00        5.82 %
     Hp        0.09        0.00        0.00        0.00 %
     Ht        0.10        0.00        0.00        0.00 %
     Bm        0.11        0.00        0.00        0.00 %
    Mpcustom4        0.10        0.00        0.00        0.00 %
     Oh        0.09        0.00        0.00        0.00 %
      L        0.10        0.00        0.00        0.00 %
    all        0.10        0.00        0.00        0.82 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.69        0.01        0.00

    Data read    : 2.49 kiB
    Data written : 341.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 7
                 assertions                   : 4
                  - proven                    : 3 (75%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (25%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_pselx -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_pselx".
cex
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 12 of 12 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_seq_pselx" was proven in 0.00 s.
0: Found proofs for 4 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_pselx" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_seq_pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_reset_pselx:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_reset_pselx" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.15 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.15 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1882733@micro11(local) jg_1859264_micro11_17
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.03 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.03 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Proofgrid shell started at 1882732@micro11(local) jg_1859264_micro11_17
0.0.N: Requesting engine job to terminate
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1882764@micro11(local) jg_1859264_micro11_17
0.0.Ht: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.10 s)
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.10 s)
0.0.Oh: Proofgrid shell started at 1882767@micro11(local) jg_1859264_micro11_17
0.0.Oh: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1882765@micro11(local) jg_1859264_micro11_17
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.10 s)
0.0.Oh: Exited with Success (@ 0.10 s)
0.0.Mpcustom4: Proofgrid shell started at 1882766@micro11(local) jg_1859264_micro11_17
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Mpcustom4: Exited with Success (@ 0.11 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.64 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.14        0.00        0.00        0.00 %
     Hp        0.12        0.00        0.00        3.40 %
     Ht        0.09        0.00        0.00        0.00 %
     Bm        0.10        0.00        0.00        0.00 %
    Mpcustom4        0.10        0.00        0.00        0.00 %
     Oh        0.09        0.00        0.00        0.00 %
    all        0.11        0.00        0.00        0.64 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.64        0.00        0.00

    Data read    : 2.43 kiB
    Data written : 365.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 12 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 13 of 13 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_pselx" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_seq_pselx" was proven in 0.00 s.
0: Found proofs for 5 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_seq_pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_reset_pselx:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_reset_pselx" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.24 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.24 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1883702@micro11(local) jg_1859264_micro11_18
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proofgrid shell started at 1883701@micro11(local) jg_1859264_micro11_18
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.01 s.
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.08 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_pselx:precondition1" was covered in 1 cycles in 0.08 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Oh: Proofgrid shell started at 1883736@micro11(local) jg_1859264_micro11_18
0.0.Oh: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.14 s)
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1883733@micro11(local) jg_1859264_micro11_18
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1883734@micro11(local) jg_1859264_micro11_18
0.0.Bm: Requesting engine job to terminate
0.0.Oh: Exited with Success (@ 0.14 s)
0.0.Mpcustom4: Proofgrid shell started at 1883735@micro11(local) jg_1859264_micro11_18
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Ht: Exited with Success (@ 0.14 s)
0.0.Bm: Exited with Success (@ 0.14 s)
0.0.Mpcustom4: Exited with Success (@ 0.14 s)
0.0.L: Proofgrid shell started at 1883737@micro11(local) jg_1859264_micro11_18
0.0.L: Requesting engine job to terminate
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.L: Exited with Success (@ 0.16 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.63 %)
--------------------------------------------------------------
     engines started                               :     7
     engine jobs started                           :     7

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.00        0.00        0.00 %
     Hp        0.09        0.01        0.00        5.72 %
     Ht        0.14        0.00        0.00        0.00 %
     Bm        0.13        0.00        0.00        0.00 %
    Mpcustom4        0.13        0.00        0.00        0.00 %
     Oh        0.12        0.00        0.00        0.00 %
      L        0.14        0.00        0.00        0.00 %
    all        0.13        0.00        0.00        0.63 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               0.88        0.01        0.00

    Data read    : 2.74 kiB
    Data written : 385.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 12
                 assertions                   : 6
                  - proven                    : 6 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 6
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 6 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % include /homes/user/stud/fall23/ym3000/6863/CSEE-6863-Final-Project/SVA/top/top_sva.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% analyze -sv09 top_sva.sv
[-- (VERI-1482)] Analyzing Verilog file '/tools/cadence/jasper_2024.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'top_sva.sv'
%% analyze -sv09 ../../RTL/top.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/top.v'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Penable_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Hreadyout_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwrite_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pselx_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Paddr_temp', assumed default net type 'wire'
[INFO (VERI-2561)] ../../RTL/top.v(24): undeclared symbol 'Pwdata_temp', assumed default net type 'wire'
%% analyze -sv09 ../../RTL/AHB_Interface.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/AHB_Interface.v'
%% analyze -sv09 ../../RTL/APB_FSM.v
[-- (VERI-1482)] Analyzing Verilog file '../../RTL/APB_FSM.v'
%% elaborate -top Bridge_Top
INFO (ISW003): Top module name is "Bridge_Top".
[INFO (HIER-8002)] ../../RTL/top.v(27): Disabling old hierarchical reference handler
[INFO (VERI-1018)] ../../RTL/AHB_Interface.v(12): compiling module 'AHB_slave_interface'
[INFO (VERI-1018)] ../../RTL/APB_FSM.v(2): compiling module 'APB_FSM'
[INFO (VERI-1018)] top_sva.sv(1): compiling module 'top_sva'
[INFO (VERI-1018)] ../../RTL/top.v(1): compiling module 'Bridge_Top'
[WARN (VERI-1098)] ../../RTL/top.v(6): port 'Hreadyout' is already defined
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 3 for port 'Pselx_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Paddr_temp'
[WARN (VERI-1330)] ../../RTL/top.v(24): actual bit length 1 differs from formal bit length 32 for port 'Pwdata_temp'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          5 (1 packages)
  Single run mode                         On
  Pipeline                                On (4 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      5 (5 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
Bridge_Top
%% 
%% clock clk
%% reset ~rst
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst".
Bridge_Top
[<embedded>] % prove -bg -all
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 11 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 202 of 202 design flops, 36 of 68 design latches, 12 of 12 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_write" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_read" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_nonseq_timing" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_seq_pselx" was proven in 0.00 s.
0: Found proofs for 4 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, looping: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF055): 0.0.PRE: A counterexample (cex) with 1 cycles was found for the property "Bridge_Top.chk_top.assert_nonseq_pselx" in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_seq_pselx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "Bridge_Top.chk_top.assert_reset_pselx:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "Bridge_Top.chk_top.assert_reset_pselx" was proven in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.27 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.27 s
0.0.N: Identified and disabled 3 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 2
0: Initial ProofGrid level: 1
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 1884756@micro11(local) jg_1859264_micro11_19
0.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.00 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_write:precondition1" was covered in 1 cycles in 0.00 s.
0: ProofGrid usable level: 1
0.0.Hp: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.01 s]
0.0.Hp: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_read:precondition1" was covered in 1 cycles in 0.07 s.
INFO (IPF047): 0.0.Hp: The cover property "Bridge_Top.chk_top.assert_nonseq_timing:precondition1" was covered in 1 cycles in 0.07 s.
0.0.Hp: All properties determined. [0.00 s]
0.0.N: Proofgrid shell started at 1884755@micro11(local) jg_1859264_micro11_19
0.0.N: Requesting engine job to terminate
0.0.Hp: Exited with Success (@ 0.01 s)
0: ProofGrid usable level: 0
0.0.N: Preventing job from starting because proof is shutting down.
0.0.N: Requesting engine job to terminate
0.0.N: Interrupted. [0.00 s]
0.0.Ht: Proofgrid shell started at 1884787@micro11(local) jg_1859264_micro11_19
0.0.Ht: Requesting engine job to terminate
0.0.Bm: Proofgrid shell started at 1884788@micro11(local) jg_1859264_micro11_19
0.0.Bm: Requesting engine job to terminate
0.0.N: Exited with Success (@ 0.13 s)
0.0.B: Proofgrid shell started at 1884792@micro11(local) jg_1859264_micro11_19
0.0.B: Requesting engine job to terminate
0.0.Oh: Proofgrid shell started at 1884790@micro11(local) jg_1859264_micro11_19
0.0.Oh: Requesting engine job to terminate
0.0.Mpcustom4: Proofgrid shell started at 1884789@micro11(local) jg_1859264_micro11_19
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Ht: Preventing job from starting because proof is shutting down.
0.0.Ht: Requesting engine job to terminate
0.0.Ht: Interrupted. [0.00 s]
0.0.Bm: Preventing job from starting because proof is shutting down.
0.0.Bm: Requesting engine job to terminate
0.0.Ht: Exited with Success (@ 0.14 s)
0.0.Bm: Interrupted. [0.00 s]
0.0.Mpcustom4: Preventing job from starting because proof is shutting down.
0.0.Mpcustom4: Requesting engine job to terminate
0.0.Mpcustom4: Interrupted. [0.00 s]
0.0.Oh: Preventing job from starting because proof is shutting down.
0.0.Oh: Requesting engine job to terminate
0.0.Oh: Interrupted. [0.00 s]
0.0.B: Preventing job from starting because proof is shutting down.
0.0.B: Requesting engine job to terminate
0.0.B: Interrupted. [0.00 s]
0.0.Bm: Exited with Success (@ 0.15 s)
0.0.Mpcustom4: Exited with Success (@ 0.15 s)
0.0.Oh: Exited with Success (@ 0.15 s)
0.0.L: Proofgrid shell started at 1884791@micro11(local) jg_1859264_micro11_19
0.0.L: Requesting engine job to terminate
0.0.B: Exited with Success (@ 0.15 s)
0.0.L: Preventing job from starting because proof is shutting down.
0.0.L: Requesting engine job to terminate
0.0.L: Interrupted. [0.00 s]
0.0.AM: Proofgrid shell started at 1884793@micro11(local) jg_1859264_micro11_19
0.0.AM: Requesting engine job to terminate
0.0.L: Exited with Success (@ 0.17 s)
0.0.AM: Preventing job from starting because proof is shutting down.
0.0.AM: Requesting engine job to terminate
0.0.AM: Interrupted. [0.00 s]
0.0.AM: Exited with Success (@ 0.17 s)
0: --------------------------------------------------------------
ProofGrid Summary (utilization 0.61 %)
--------------------------------------------------------------
     engines started                               :     9
     engine jobs started                           :     9

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.12        0.00        0.00        0.00 %
     Hp        0.10        0.01        0.00        6.87 %
     Ht        0.13        0.00        0.00        0.00 %
     Bm        0.13        0.00        0.00        0.00 %
    Mpcustom4        0.14        0.00        0.00        0.00 %
     Oh        0.13        0.00        0.00        0.00 %
      L        0.14        0.00        0.00        0.00 %
      B        0.13        0.00        0.00        0.00 %
     AM        0.15        0.00        0.00        0.00 %
    all        0.13        0.00        0.00        0.61 %

    Total time in state (seconds)
    -----------------------------------------
            Pending     Running        Dead  
    -----------------------------------------
               1.16        0.01        0.00

    Data read    : 3.37 kiB
    Data written : 425.00 B

0: All pending notifications were processed.
INFO (IPF059): 0: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 11
                 assertions                   : 6
                  - proven                    : 5 (83.3333%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 1 (16.6667%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 5
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 5 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -violation -property <embedded>::Bridge_Top.chk_top.assert_nonseq_pselx -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::Bridge_Top.chk_top.assert_nonseq_pselx".
cex
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.499 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
