// Seed: 3273769333
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output wire id_8;
  inout tri id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1 !== -1'b0;
endmodule
module module_1 #(
    parameter id_0 = 32'd57
) (
    output uwire _id_0,
    input  tri0  id_1,
    input  tri0  id_2,
    input  tri   id_3
);
  assign id_0 = id_3;
  logic id_5;
  logic [-1 : id_0] id_6;
  ;
  assign id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6
  );
endmodule
