\hypertarget{struct_d_w_t___type}{}\doxysection{DWT\+\_\+\+Type Struct Reference}
\label{struct_d_w_t___type}\index{DWT\_Type@{DWT\_Type}}


Structure type to access the Data Watchpoint and Trace Register (DWT).  




{\ttfamily \#include $<$core\+\_\+armv81mml.\+h$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gadd790c53410023b3b581919bb681fe2a}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga102eaa529d9098242851cb57c52b42d9}{CYCCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2c08096c82abe245c0fa97badc458154}{CPICNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9fe20c16c5167ca61486caf6832686d1}{EXCCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga416a54e2084ce66e5ca74f152a5ecc70}{SLEEPCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacc05d89bdb1b4fe2fa499920ec02d0b1}{LSUCNT}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1cfc48384ebd8fd8fb7e5d955aae6c97}{FOLDCNT}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6353ca1d1ad9bc1be05d3b5632960113}{PCSR}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga61c2965af5bc0643f9af65620b0e67c9}{COMP0}}
\item 
uint32\+\_\+t {\bfseries RESERVED1} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga579ae082f58a0317b7ef029b20f52889}{FUNCTION0}}
\item 
uint32\+\_\+t {\bfseries RESERVED2} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga38714af6b7fa7c64d68f5e1efbe7a931}{COMP1}}
\item 
uint32\+\_\+t {\bfseries RESERVED3} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga8dfcf25675f9606aa305c46e85182e4e}{FUNCTION1}}
\item 
uint32\+\_\+t {\bfseries RESERVED4} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga5ae6dde39989f27bae90afc2347deb46}{COMP2}}
\item 
uint32\+\_\+t {\bfseries RESERVED5} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab1b60d6600c38abae515bab8e86a188f}{FUNCTION2}}
\item 
uint32\+\_\+t {\bfseries RESERVED6} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga85eb73d1848ac3f82d39d6c3e8910847}{COMP3}}
\item 
uint32\+\_\+t {\bfseries RESERVED7} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga52d4ff278fae6f9216c63b74ce328841}{FUNCTION3}}
\item 
uint32\+\_\+t {\bfseries RESERVED8} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga86bc7f4ad425a05b29978a6f97563783}{COMP4}}
\item 
uint32\+\_\+t {\bfseries RESERVED9} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2fa7fd33c3fae711e0d0e683f29b5b6d}{FUNCTION4}}
\item 
uint32\+\_\+t {\bfseries RESERVED10} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga07667ec9dd833ecab52bf2cf802d9acb}{COMP5}}
\item 
uint32\+\_\+t {\bfseries RESERVED11} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2f33ef0ce606e4850ecde8d044f7bb5b}{FUNCTION5}}
\item 
uint32\+\_\+t {\bfseries RESERVED12} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1256ac92acb94add255ff31aca31070d}{COMP6}}
\item 
uint32\+\_\+t {\bfseries RESERVED13} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa8f49a707a5d85cf554b9bef54c19380}{FUNCTION6}}
\item 
uint32\+\_\+t {\bfseries RESERVED14} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga46db6f5289d840f0b9886ae598352452}{COMP7}}
\item 
uint32\+\_\+t {\bfseries RESERVED15} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gababf5d870650c4a480302b65bdb66741}{FUNCTION7}}
\item 
uint32\+\_\+t {\bfseries RESERVED16} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaee138bc70746585e4ccf62557954c07f}{COMP8}}
\item 
uint32\+\_\+t {\bfseries RESERVED17} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacdd6b87ea4bc95345687074c53098e75}{FUNCTION8}}
\item 
uint32\+\_\+t {\bfseries RESERVED18} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabf79b853fc2d25de9c03bdb183e4aee0}{COMP9}}
\item 
uint32\+\_\+t {\bfseries RESERVED19} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga379b5b8f7d40003b7bdabd535e0378a1}{FUNCTION9}}
\item 
uint32\+\_\+t {\bfseries RESERVED20} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gacf26842434e5cd1487a49812ec842d03}{COMP10}}
\item 
uint32\+\_\+t {\bfseries RESERVED21} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga63c72c28fd46b22230894366a8d9cdda}{FUNCTION10}}
\item 
uint32\+\_\+t {\bfseries RESERVED22} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa199b91c854edd21ded38b8922d1e2a7}{COMP11}}
\item 
uint32\+\_\+t {\bfseries RESERVED23} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga214f7478184150e43175c05aecad6c96}{FUNCTION11}}
\item 
uint32\+\_\+t {\bfseries RESERVED24} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9115fd187d8cbcb9d6ec5eba938b81ea}{COMP12}}
\item 
uint32\+\_\+t {\bfseries RESERVED25} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga521771b3dfe2ea48463e1e91d01448b6}{FUNCTION12}}
\item 
uint32\+\_\+t {\bfseries RESERVED26} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gabc29ac14df61ec3f8f3d28ca92892d8a}{COMP13}}
\item 
uint32\+\_\+t {\bfseries RESERVED27} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf9ea0b56769614c5c5699003b3df39f0}{FUNCTION13}}
\item 
uint32\+\_\+t {\bfseries RESERVED28} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga85368a4ec78f4074e5f9cbba92ae1eb9}{COMP14}}
\item 
uint32\+\_\+t {\bfseries RESERVED29} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga85138a411459f923ea8e05312d70af71}{FUNCTION14}}
\item 
uint32\+\_\+t {\bfseries RESERVED30} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa46b44e5aacd3ca3937741f423ab480f}{COMP15}}
\item 
uint32\+\_\+t {\bfseries RESERVED31} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga6e5fda09de44dfcd3e177c16028ceb74}{FUNCTION15}}
\item 
uint32\+\_\+t {\bfseries RESERVED32} \mbox{[}934U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4281befcc19ee69afdd50801cb1c9bcf}{LSR}}
\item 
uint32\+\_\+t {\bfseries RESERVED33} \mbox{[}1U\mbox{]}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae60dbff3143d15cd04ac984084d8fbc7}{DEVARCH}}
\item 
uint32\+\_\+t {\bfseries RESERVED0} \mbox{[}6U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga821eb5e71f340ec077efc064cfc567db}{MASK0}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaabf94936c9340e62fed836dcfb152405}{MASK1}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga00ac4d830dfe0070a656cda9baed170f}{MASK2}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga2a509d8505c37a3b64f6b24993df5f3f}{MASK3}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4b8037802a3b25e367f0977d86f754ad}{LAR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Data Watchpoint and Trace Register (DWT). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv81mml_8h}{core\+\_\+armv81mml.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mbl_8h}{core\+\_\+armv8mbl.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm23_8h}{core\+\_\+cm23.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm3_8h}{core\+\_\+cm3.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm33_8h}{core\+\_\+cm33.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm35p_8h}{core\+\_\+cm35p.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__cm7_8h}{core\+\_\+cm7.\+h}}\item 
Drivers/\+CMSIS/\+Include/\mbox{\hyperlink{core__sc300_8h}{core\+\_\+sc300.\+h}}\end{DoxyCompactItemize}
