// Seed: 63394939
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : -1  -  1] id_6 = -1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wor id_3
);
  tri  id_5 = -1;
  tri0 id_6 = id_6 * 1 - -1'b0;
  assign id_0 = id_1;
  logic id_7;
  reg ["" : -1] id_8 = id_6 <= -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_6,
      id_6,
      id_7
  );
  assign modCall_1.id_6 = 0;
  always @(posedge 1'd0 < -1) id_8 = id_6;
endmodule
