Verilog syntax questions from HDLbits.
