*******************************************************

Circuit Description:

	Inputs:
		1
		2
		3
		6
		7
	Outputs:
		22
		23
	Gates:
		(10) = NAND(1, 3_0)
		(11) = NAND(3_1, 6)
		(16) = NAND(2, 11_0)
		(24) = NOT(16_0)
		(25) = XOR(16_1, 24_0)
		(26) = OR(25, 24_1)
		(19) = NAND(11_1, 7)
		(22) = NAND(10, 26_0)
		(23) = NAND(26_1, 19)
		(3_0, 3_1) = fanout(3)
		(11_0, 11_1) = fanout(11)
		(16_0, 16_1) = fanout(16)
		(24_0, 24_1) = fanout(24)
		(26_0, 26_1) = fanout(26)
*******************************************************

Testability:

Line Name      CC0   CC1   CO
-----------------------------
1              1     1     7
2              1     1     14
3              1     1     7
6              1     1     9
7              1     1     8
3_0            1     1     7
3_1            1     1     9
10             3     2     5
11             3     2     7
11_0           3     2     13
11_1           3     2     7
16             4     2     11
19             4     2     5
16_0           4     2     11
16_1           4     2     13
24             5     3     10
24_0           5     3     12
24_1           5     3     10
25             6     8     9
26             12    4     3
26_0           12    4     3
26_1           12    4     3
22             7     4     0
23             7     5     0
*******************************************************

Top 10% Hardest Lines to Test:

S0: 25, 2
S1: 16_1, 24_0
