.TH "CMSIS_SCB" 3 "Version JSTDRVF4" "Joystick Driver" \" -*- nroff -*-
.ad l
.nh
.SH NAME
CMSIS_SCB \- System Control Block (SCB)
.PP
 \- Type definitions for the System Control Block Registers\&.  

.SH SYNOPSIS
.br
.PP
.SS "Topics"

.in +1c
.ti -1c
.RI "\fBSystem Controls not in SCB (SCnSCB)\fP"
.br
.RI "Type definitions for the System Control and ID Register not in the SCB\&. "
.ti -1c
.RI "\fBImplementation Control Block register (ICB)\fP"
.br
.RI "Type definitions for the Implementation Control Block Register\&. "
.in -1c
.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBSCB_Type\fP"
.br
.RI "Structure type to access the System Control Block (SCB)\&. "
.ti -1c
.RI "struct \fBEMSS_Type\fP"
.br
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Msk\fP   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Msk\fP   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ16_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ16_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_LTPSIZE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_LTPSIZE_Msk\fP   (7UL << \fBFPU_FPDSCR_LTPSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPRound_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPRound_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPRound_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSqrt_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSqrt_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPSqrt_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDivide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDivide_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPDivide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDP_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSP_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_SIMDReg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_SIMDReg_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_SIMDReg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FMAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FMAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FMAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPHP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPHP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FPHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP16_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP16_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_MVE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_MVE_Msk\fP   (0xFUL << \fBFPU_MVFR1_MVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPDNaN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPDNaN_Msk\fP   (0xFUL << \fBFPU_MVFR1_FPDNaN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPFtZ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPFtZ_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FPFtZ_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUNID_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SUNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUID_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SUID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSUID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_BASE\fP   (0xE001E000UL)"
.br
.ti -1c
.RI "#define \fBERRBNK_BASE\fP   (0xE001E100UL)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_BASE\fP   (0xE001E300UL)"
.br
.ti -1c
.RI "#define \fBEWIC_BASE\fP   (0xE001E400UL)"
.br
.ti -1c
.RI "#define \fBPRCCFGINF_BASE\fP   (0xE001E700UL)"
.br
.ti -1c
.RI "#define \fBICB\fP   ((\fBICB_Type\fP       *)     \fBSCS_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL\fP   ((\fBMemSysCtl_Type\fP *)     \fBMEMSYSCTL_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBERRBNK\fP   ((\fBErrBnk_Type\fP    *)     \fBERRBNK_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBPWRMODCTL\fP   ((\fBPwrModCtl_Type\fP *)     \fBPWRMODCTL_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBEWIC\fP   ((\fBEWIC_Type\fP      *)     \fBEWIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBPRCCFGINF\fP   ((\fBPrcCfgInf_Type\fP *)     \fBPRCCFGINF_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISCRITAXIRUW_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISCRITAXIRUW_Msk\fP   (1UL << \fBICB_ACTLR_DISCRITAXIRUW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISCRITAXIRUR_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISCRITAXIRUR_Msk\fP   (1UL << \fBICB_ACTLR_DISCRITAXIRUR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_EVENTBUSEN_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_EVENTBUSEN_Msk\fP   (1UL << \fBICB_ACTLR_EVENTBUSEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_EVENTBUSEN_S_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_EVENTBUSEN_S_Msk\fP   (1UL << \fBICB_ACTLR_EVENTBUSEN_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISITMATBFLUSH_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISITMATBFLUSH_Msk\fP   (1UL << \fBICB_ACTLR_DISITMATBFLUSH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISNWAMODE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISNWAMODE_Msk\fP   (1UL << \fBICB_ACTLR_DISNWAMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_FPEXCODIS_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_FPEXCODIS_Msk\fP   (1UL << \fBICB_ACTLR_FPEXCODIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBICB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBICB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_CPWRDN_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_CPWRDN_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_CPWRDN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_DCCLEAN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_DCCLEAN_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_DCCLEAN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_ICACTIVE_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_ICACTIVE_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_ICACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_DCACTIVE_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_DCACTIVE_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_DCACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_EVECCFAULT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_EVECCFAULT_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_EVECCFAULT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_FORCEWT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_FORCEWT_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_ECCEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_ECCEN_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_ECCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PFCR_DIS_NLP_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PFCR_DIS_NLP_Msk\fP   (0x1UL << \fBMEMSYSCTL_PFCR_DIS_NLP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PFCR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PFCR_ENABLE_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_PFCR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITCMCR_SZ_Msk\fP   (0xFUL << \fBMEMSYSCTL_ITCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITCMCR_EN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_ITCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTCMCR_SZ_Msk\fP   (0xFUL << \fBMEMSYSCTL_DTCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTCMCR_EN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_DTCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PAHBCR_SZ_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PAHBCR_SZ_Msk\fP   (0x7UL << \fBMEMSYSCTL_PAHBCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PAHBCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PAHBCR_EN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_PAHBCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CTRL_DEREN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CTRL_DEREN_Msk\fP   (0x1UL << \fBMEMSYSCTL_ITGU_CTRL_DEREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CTRL_DBFEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CTRL_DBFEN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_ITGU_CTRL_DBFEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_PRESENT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_PRESENT_Msk\fP   (0x1UL << \fBMEMSYSCTL_ITGU_CFG_PRESENT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_NUMBLKS_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_NUMBLKS_Msk\fP   (0xFUL << \fBMEMSYSCTL_ITGU_CFG_NUMBLKS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_BLKSZ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_BLKSZ_Msk\fP   (0xFUL /*<< \fBMEMSYSCTL_ITGU_CFG_BLKSZ_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CTRL_DEREN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CTRL_DEREN_Msk\fP   (0x1UL << \fBMEMSYSCTL_DTGU_CTRL_DEREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CTRL_DBFEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CTRL_DBFEN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_DTGU_CTRL_DBFEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_PRESENT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_PRESENT_Msk\fP   (0x1UL << \fBMEMSYSCTL_DTGU_CFG_PRESENT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_NUMBLKS_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_NUMBLKS_Msk\fP   (0xFUL << \fBMEMSYSCTL_DTGU_CFG_NUMBLKS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_BLKSZ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_BLKSZ_Msk\fP   (0xFUL /*<< \fBMEMSYSCTL_DTGU_CFG_BLKSZ_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_RLPSTATE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_RLPSTATE_Msk\fP   (0x3UL << \fBPWRMODCTL_CPDLPSTATE_RLPSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_ELPSTATE_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_ELPSTATE_Msk\fP   (0x3UL << \fBPWRMODCTL_CPDLPSTATE_ELPSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_CLPSTATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_CLPSTATE_Msk\fP   (0x3UL /*<< \fBPWRMODCTL_CPDLPSTATE_CLPSTATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_DPDLPSTATE_DLPSTATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_DPDLPSTATE_DLPSTATE_Msk\fP   (0x3UL /*<< \fBPWRMODCTL_DPDLPSTATE_DLPSTATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_EDBGREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_EDBGREQ_Msk\fP   (0x1UL << \fBEWIC_EVENTSPR_EDBGREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_NMI_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_NMI_Msk\fP   (0x1UL << \fBEWIC_EVENTSPR_NMI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_EVENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_EVENT_Msk\fP   (0x1UL /*<< \fBEWIC_EVENTSPR_EVENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_EDBGREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_EDBGREQ_Msk\fP   (0x1UL << \fBEWIC_EVENTMASKA_EDBGREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_NMI_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_NMI_Msk\fP   (0x1UL << \fBEWIC_EVENTMASKA_NMI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_EVENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_EVENT_Msk\fP   (0x1UL /*<< \fBEWIC_EVENTMASKA_EVENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASK_IRQ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASK_IRQ_Msk\fP   (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_IEBR0_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_BANK_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_BANK_Msk\fP   (0x1UL << \fBERRBNK_IEBR0_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_LOCATION_Msk\fP   (0x3FFFUL << \fBERRBNK_IEBR0_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_IEBR0_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_IEBR0_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_IEBR1_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_BANK_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_BANK_Msk\fP   (0x1UL << \fBERRBNK_IEBR1_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_LOCATION_Msk\fP   (0x3FFFUL << \fBERRBNK_IEBR1_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_IEBR1_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_IEBR1_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_DEBR0_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_TYPE_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_TYPE_Msk\fP   (0x1UL << \fBERRBNK_DEBR0_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_BANK_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_BANK_Msk\fP   (0x1UL << \fBERRBNK_DEBR0_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_LOCATION_Msk\fP   (0x3FFFUL << \fBERRBNK_DEBR0_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_DEBR0_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_DEBR0_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_DEBR1_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_TYPE_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_TYPE_Msk\fP   (0x1UL << \fBERRBNK_DEBR1_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_BANK_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_BANK_Msk\fP   (0x1UL << \fBERRBNK_DEBR1_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_LOCATION_Msk\fP   (0x3FFFUL << \fBERRBNK_DEBR1_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_DEBR1_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_DEBR1_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_TEBR0_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_POISON_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_POISON_Msk\fP   (0x1UL << \fBERRBNK_TEBR0_POISON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_TYPE_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_TYPE_Msk\fP   (0x1UL << \fBERRBNK_TEBR0_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_BANK_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_BANK_Msk\fP   (0x3UL << \fBERRBNK_TEBR0_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_LOCATION_Msk\fP   (0x3FFFFFUL << \fBERRBNK_TEBR0_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_TEBR0_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_TEBR0_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_TEBR1_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_POISON_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_POISON_Msk\fP   (0x1UL << \fBERRBNK_TEBR1_POISON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_TYPE_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_TYPE_Msk\fP   (0x1UL << \fBERRBNK_TEBR1_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_BANK_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_BANK_Msk\fP   (0x3UL << \fBERRBNK_TEBR1_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_LOCATION_Msk\fP   (0x3FFFFFUL << \fBERRBNK_TEBR1_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_TEBR1_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_TEBR1_VALID_Pos\fP*/)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Msk\fP   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Msk\fP   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Msk\fP   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_SZ_Msk\fP   (0xFUL << \fBSCB_ITCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_EN_Msk\fP   (1UL /*<< \fBSCB_ITCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_SZ_Msk\fP   (0xFUL << \fBSCB_DTCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_EN_Msk\fP   (1UL /*<< \fBSCB_DTCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_FORCEWT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_FORCEWT_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x3FFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_IMPLEMENTER_Msk\fP   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_VARIANT_Msk\fP   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_ARCHITECTURE_Msk\fP   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_PARTNO_Msk\fP   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CPUID_REVISION_Msk\fP   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMISET_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Pos\fP   \fBSCB_ICSR_PENDNMISET_Pos\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_NMIPENDSET_Msk\fP   \fBSCB_ICSR_PENDNMISET_Msk\fP"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDNMICLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSVCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTSET_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Pos\fP   25U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_PENDSTCLR_Msk\fP   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_STTNS_Msk\fP   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPREEMPT_Msk\fP   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_ISRPENDING_Msk\fP   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTPENDING_Msk\fP   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_RETTOBASE_Msk\fP   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ICSR_VECTACTIVE_Msk\fP   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLOFF_Msk\fP   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEY_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTKEYSTAT_Msk\fP   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_ENDIANESS_Msk\fP   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIS_Msk\fP   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_BFHFNMINS_Msk\fP   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_PRIGROUP_Msk\fP   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQS_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_SYSRESETREQ_Msk\fP   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTCLRACTIVE_Msk\fP   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SEVONPEND_Msk\fP   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEPS_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPDEEP_Msk\fP   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SCR_SLEEPONEXIT_Msk\fP   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BP_Msk\fP   (1UL << \fBSCB_CCR_BP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_IC_Msk\fP   (1UL << \fBSCB_CCR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DC_Msk\fP   (1UL << \fBSCB_CCR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKOFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_BFHFNMIGN_Msk\fP   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_DIV_0_TRP_Msk\fP   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_UNALIGN_TRP_Msk\fP   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_USERSETMPEND_Msk\fP   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTENA_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTPENDED_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SYSTICKACT_Msk\fP   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_PENDSVACT_Msk\fP   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MONITORACT_Msk\fP   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SVCALLACT_Msk\fP   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_NMIACT_Msk\fP   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_SECUREFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_USGFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_HARDFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_BUSFAULTACT_Msk\fP   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_SHCSR_MEMFAULTACT_Msk\fP   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_USGFAULTSR_Msk\fP   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BUSFAULTSR_Msk\fP   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MEMFAULTSR_Msk\fP   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MMARVALID_Msk\fP   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MLSPERR_Msk\fP   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_MUNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DACCVIOL_Msk\fP   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Pos\fP   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IACCVIOL_Msk\fP   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_BFARVALID_Msk\fP   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_LSPERR_Msk\fP   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKERR_Msk\fP   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNSTKERR_Msk\fP   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IMPRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_PRECISERR_Msk\fP   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Pos\fP   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_IBUSERR_Msk\fP   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_DIVBYZERO_Msk\fP   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNALIGNED_Msk\fP   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_STKOF_Msk\fP   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_NOCP_Msk\fP   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVPC_Msk\fP   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_INVSTATE_Msk\fP   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Pos\fP   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
.br
.ti -1c
.RI "#define \fBSCB_CFSR_UNDEFINSTR_Msk\fP   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_DEBUGEVT_Msk\fP   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_FORCED_Msk\fP   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_HFSR_VECTTBL_Msk\fP   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_EXTERNAL_Msk\fP   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_VCATCH_Msk\fP   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_DWTTRAP_Msk\fP   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_BKPT_Msk\fP   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_HALTED_Msk\fP   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP11_Msk\fP   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP10_Msk\fP   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CPn_Msk\fP   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOUU_Msk\fP   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_LOC_Msk\fP   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_IC_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_IC_Msk\fP   (1UL << \fBSCB_CLIDR_IC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_DC_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CLIDR_DC_Msk\fP   (1UL << \fBSCB_CLIDR_DC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_FORMAT_Msk\fP   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_CWG_Msk\fP   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_ERG_Msk\fP   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_DMINLINE_Msk\fP   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CTR_IMINLINE_Msk\fP   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WT_Msk\fP   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WB_Msk\fP   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_RA_Msk\fP   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_WA_Msk\fP   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_NUMSETS_Msk\fP   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_ASSOCIATIVITY_Msk\fP   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCSIDR_LINESIZE_Msk\fP   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_LEVEL_Msk\fP   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CSSELR_IND_Msk\fP   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_STIR_INTID_Msk\fP   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_LEVEL_Msk\fP   (7UL << \fBSCB_DCISW_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_WAY_Msk\fP   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCISW_SET_Msk\fP   (0xFFUL << \fBSCB_DCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_LEVEL_Msk\fP   (7UL << \fBSCB_DCCSW_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_WAY_Msk\fP   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCSW_SET_Msk\fP   (0xFFUL << \fBSCB_DCCSW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_LEVEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_LEVEL_Msk\fP   (7UL << \fBSCB_DCCISW_LEVEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_WAY_Msk\fP   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DCCISW_SET_Msk\fP   (0xFFUL << \fBSCB_DCCISW_SET_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_SZ_Msk\fP   (0xFUL << \fBSCB_ITCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_EN_Msk\fP   (1UL /*<< \fBSCB_ITCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_SZ_Msk\fP   (0xFUL << \fBSCB_DTCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_EN_Msk\fP   (1UL /*<< \fBSCB_DTCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_DCCLEAN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_DCCLEAN_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_ICACTIVE_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_ICACTIVE_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_DCACTIVE_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_DCACTIVE_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_FORCEWT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_FORCEWT_Msk\fP   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBSCB_AIRCR_IESB_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_IESB_Msk\fP   (1UL << \fBSCB_AIRCR_IESB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_DIT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_DIT_Msk\fP   (1UL << \fBSCB_AIRCR_DIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_TRD_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_TRD_Msk\fP   (1UL << \fBSCB_CCR_TRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_LOB_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_LOB_Msk\fP   (1UL << \fBSCB_CCR_LOB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_PMU_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_PMU_Msk\fP   (1UL << \fBSCB_DFSR_PMU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP7_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP7_Msk\fP   (1UL << \fBSCB_NSACR_CP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP6_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP6_Msk\fP   (1UL << \fBSCB_NSACR_CP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP5_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP5_Msk\fP   (1UL << \fBSCB_NSACR_CP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP4_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP4_Msk\fP   (1UL << \fBSCB_NSACR_CP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP3_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP3_Msk\fP   (1UL << \fBSCB_NSACR_CP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP2_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP2_Msk\fP   (1UL << \fBSCB_NSACR_CP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP1_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP1_Msk\fP   (1UL << \fBSCB_NSACR_CP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP0_Msk\fP   (1UL /*<< \fBSCB_NSACR_CP0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_UDE_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_UDE_Msk\fP   (0xFUL << \fBSCB_ID_DFR_UDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_MProfDbg_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_MProfDbg_Msk\fP   (0xFUL << \fBSCB_ID_DFR_MProfDbg_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_V_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_V_Msk\fP   (1UL << \fBSCB_RFSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_IS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_IS_Msk\fP   (0x7FFFUL << \fBSCB_RFSR_IS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_UET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_UET_Msk\fP   (3UL /*<< \fBSCB_RFSR_UET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_IESB_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_IESB_Msk\fP   (1UL << \fBSCB_AIRCR_IESB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_DIT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_DIT_Msk\fP   (1UL << \fBSCB_AIRCR_DIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_TRD_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_TRD_Msk\fP   (1UL << \fBSCB_CCR_TRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_LOB_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_LOB_Msk\fP   (1UL << \fBSCB_CCR_LOB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_PMU_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_PMU_Msk\fP   (1UL << \fBSCB_DFSR_PMU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP7_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP7_Msk\fP   (1UL << \fBSCB_NSACR_CP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP6_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP6_Msk\fP   (1UL << \fBSCB_NSACR_CP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP5_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP5_Msk\fP   (1UL << \fBSCB_NSACR_CP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP4_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP4_Msk\fP   (1UL << \fBSCB_NSACR_CP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP3_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP3_Msk\fP   (1UL << \fBSCB_NSACR_CP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP2_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP2_Msk\fP   (1UL << \fBSCB_NSACR_CP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP1_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP1_Msk\fP   (1UL << \fBSCB_NSACR_CP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP0_Msk\fP   (1UL /*<< \fBSCB_NSACR_CP0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_UDE_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_UDE_Msk\fP   (0xFUL << \fBSCB_ID_DFR_UDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_MProfDbg_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_MProfDbg_Msk\fP   (0xFUL << \fBSCB_ID_DFR_MProfDbg_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_V_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_V_Msk\fP   (1UL << \fBSCB_RFSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_IS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_IS_Msk\fP   (0x7FFFUL << \fBSCB_RFSR_IS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_UET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_UET_Msk\fP   (3UL /*<< \fBSCB_RFSR_UET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_IESB_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_IESB_Msk\fP   (1UL << \fBSCB_AIRCR_IESB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_DIT_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_DIT_Msk\fP   (1UL << \fBSCB_AIRCR_DIT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_TRD_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_TRD_Msk\fP   (1UL << \fBSCB_CCR_TRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_LOB_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_LOB_Msk\fP   (1UL << \fBSCB_CCR_LOB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_PMU_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_DFSR_PMU_Msk\fP   (1UL << \fBSCB_DFSR_PMU_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP7_Pos\fP   7U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP7_Msk\fP   (1UL << \fBSCB_NSACR_CP7_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP6_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP6_Msk\fP   (1UL << \fBSCB_NSACR_CP6_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP5_Pos\fP   5U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP5_Msk\fP   (1UL << \fBSCB_NSACR_CP5_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP4_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP4_Msk\fP   (1UL << \fBSCB_NSACR_CP4_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP3_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP3_Msk\fP   (1UL << \fBSCB_NSACR_CP3_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP2_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP2_Msk\fP   (1UL << \fBSCB_NSACR_CP2_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP1_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP1_Msk\fP   (1UL << \fBSCB_NSACR_CP1_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP0_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_NSACR_CP0_Msk\fP   (1UL /*<< \fBSCB_NSACR_CP0_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_UDE_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_UDE_Msk\fP   (0xFUL << \fBSCB_ID_DFR_UDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_MProfDbg_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBSCB_ID_DFR_MProfDbg_Msk\fP   (0xFUL << \fBSCB_ID_DFR_MProfDbg_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_V_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_V_Msk\fP   (1UL << \fBSCB_RFSR_V_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_IS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_IS_Msk\fP   (0x7FFFUL << \fBSCB_RFSR_IS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_UET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_RFSR_UET_Msk\fP   (3UL /*<< \fBSCB_RFSR_UET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Msk\fP   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Msk\fP   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ16_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ16_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_LTPSIZE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_LTPSIZE_Msk\fP   (7UL << \fBFPU_FPDSCR_LTPSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPRound_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPRound_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPRound_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSqrt_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSqrt_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPSqrt_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDivide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDivide_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPDivide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDP_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSP_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_SIMDReg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_SIMDReg_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_SIMDReg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FMAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FMAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FMAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPHP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPHP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FPHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP16_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP16_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_MVE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_MVE_Msk\fP   (0xFUL << \fBFPU_MVFR1_MVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPDNaN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPDNaN_Msk\fP   (0xFUL << \fBFPU_MVFR1_FPDNaN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPFtZ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPFtZ_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FPFtZ_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUNID_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SUNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUID_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SUID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSUID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISCRITAXIRUW_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISCRITAXIRUW_Msk\fP   (1UL << \fBICB_ACTLR_DISCRITAXIRUW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISCRITAXIRUR_Pos\fP   15U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISCRITAXIRUR_Msk\fP   (1UL << \fBICB_ACTLR_DISCRITAXIRUR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_EVENTBUSEN_Pos\fP   14U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_EVENTBUSEN_Msk\fP   (1UL << \fBICB_ACTLR_EVENTBUSEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_EVENTBUSEN_S_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_EVENTBUSEN_S_Msk\fP   (1UL << \fBICB_ACTLR_EVENTBUSEN_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISITMATBFLUSH_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISITMATBFLUSH_Msk\fP   (1UL << \fBICB_ACTLR_DISITMATBFLUSH_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISNWAMODE_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_DISNWAMODE_Msk\fP   (1UL << \fBICB_ACTLR_DISNWAMODE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_FPEXCODIS_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBICB_ACTLR_FPEXCODIS_Msk\fP   (1UL << \fBICB_ACTLR_FPEXCODIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBICB_ICTR_INTLINESNUM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBICB_ICTR_INTLINESNUM_Msk\fP   (0xFUL /*<< \fBICB_ICTR_INTLINESNUM_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_CPWRDN_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_CPWRDN_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_CPWRDN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_DCCLEAN_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_DCCLEAN_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_DCCLEAN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_ICACTIVE_Pos\fP   13U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_ICACTIVE_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_ICACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_DCACTIVE_Pos\fP   12U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_DCACTIVE_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_DCACTIVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_EVECCFAULT_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_EVECCFAULT_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_EVECCFAULT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_FORCEWT_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_FORCEWT_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_FORCEWT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_ECCEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_MSCR_ECCEN_Msk\fP   (0x1UL << \fBMEMSYSCTL_MSCR_ECCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PFCR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PFCR_ENABLE_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_PFCR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITCMCR_SZ_Msk\fP   (0xFUL << \fBMEMSYSCTL_ITCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITCMCR_EN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_ITCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTCMCR_SZ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTCMCR_SZ_Msk\fP   (0xFUL << \fBMEMSYSCTL_DTCMCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTCMCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTCMCR_EN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_DTCMCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PAHBCR_SZ_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PAHBCR_SZ_Msk\fP   (0x7UL << \fBMEMSYSCTL_PAHBCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PAHBCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_PAHBCR_EN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_PAHBCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CTRL_DEREN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CTRL_DEREN_Msk\fP   (0x1UL << \fBMEMSYSCTL_ITGU_CTRL_DEREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CTRL_DBFEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CTRL_DBFEN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_ITGU_CTRL_DBFEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_PRESENT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_PRESENT_Msk\fP   (0x1UL << \fBMEMSYSCTL_ITGU_CFG_PRESENT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_NUMBLKS_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_NUMBLKS_Msk\fP   (0xFUL << \fBMEMSYSCTL_ITGU_CFG_NUMBLKS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_BLKSZ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_ITGU_CFG_BLKSZ_Msk\fP   (0xFUL /*<< \fBMEMSYSCTL_ITGU_CFG_BLKSZ_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CTRL_DEREN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CTRL_DEREN_Msk\fP   (0x1UL << \fBMEMSYSCTL_DTGU_CTRL_DEREN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CTRL_DBFEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CTRL_DBFEN_Msk\fP   (0x1UL /*<< \fBMEMSYSCTL_DTGU_CTRL_DBFEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_PRESENT_Pos\fP   31U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_PRESENT_Msk\fP   (0x1UL << \fBMEMSYSCTL_DTGU_CFG_PRESENT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_NUMBLKS_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_NUMBLKS_Msk\fP   (0xFUL << \fBMEMSYSCTL_DTGU_CFG_NUMBLKS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_BLKSZ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_DTGU_CFG_BLKSZ_Msk\fP   (0xFUL /*<< \fBMEMSYSCTL_DTGU_CFG_BLKSZ_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_RLPSTATE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_RLPSTATE_Msk\fP   (0x3UL << \fBPWRMODCTL_CPDLPSTATE_RLPSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_ELPSTATE_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_ELPSTATE_Msk\fP   (0x3UL << \fBPWRMODCTL_CPDLPSTATE_ELPSTATE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_CLPSTATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_CPDLPSTATE_CLPSTATE_Msk\fP   (0x3UL /*<< \fBPWRMODCTL_CPDLPSTATE_CLPSTATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_DPDLPSTATE_DLPSTATE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_DPDLPSTATE_DLPSTATE_Msk\fP   (0x3UL /*<< \fBPWRMODCTL_DPDLPSTATE_DLPSTATE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_EDBGREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_EDBGREQ_Msk\fP   (0x1UL << \fBEWIC_EVENTSPR_EDBGREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_NMI_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_NMI_Msk\fP   (0x1UL << \fBEWIC_EVENTSPR_NMI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_EVENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTSPR_EVENT_Msk\fP   (0x1UL /*<< \fBEWIC_EVENTSPR_EVENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_EDBGREQ_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_EDBGREQ_Msk\fP   (0x1UL << \fBEWIC_EVENTMASKA_EDBGREQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_NMI_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_NMI_Msk\fP   (0x1UL << \fBEWIC_EVENTMASKA_NMI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_EVENT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASKA_EVENT_Msk\fP   (0x1UL /*<< \fBEWIC_EVENTMASKA_EVENT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASK_IRQ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBEWIC_EVENTMASK_IRQ_Msk\fP   (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_IEBR0_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_BANK_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_BANK_Msk\fP   (0x1UL << \fBERRBNK_IEBR0_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_LOCATION_Msk\fP   (0x3FFFUL << \fBERRBNK_IEBR0_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_IEBR0_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR0_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_IEBR0_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_IEBR1_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_BANK_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_BANK_Msk\fP   (0x1UL << \fBERRBNK_IEBR1_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_LOCATION_Msk\fP   (0x3FFFUL << \fBERRBNK_IEBR1_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_IEBR1_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_IEBR1_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_IEBR1_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_DEBR0_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_TYPE_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_TYPE_Msk\fP   (0x1UL << \fBERRBNK_DEBR0_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_BANK_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_BANK_Msk\fP   (0x1UL << \fBERRBNK_DEBR0_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_LOCATION_Msk\fP   (0x3FFFUL << \fBERRBNK_DEBR0_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_DEBR0_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR0_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_DEBR0_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_DEBR1_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_TYPE_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_TYPE_Msk\fP   (0x1UL << \fBERRBNK_DEBR1_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_BANK_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_BANK_Msk\fP   (0x1UL << \fBERRBNK_DEBR1_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_LOCATION_Msk\fP   (0x3FFFUL << \fBERRBNK_DEBR1_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_DEBR1_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_DEBR1_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_DEBR1_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_TEBR0_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_POISON_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_POISON_Msk\fP   (0x1UL << \fBERRBNK_TEBR0_POISON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_TYPE_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_TYPE_Msk\fP   (0x1UL << \fBERRBNK_TEBR0_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_BANK_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_BANK_Msk\fP   (0x3UL << \fBERRBNK_TEBR0_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_LOCATION_Msk\fP   (0x3FFFFFUL << \fBERRBNK_TEBR0_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_TEBR0_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR0_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_TEBR0_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_SWDEF_Pos\fP   30U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_SWDEF_Msk\fP   (0x3UL << \fBERRBNK_TEBR1_SWDEF_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_POISON_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_POISON_Msk\fP   (0x1UL << \fBERRBNK_TEBR1_POISON_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_TYPE_Pos\fP   27U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_TYPE_Msk\fP   (0x1UL << \fBERRBNK_TEBR1_TYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_BANK_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_BANK_Msk\fP   (0x3UL << \fBERRBNK_TEBR1_BANK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_LOCATION_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_LOCATION_Msk\fP   (0x3FFFFFUL << \fBERRBNK_TEBR1_LOCATION_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_LOCKED_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_LOCKED_Msk\fP   (0x1UL << \fBERRBNK_TEBR1_LOCKED_Pos\fP)"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_VALID_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBERRBNK_TEBR1_VALID_Msk\fP   (0x1UL << /*\fBERRBNK_TEBR1_VALID_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_ACPR_SWOSCALER_Msk\fP   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_FFCR_EnFmt_Msk\fP   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_PSCR_PSCount_Msk\fP   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_nTT_Msk\fP   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLK_Msk\fP   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBTPI_LSR_SLI_Msk\fP   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RLAR_PXN_Msk\fP   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ16_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_FZ16_Msk\fP   (1UL << \fBFPU_FPDSCR_FZ16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_LTPSIZE_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_FPDSCR_LTPSIZE_Msk\fP   (7UL << \fBFPU_FPDSCR_LTPSIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPRound_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPRound_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPRound_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSqrt_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSqrt_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPSqrt_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDivide_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDivide_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPDivide_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDP_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPDP_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPDP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSP_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_FPSP_Msk\fP   (0xFUL << \fBFPU_MVFR0_FPSP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_SIMDReg_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR0_SIMDReg_Msk\fP   (0xFUL /*<< \fBFPU_MVFR0_SIMDReg_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FMAC_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FMAC_Msk\fP   (0xFUL << \fBFPU_MVFR1_FMAC_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPHP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPHP_Msk\fP   (0xFUL << \fBFPU_MVFR1_FPHP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP16_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FP16_Msk\fP   (0xFUL << \fBFPU_MVFR1_FP16_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_MVE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_MVE_Msk\fP   (0xFUL << \fBFPU_MVFR1_MVE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPDNaN_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPDNaN_Msk\fP   (0xFUL << \fBFPU_MVFR1_FPDNaN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPFtZ_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBFPU_MVFR1_FPFtZ_Msk\fP   (0xFUL /*<< \fBFPU_MVFR1_FPFtZ_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP   26U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_RESTART_ST_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_FPD_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_NSUIDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_S_SDE_Msk\fP   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DHCSR_C_PMOV_Msk\fP   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_REQ_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCEMCR_SET_MON_PEND_Msk\fP   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_UIDAPEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_FSDMA_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Msk\fP   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Msk\fP   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_CDS_Msk\fP   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSEL_Msk\fP   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBCoreDebug_DSCSR_SBRSELEN_Msk\fP   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Pos\fP   23U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_FPD_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_SUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Pos\fP   21U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_S_NSUIDE_Msk\fP   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Pos\fP   6U"
.br
.ti -1c
.RI "#define \fBDCB_DHCSR_C_PMOV_Msk\fP   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_CLR_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_REQ_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBDCB_DSCEMCR_SET_MON_PEND_Msk\fP   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Pos\fP   10U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_UIDAPEN_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBDCB_DAUTHCTRL_FSDMA_Msk\fP   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUNID_Pos\fP   22U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SUNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUID_Pos\fP   20U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_SUID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_SUID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUNID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUID_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBDIB_DAUTHSTATUS_NSUID_Msk\fP   (0x3UL << \fBDIB_DAUTHSTATUS_NSUID_Pos\fP )"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL_BASE\fP   (0xE001E000UL)"
.br
.ti -1c
.RI "#define \fBERRBNK_BASE\fP   (0xE001E100UL)"
.br
.ti -1c
.RI "#define \fBPWRMODCTL_BASE\fP   (0xE001E300UL)"
.br
.ti -1c
.RI "#define \fBEWIC_BASE\fP   (0xE001E400UL)"
.br
.ti -1c
.RI "#define \fBPRCCFGINF_BASE\fP   (0xE001E700UL)"
.br
.ti -1c
.RI "#define \fBICB\fP   ((\fBICB_Type\fP       *)     \fBSCS_BASE\fP         )"
.br
.ti -1c
.RI "#define \fBMEMSYSCTL\fP   ((\fBMemSysCtl_Type\fP *)     \fBMEMSYSCTL_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBERRBNK\fP   ((\fBErrBnk_Type\fP    *)     \fBERRBNK_BASE\fP      )"
.br
.ti -1c
.RI "#define \fBPWRMODCTL\fP   ((\fBPwrModCtl_Type\fP *)     \fBPWRMODCTL_BASE\fP   )"
.br
.ti -1c
.RI "#define \fBEWIC\fP   ((\fBEWIC_Type\fP      *)     \fBEWIC_BASE\fP        )"
.br
.ti -1c
.RI "#define \fBPRCCFGINF\fP   ((\fBPrcCfgInf_Type\fP *)     \fBPRCCFGINF_BASE\fP   )"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Msk\fP   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Msk\fP   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Msk\fP   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Msk\fP   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Msk\fP   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Msk\fP   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLBASE_Pos\fP   29U"
.br
.ti -1c
.RI "#define \fBSCB_VTOR_TBLBASE_Msk\fP   (1UL << \fBSCB_VTOR_TBLBASE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AIRCR_VECTRESET_Msk\fP   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Pos\fP   9U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_STKALIGN_Msk\fP   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CCR_NONBASETHRDENA_Msk\fP   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0xFFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCnSCB_ACTLR_DISMCYCINT_Msk\fP   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_ADDR_Msk\fP   (0xFFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_VALID_Msk\fP   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RBAR_REGION_Msk\fP   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ATTRS_Msk\fP   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Pos\fP   28U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_XN_Msk\fP   (1UL << \fBMPU_RASR_XN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Pos\fP   24U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_AP_Msk\fP   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Pos\fP   19U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_TEX_Msk\fP   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Pos\fP   18U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_S_Msk\fP   (1UL << \fBMPU_RASR_S_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Pos\fP   17U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_C_Msk\fP   (1UL << \fBMPU_RASR_C_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Pos\fP   16U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_B_Msk\fP   (1UL << \fBMPU_RASR_B_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SRD_Msk\fP   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_SIZE_Msk\fP   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBMPU_RASR_ENABLE_Msk\fP   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_HANDLER\fP   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_MSP\fP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"
.br
.ti -1c
.RI "#define \fBEXC_RETURN_THREAD_PSP\fP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"
.br
.in -1c
.in +1c
.ti -1c
.RI "#define \fBSCB_ITCMCR_RETEN_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_RETEN_Msk\fP   (1UL << \fBSCB_ITCMCR_RETEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_RMW_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_ITCMCR_RMW_Msk\fP   (1UL << \fBSCB_ITCMCR_RMW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_RETEN_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_RETEN_Msk\fP   (1UL << \fBSCB_DTCMCR_RETEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_RMW_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_DTCMCR_RMW_Msk\fP   (1UL << \fBSCB_DTCMCR_RMW_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AHBPCR_SZ_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_AHBPCR_SZ_Msk\fP   (7UL << \fBSCB_AHBPCR_SZ_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AHBPCR_EN_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AHBPCR_EN_Msk\fP   (1UL /*<< \fBSCB_AHBPCR_EN_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_ECCEN_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_ECCEN_Msk\fP   (1UL << \fBSCB_CACR_ECCEN_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_ECCDIS_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_ECCDIS_Msk\fP   (1UL << \fBSCB_CACR_ECCDIS_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_CACR_SIWT_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_CACR_SIWT_Msk\fP   (1UL /*<< \fBSCB_CACR_SIWT_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_AHBSCR_INITCOUNT_Pos\fP   11U"
.br
.ti -1c
.RI "#define \fBSCB_AHBSCR_INITCOUNT_Msk\fP   (0x1FUL << \fBSCB_AHBSCR_INITCOUNT_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AHBSCR_TPRI_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_AHBSCR_TPRI_Msk\fP   (0x1FFUL << \fBSCB_AHBSCR_TPRI_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_AHBSCR_CTL_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_AHBSCR_CTL_Msk\fP   (3UL /*<< \fBSCB_AHBSCR_CTL_Pos\fP*/)"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_AXIMTYPE_Pos\fP   8U"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_AXIMTYPE_Msk\fP   (3UL << \fBSCB_ABFSR_AXIMTYPE_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_EPPB_Pos\fP   4U"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_EPPB_Msk\fP   (1UL << \fBSCB_ABFSR_EPPB_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_AXIM_Pos\fP   3U"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_AXIM_Msk\fP   (1UL << \fBSCB_ABFSR_AXIM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_AHBP_Pos\fP   2U"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_AHBP_Msk\fP   (1UL << \fBSCB_ABFSR_AHBP_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_DTCM_Pos\fP   1U"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_DTCM_Msk\fP   (1UL << \fBSCB_ABFSR_DTCM_Pos\fP)"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_ITCM_Pos\fP   0U"
.br
.ti -1c
.RI "#define \fBSCB_ABFSR_ITCM_Msk\fP   (1UL /*<< \fBSCB_ABFSR_ITCM_Pos\fP*/)"
.br
.in -1c
.SH "Detailed Description"
.PP 
Type definitions for the System Control Block Registers\&. 


.SH "Macro Definition Documentation"
.PP 
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
Definition at line \fB2757\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
Definition at line \fB3253\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_FSDMA_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Mask 
.RE
.PP

.PP
Definition at line \fB3158\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
Definition at line \fB2756\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
Definition at line \fB3252\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_FSDMA_Pos   8U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: FSDMA, Position 
.RE
.PP

.PP
Definition at line \fB3157\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB2766\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1064\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1842\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1139\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1917\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB1917\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB3262\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Mask 
.RE
.PP

.PP
Definition at line \fB3167\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB2765\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1063\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1841\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1138\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1916\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB1916\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB3261\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPIDEN Position 
.RE
.PP

.PP
Definition at line \fB3166\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB2760\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1058\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1836\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1133\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1911\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB1911\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB3256\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_INTSPNIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB3161\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB2759\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1057\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1835\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1132\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1910\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB1910\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB3255\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: INTSPNIDEN, Position 
.RE
.PP

.PP
Definition at line \fB3160\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB2769\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1067\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1845\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1142\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1920\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1920\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB3265\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk   (1UL /*<< \fBCoreDebug_DAUTHCTRL_SPIDENSEL_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB3170\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB2768\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1066\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1844\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1141\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1919\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1919\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB3264\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB3169\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB2763\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1061\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1839\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1136\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1914\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB1914\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB3259\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_SPNIDENSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Mask 
.RE
.PP

.PP
Definition at line \fB3164\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB2762\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1060\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1838\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1135\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1913\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB1913\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB3258\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos   2U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: SPNIDENSEL Position 
.RE
.PP

.PP
Definition at line \fB3163\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
Definition at line \fB2754\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
Definition at line \fB3250\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDAPEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Mask 
.RE
.PP

.PP
Definition at line \fB3155\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
Definition at line \fB2753\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
Definition at line \fB3249\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDAPEN_Pos   9U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDAPEN, Position 
.RE
.PP

.PP
Definition at line \fB3154\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB2751\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB3247\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Msk   (1UL << \fBCoreDebug_DAUTHCTRL_UIDEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Mask 
.RE
.PP

.PP
Definition at line \fB3152\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
Definition at line \fB2750\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
Definition at line \fB3246\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DAUTHCTRL_UIDEN_Pos   10U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DAUTHCTRL: UIDEN, Position 
.RE
.PP

.PP
Definition at line \fB3151\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Msk   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
Definition at line \fB2672\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Msk   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
Definition at line \fB3168\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Msk   (1UL << \fBCoreDebug_DHCSR_C_PMOV_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Mask 
.RE
.PP

.PP
Definition at line \fB3073\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
Definition at line \fB2671\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
Definition at line \fB3167\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_C_PMOV_Pos   6U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: C_PMOV Position 
.RE
.PP

.PP
Definition at line \fB3072\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Msk   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
Definition at line \fB2648\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Msk   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
Definition at line \fB3144\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Msk   (1UL << \fBCoreDebug_DHCSR_S_FPD_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Mask 
.RE
.PP

.PP
Definition at line \fB3049\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Pos   23U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
Definition at line \fB2647\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Pos   23U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
Definition at line \fB3143\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_FPD_Pos   23U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_FPD Position 
.RE
.PP

.PP
Definition at line \fB3048\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
Definition at line \fB2654\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
Definition at line \fB3150\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_NSUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Mask 
.RE
.PP

.PP
Definition at line \fB3055\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Pos   21U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
Definition at line \fB2653\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Pos   21U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
Definition at line \fB3149\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_NSUIDE_Pos   21U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_NSUIDE Position 
.RE
.PP

.PP
Definition at line \fB3054\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB2639\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1007\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1752\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1082\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1827\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB1827\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB3135\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Msk   (1UL << \fBCoreDebug_DHCSR_S_RESTART_ST_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Mask 
.RE
.PP

.PP
Definition at line \fB3040\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB2638\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1006\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1751\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1081\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1826\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB1826\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB3134\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_RESTART_ST_Pos   26U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_RESTART_ST Position 
.RE
.PP

.PP
Definition at line \fB3039\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
Definition at line \fB2657\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
Definition at line \fB3153\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Mask 
.RE
.PP

.PP
Definition at line \fB3058\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Pos   20U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
Definition at line \fB2656\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Pos   20U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
Definition at line \fB3152\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SDE_Pos   20U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SDE Position 
.RE
.PP

.PP
Definition at line \fB3057\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
Definition at line \fB2651\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
Definition at line \fB3147\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Msk   (1UL << \fBCoreDebug_DHCSR_S_SUIDE_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Mask 
.RE
.PP

.PP
Definition at line \fB3052\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Pos   22U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
Definition at line \fB2650\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Pos   22U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
Definition at line \fB3146\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DHCSR_S_SUIDE_Pos   22U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DHCSR: S_SUIDE Position 
.RE
.PP

.PP
Definition at line \fB3051\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB2741\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB3237\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB3142\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB2740\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB3236\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos   17U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB3141\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB2738\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB3234\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_CLR_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB3139\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB2737\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB3233\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos   19U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: CLR_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB3138\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB2747\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB3243\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_PEND_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Mask 
.RE
.PP

.PP
Definition at line \fB3148\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB2746\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB3242\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_PEND_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_PEND, Position 
.RE
.PP

.PP
Definition at line \fB3147\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB2744\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB3240\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Msk   (1UL << \fBCoreDebug_DSCEMCR_SET_MON_REQ_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Mask 
.RE
.PP

.PP
Definition at line \fB3145\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB2743\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB3239\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCEMCR_SET_MON_REQ_Pos   3U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCEMCR: SET_MON_REQ, Position 
.RE
.PP

.PP
Definition at line \fB3144\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB2773\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1071\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1849\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1146\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1924\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB1924\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB3269\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Msk   (1UL << \fBCoreDebug_DSCSR_CDS_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Mask 
.RE
.PP

.PP
Definition at line \fB3174\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB2772\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1070\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1848\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1145\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1923\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB1923\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB3268\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_CDS_Pos   16U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: CDS Position 
.RE
.PP

.PP
Definition at line \fB3173\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB2776\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1074\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1852\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1149\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1927\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB1927\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB3272\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Msk   (1UL << \fBCoreDebug_DSCSR_SBRSEL_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Mask 
.RE
.PP

.PP
Definition at line \fB3177\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB2775\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1073\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1851\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1148\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1926\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB1926\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB3271\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSEL_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSEL Position 
.RE
.PP

.PP
Definition at line \fB3176\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB2779\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1077\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1855\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1152\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1930\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB1930\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB3275\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Msk   (1UL /*<< \fBCoreDebug_DSCSR_SBRSELEN_Pos\fP*/)"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Mask 
.RE
.PP

.PP
Definition at line \fB3180\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB2778\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1076\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1854\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1151\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1929\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB1929\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB3274\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define CoreDebug_DSCSR_SBRSELEN_Pos   0U"

.PP
\fBDeprecated\fP
.RS 4
CoreDebug DSCSR: SBRSELEN Position 
.RE
.PP

.PP
Definition at line \fB3179\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Msk   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask 
.PP
Definition at line \fB2944\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Msk   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask 
.PP
Definition at line \fB3440\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Msk   (0x1UL << \fBDCB_DAUTHCTRL_FSDMA_Pos\fP)"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Mask 
.PP
Definition at line \fB3345\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Pos   8U"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position 
.PP
Definition at line \fB2943\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Pos   8U"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position 
.PP
Definition at line \fB3439\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_FSDMA_Pos   8U"
DCB DAUTHCTRL: Force Secure DebugMonitor Allowed Position 
.PP
Definition at line \fB3344\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask 
.PP
Definition at line \fB2941\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask 
.PP
Definition at line \fB3437\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDAPEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Mask 
.PP
Definition at line \fB3342\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Pos   9U"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position 
.PP
Definition at line \fB2940\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Pos   9U"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position 
.PP
Definition at line \fB3436\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDAPEN_Pos   9U"
DCB DAUTHCTRL: Unprivileged Invasive DAP Access Enable Position 
.PP
Definition at line \fB3341\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask 
.PP
Definition at line \fB2938\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask 
.PP
Definition at line \fB3434\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Msk   (0x1UL << \fBDCB_DAUTHCTRL_UIDEN_Pos\fP)"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Mask 
.PP
Definition at line \fB3339\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Pos   10U"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position 
.PP
Definition at line \fB2937\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Pos   10U"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position 
.PP
Definition at line \fB3433\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DAUTHCTRL_UIDEN_Pos   10U"
DCB DAUTHCTRL: Unprivileged Invasive Debug Enable Position 
.PP
Definition at line \fB3338\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Msk   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
DCB DHCSR: Halt on PMU overflow control Mask 
.PP
Definition at line \fB2843\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Msk   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
DCB DHCSR: Halt on PMU overflow control Mask 
.PP
Definition at line \fB3339\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Msk   (0x1UL << \fBDCB_DHCSR_C_PMOV_Pos\fP)"
DCB DHCSR: Halt on PMU overflow control Mask 
.PP
Definition at line \fB3244\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Pos   6U"
DCB DHCSR: Halt on PMU overflow control Position 
.PP
Definition at line \fB2842\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Pos   6U"
DCB DHCSR: Halt on PMU overflow control Position 
.PP
Definition at line \fB3338\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_C_PMOV_Pos   6U"
DCB DHCSR: Halt on PMU overflow control Position 
.PP
Definition at line \fB3243\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Msk   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
DCB DHCSR: Floating-point registers Debuggable Mask 
.PP
Definition at line \fB2819\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Msk   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
DCB DHCSR: Floating-point registers Debuggable Mask 
.PP
Definition at line \fB3315\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Msk   (0x1UL << \fBDCB_DHCSR_S_FPD_Pos\fP)"
DCB DHCSR: Floating-point registers Debuggable Mask 
.PP
Definition at line \fB3220\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Pos   23U"
DCB DHCSR: Floating-point registers Debuggable Position 
.PP
Definition at line \fB2818\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Pos   23U"
DCB DHCSR: Floating-point registers Debuggable Position 
.PP
Definition at line \fB3314\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_FPD_Pos   23U"
DCB DHCSR: Floating-point registers Debuggable Position 
.PP
Definition at line \fB3219\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
DCB DHCSR: Non-secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB2825\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
DCB DHCSR: Non-secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB3321\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_NSUIDE_Pos\fP)"
DCB DHCSR: Non-secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB3226\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Pos   21U"
DCB DHCSR: Non-secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB2824\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Pos   21U"
DCB DHCSR: Non-secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB3320\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_NSUIDE_Pos   21U"
DCB DHCSR: Non-secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB3225\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
DCB DHCSR: Secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB2822\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
DCB DHCSR: Secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB3318\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Msk   (0x1UL << \fBDCB_DHCSR_S_SUIDE_Pos\fP)"
DCB DHCSR: Secure unprivileged halting debug enabled Mask 
.PP
Definition at line \fB3223\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Pos   22U"
DCB DHCSR: Secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB2821\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Pos   22U"
DCB DHCSR: Secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB3317\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DHCSR_S_SUIDE_Pos   22U"
DCB DHCSR: Secure unprivileged halting debug enabled Position 
.PP
Definition at line \fB3222\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
DCB DSCEMCR: Clear monitor pend Mask 
.PP
Definition at line \fB2928\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
DCB DSCEMCR: Clear monitor pend Mask 
.PP
Definition at line \fB3424\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_PEND_Pos\fP)"
DCB DSCEMCR: Clear monitor pend Mask 
.PP
Definition at line \fB3329\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Pos   17U"
DCB DSCEMCR: Clear monitor pend Position 
.PP
Definition at line \fB2927\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Pos   17U"
DCB DSCEMCR: Clear monitor pend Position 
.PP
Definition at line \fB3423\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_PEND_Pos   17U"
DCB DSCEMCR: Clear monitor pend Position 
.PP
Definition at line \fB3328\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
DCB DSCEMCR: Clear monitor request Mask 
.PP
Definition at line \fB2925\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
DCB DSCEMCR: Clear monitor request Mask 
.PP
Definition at line \fB3421\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_CLR_MON_REQ_Pos\fP)"
DCB DSCEMCR: Clear monitor request Mask 
.PP
Definition at line \fB3326\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Pos   19U"
DCB DSCEMCR: Clear monitor request Position 
.PP
Definition at line \fB2924\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Pos   19U"
DCB DSCEMCR: Clear monitor request Position 
.PP
Definition at line \fB3420\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_CLR_MON_REQ_Pos   19U"
DCB DSCEMCR: Clear monitor request Position 
.PP
Definition at line \fB3325\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
DCB DSCEMCR: Set monitor pend Mask 
.PP
Definition at line \fB2934\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
DCB DSCEMCR: Set monitor pend Mask 
.PP
Definition at line \fB3430\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_PEND_Pos\fP)"
DCB DSCEMCR: Set monitor pend Mask 
.PP
Definition at line \fB3335\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Pos   1U"
DCB DSCEMCR: Set monitor pend Position 
.PP
Definition at line \fB2933\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Pos   1U"
DCB DSCEMCR: Set monitor pend Position 
.PP
Definition at line \fB3429\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_PEND_Pos   1U"
DCB DSCEMCR: Set monitor pend Position 
.PP
Definition at line \fB3334\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
DCB DSCEMCR: Set monitor request Mask 
.PP
Definition at line \fB2931\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
DCB DSCEMCR: Set monitor request Mask 
.PP
Definition at line \fB3427\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Msk   (0x1UL << \fBDCB_DSCEMCR_SET_MON_REQ_Pos\fP)"
DCB DSCEMCR: Set monitor request Mask 
.PP
Definition at line \fB3332\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Pos   3U"
DCB DSCEMCR: Set monitor request Position 
.PP
Definition at line \fB2930\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Pos   3U"
DCB DSCEMCR: Set monitor request Position 
.PP
Definition at line \fB3426\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DCB_DSCEMCR_SET_MON_REQ_Pos   3U"
DCB DSCEMCR: Set monitor request Position 
.PP
Definition at line \fB3331\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSUID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask 
.PP
Definition at line \fB3019\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSUID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask 
.PP
Definition at line \fB3515\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSUID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Mask 
.PP
Definition at line \fB3420\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUID_Pos   16U"
DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position 
.PP
Definition at line \fB3018\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUID_Pos   16U"
DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position 
.PP
Definition at line \fB3514\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUID_Pos   16U"
DIB DAUTHSTATUS: Non-secure Unprivileged Invasive Debug Allowed Position 
.PP
Definition at line \fB3419\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask 
.PP
Definition at line \fB3016\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask 
.PP
Definition at line \fB3512\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_NSUNID_Pos\fP )"
DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Mask 
.PP
Definition at line \fB3417\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUNID_Pos   18U"
DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position 
.PP
Definition at line \fB3015\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUNID_Pos   18U"
DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position 
.PP
Definition at line \fB3511\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_NSUNID_Pos   18U"
DIB DAUTHSTATUS: Non-secure Unprivileged Non-invasive Debug Allo Position 
.PP
Definition at line \fB3416\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SUID_Pos\fP )"
DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask 
.PP
Definition at line \fB3013\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SUID_Pos\fP )"
DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask 
.PP
Definition at line \fB3509\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SUID_Pos\fP )"
DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Mask 
.PP
Definition at line \fB3414\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUID_Pos   20U"
DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position 
.PP
Definition at line \fB3012\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUID_Pos   20U"
DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position 
.PP
Definition at line \fB3508\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUID_Pos   20U"
DIB DAUTHSTATUS: Secure Unprivileged Invasive Debug Allowed Position 
.PP
Definition at line \fB3413\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SUNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask 
.PP
Definition at line \fB3010\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SUNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask 
.PP
Definition at line \fB3506\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUNID_Msk   (0x3UL << \fBDIB_DAUTHSTATUS_SUNID_Pos\fP )"
DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Mask 
.PP
Definition at line \fB3411\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUNID_Pos   22U"
DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position 
.PP
Definition at line \fB3009\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUNID_Pos   22U"
DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position 
.PP
Definition at line \fB3505\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define DIB_DAUTHSTATUS_SUNID_Pos   22U"
DIB DAUTHSTATUS: Secure Unprivileged Non-invasive Debug Allowed Position 
.PP
Definition at line \fB3410\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK   ((\fBErrBnk_Type\fP    *)     \fBERRBNK_BASE\fP      )"
Error Banking configuration struct 
.PP
Definition at line \fB3615\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK   ((\fBErrBnk_Type\fP    *)     \fBERRBNK_BASE\fP      )"
Error Banking configuration struct 
.PP
Definition at line \fB3519\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_BASE   (0xE001E100UL)"
Error Banking Base Address 
.PP
Definition at line \fB3594\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_BASE   (0xE001E100UL)"
Error Banking Base Address 
.PP
Definition at line \fB3499\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_BANK_Msk   (0x1UL << \fBERRBNK_DEBR0_BANK_Pos\fP)"
ERRBNK DEBR0: BANK Mask 
.PP
Definition at line \fB1668\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_BANK_Msk   (0x1UL << \fBERRBNK_DEBR0_BANK_Pos\fP)"
ERRBNK DEBR0: BANK Mask 
.PP
Definition at line \fB1655\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_BANK_Pos   16U"
ERRBNK DEBR0: BANK Position 
.PP
Definition at line \fB1667\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_BANK_Pos   16U"
ERRBNK DEBR0: BANK Position 
.PP
Definition at line \fB1654\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_LOCATION_Msk   (0x3FFFUL << \fBERRBNK_DEBR0_LOCATION_Pos\fP)"
ERRBNK DEBR0: LOCATION Mask 
.PP
Definition at line \fB1671\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_LOCATION_Msk   (0x3FFFUL << \fBERRBNK_DEBR0_LOCATION_Pos\fP)"
ERRBNK DEBR0: LOCATION Mask 
.PP
Definition at line \fB1658\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_LOCATION_Pos   2U"
ERRBNK DEBR0: LOCATION Position 
.PP
Definition at line \fB1670\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_LOCATION_Pos   2U"
ERRBNK DEBR0: LOCATION Position 
.PP
Definition at line \fB1657\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_LOCKED_Msk   (0x1UL << \fBERRBNK_DEBR0_LOCKED_Pos\fP)"
ERRBNK DEBR0: LOCKED Mask 
.PP
Definition at line \fB1674\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_LOCKED_Msk   (0x1UL << \fBERRBNK_DEBR0_LOCKED_Pos\fP)"
ERRBNK DEBR0: LOCKED Mask 
.PP
Definition at line \fB1661\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_LOCKED_Pos   1U"
ERRBNK DEBR0: LOCKED Position 
.PP
Definition at line \fB1673\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_LOCKED_Pos   1U"
ERRBNK DEBR0: LOCKED Position 
.PP
Definition at line \fB1660\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_SWDEF_Msk   (0x3UL << \fBERRBNK_DEBR0_SWDEF_Pos\fP)"
ERRBNK DEBR0: SWDEF Mask 
.PP
Definition at line \fB1662\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_SWDEF_Msk   (0x3UL << \fBERRBNK_DEBR0_SWDEF_Pos\fP)"
ERRBNK DEBR0: SWDEF Mask 
.PP
Definition at line \fB1649\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_SWDEF_Pos   30U"
ERRBNK DEBR0: SWDEF Position 
.PP
Definition at line \fB1661\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_SWDEF_Pos   30U"
ERRBNK DEBR0: SWDEF Position 
.PP
Definition at line \fB1648\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_TYPE_Msk   (0x1UL << \fBERRBNK_DEBR0_TYPE_Pos\fP)"
ERRBNK DEBR0: TYPE Mask 
.PP
Definition at line \fB1665\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_TYPE_Msk   (0x1UL << \fBERRBNK_DEBR0_TYPE_Pos\fP)"
ERRBNK DEBR0: TYPE Mask 
.PP
Definition at line \fB1652\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_TYPE_Pos   17U"
ERRBNK DEBR0: TYPE Position 
.PP
Definition at line \fB1664\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_TYPE_Pos   17U"
ERRBNK DEBR0: TYPE Position 
.PP
Definition at line \fB1651\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_VALID_Msk   (0x1UL << /*\fBERRBNK_DEBR0_VALID_Pos\fP*/)"
ERRBNK DEBR0: VALID Mask 
.PP
Definition at line \fB1677\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_VALID_Msk   (0x1UL << /*\fBERRBNK_DEBR0_VALID_Pos\fP*/)"
ERRBNK DEBR0: VALID Mask 
.PP
Definition at line \fB1664\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_VALID_Pos   0U"
ERRBNK DEBR0: VALID Position 
.PP
Definition at line \fB1676\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR0_VALID_Pos   0U"
ERRBNK DEBR0: VALID Position 
.PP
Definition at line \fB1663\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_BANK_Msk   (0x1UL << \fBERRBNK_DEBR1_BANK_Pos\fP)"
ERRBNK DEBR1: BANK Mask 
.PP
Definition at line \fB1687\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_BANK_Msk   (0x1UL << \fBERRBNK_DEBR1_BANK_Pos\fP)"
ERRBNK DEBR1: BANK Mask 
.PP
Definition at line \fB1674\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_BANK_Pos   16U"
ERRBNK DEBR1: BANK Position 
.PP
Definition at line \fB1686\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_BANK_Pos   16U"
ERRBNK DEBR1: BANK Position 
.PP
Definition at line \fB1673\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_LOCATION_Msk   (0x3FFFUL << \fBERRBNK_DEBR1_LOCATION_Pos\fP)"
ERRBNK DEBR1: LOCATION Mask 
.PP
Definition at line \fB1690\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_LOCATION_Msk   (0x3FFFUL << \fBERRBNK_DEBR1_LOCATION_Pos\fP)"
ERRBNK DEBR1: LOCATION Mask 
.PP
Definition at line \fB1677\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_LOCATION_Pos   2U"
ERRBNK DEBR1: LOCATION Position 
.PP
Definition at line \fB1689\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_LOCATION_Pos   2U"
ERRBNK DEBR1: LOCATION Position 
.PP
Definition at line \fB1676\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_LOCKED_Msk   (0x1UL << \fBERRBNK_DEBR1_LOCKED_Pos\fP)"
ERRBNK DEBR1: LOCKED Mask 
.PP
Definition at line \fB1693\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_LOCKED_Msk   (0x1UL << \fBERRBNK_DEBR1_LOCKED_Pos\fP)"
ERRBNK DEBR1: LOCKED Mask 
.PP
Definition at line \fB1680\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_LOCKED_Pos   1U"
ERRBNK DEBR1: LOCKED Position 
.PP
Definition at line \fB1692\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_LOCKED_Pos   1U"
ERRBNK DEBR1: LOCKED Position 
.PP
Definition at line \fB1679\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_SWDEF_Msk   (0x3UL << \fBERRBNK_DEBR1_SWDEF_Pos\fP)"
ERRBNK DEBR1: SWDEF Mask 
.PP
Definition at line \fB1681\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_SWDEF_Msk   (0x3UL << \fBERRBNK_DEBR1_SWDEF_Pos\fP)"
ERRBNK DEBR1: SWDEF Mask 
.PP
Definition at line \fB1668\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_SWDEF_Pos   30U"
ERRBNK DEBR1: SWDEF Position 
.PP
Definition at line \fB1680\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_SWDEF_Pos   30U"
ERRBNK DEBR1: SWDEF Position 
.PP
Definition at line \fB1667\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_TYPE_Msk   (0x1UL << \fBERRBNK_DEBR1_TYPE_Pos\fP)"
ERRBNK DEBR1: TYPE Mask 
.PP
Definition at line \fB1684\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_TYPE_Msk   (0x1UL << \fBERRBNK_DEBR1_TYPE_Pos\fP)"
ERRBNK DEBR1: TYPE Mask 
.PP
Definition at line \fB1671\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_TYPE_Pos   17U"
ERRBNK DEBR1: TYPE Position 
.PP
Definition at line \fB1683\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_TYPE_Pos   17U"
ERRBNK DEBR1: TYPE Position 
.PP
Definition at line \fB1670\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_VALID_Msk   (0x1UL << /*\fBERRBNK_DEBR1_VALID_Pos\fP*/)"
ERRBNK DEBR1: VALID Mask 
.PP
Definition at line \fB1696\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_VALID_Msk   (0x1UL << /*\fBERRBNK_DEBR1_VALID_Pos\fP*/)"
ERRBNK DEBR1: VALID Mask 
.PP
Definition at line \fB1683\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_VALID_Pos   0U"
ERRBNK DEBR1: VALID Position 
.PP
Definition at line \fB1695\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_DEBR1_VALID_Pos   0U"
ERRBNK DEBR1: VALID Position 
.PP
Definition at line \fB1682\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_BANK_Msk   (0x1UL << \fBERRBNK_IEBR0_BANK_Pos\fP)"
ERRBNK IEBR0: BANK Mask 
.PP
Definition at line \fB1633\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_BANK_Msk   (0x1UL << \fBERRBNK_IEBR0_BANK_Pos\fP)"
ERRBNK IEBR0: BANK Mask 
.PP
Definition at line \fB1620\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_BANK_Pos   16U"
ERRBNK IEBR0: BANK Position 
.PP
Definition at line \fB1632\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_BANK_Pos   16U"
ERRBNK IEBR0: BANK Position 
.PP
Definition at line \fB1619\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_LOCATION_Msk   (0x3FFFUL << \fBERRBNK_IEBR0_LOCATION_Pos\fP)"
ERRBNK IEBR0: LOCATION Mask 
.PP
Definition at line \fB1636\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_LOCATION_Msk   (0x3FFFUL << \fBERRBNK_IEBR0_LOCATION_Pos\fP)"
ERRBNK IEBR0: LOCATION Mask 
.PP
Definition at line \fB1623\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_LOCATION_Pos   2U"
ERRBNK IEBR0: LOCATION Position 
.PP
Definition at line \fB1635\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_LOCATION_Pos   2U"
ERRBNK IEBR0: LOCATION Position 
.PP
Definition at line \fB1622\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_LOCKED_Msk   (0x1UL << \fBERRBNK_IEBR0_LOCKED_Pos\fP)"
ERRBNK IEBR0: LOCKED Mask 
.PP
Definition at line \fB1639\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_LOCKED_Msk   (0x1UL << \fBERRBNK_IEBR0_LOCKED_Pos\fP)"
ERRBNK IEBR0: LOCKED Mask 
.PP
Definition at line \fB1626\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_LOCKED_Pos   1U"
ERRBNK IEBR0: LOCKED Position 
.PP
Definition at line \fB1638\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_LOCKED_Pos   1U"
ERRBNK IEBR0: LOCKED Position 
.PP
Definition at line \fB1625\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_SWDEF_Msk   (0x3UL << \fBERRBNK_IEBR0_SWDEF_Pos\fP)"
ERRBNK IEBR0: SWDEF Mask 
.PP
Definition at line \fB1630\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_SWDEF_Msk   (0x3UL << \fBERRBNK_IEBR0_SWDEF_Pos\fP)"
ERRBNK IEBR0: SWDEF Mask 
.PP
Definition at line \fB1617\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_SWDEF_Pos   30U"
ERRBNK IEBR0: SWDEF Position 
.PP
Definition at line \fB1629\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_SWDEF_Pos   30U"
ERRBNK IEBR0: SWDEF Position 
.PP
Definition at line \fB1616\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_VALID_Msk   (0x1UL << /*\fBERRBNK_IEBR0_VALID_Pos\fP*/)"
ERRBNK IEBR0: VALID Mask 
.PP
Definition at line \fB1642\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_VALID_Msk   (0x1UL << /*\fBERRBNK_IEBR0_VALID_Pos\fP*/)"
ERRBNK IEBR0: VALID Mask 
.PP
Definition at line \fB1629\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_VALID_Pos   0U"
ERRBNK IEBR0: VALID Position 
.PP
Definition at line \fB1641\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR0_VALID_Pos   0U"
ERRBNK IEBR0: VALID Position 
.PP
Definition at line \fB1628\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_BANK_Msk   (0x1UL << \fBERRBNK_IEBR1_BANK_Pos\fP)"
ERRBNK IEBR1: BANK Mask 
.PP
Definition at line \fB1649\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_BANK_Msk   (0x1UL << \fBERRBNK_IEBR1_BANK_Pos\fP)"
ERRBNK IEBR1: BANK Mask 
.PP
Definition at line \fB1636\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_BANK_Pos   16U"
ERRBNK IEBR1: BANK Position 
.PP
Definition at line \fB1648\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_BANK_Pos   16U"
ERRBNK IEBR1: BANK Position 
.PP
Definition at line \fB1635\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_LOCATION_Msk   (0x3FFFUL << \fBERRBNK_IEBR1_LOCATION_Pos\fP)"
ERRBNK IEBR1: LOCATION Mask 
.PP
Definition at line \fB1652\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_LOCATION_Msk   (0x3FFFUL << \fBERRBNK_IEBR1_LOCATION_Pos\fP)"
ERRBNK IEBR1: LOCATION Mask 
.PP
Definition at line \fB1639\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_LOCATION_Pos   2U"
ERRBNK IEBR1: LOCATION Position 
.PP
Definition at line \fB1651\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_LOCATION_Pos   2U"
ERRBNK IEBR1: LOCATION Position 
.PP
Definition at line \fB1638\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_LOCKED_Msk   (0x1UL << \fBERRBNK_IEBR1_LOCKED_Pos\fP)"
ERRBNK IEBR1: LOCKED Mask 
.PP
Definition at line \fB1655\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_LOCKED_Msk   (0x1UL << \fBERRBNK_IEBR1_LOCKED_Pos\fP)"
ERRBNK IEBR1: LOCKED Mask 
.PP
Definition at line \fB1642\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_LOCKED_Pos   1U"
ERRBNK IEBR1: LOCKED Position 
.PP
Definition at line \fB1654\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_LOCKED_Pos   1U"
ERRBNK IEBR1: LOCKED Position 
.PP
Definition at line \fB1641\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_SWDEF_Msk   (0x3UL << \fBERRBNK_IEBR1_SWDEF_Pos\fP)"
ERRBNK IEBR1: SWDEF Mask 
.PP
Definition at line \fB1646\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_SWDEF_Msk   (0x3UL << \fBERRBNK_IEBR1_SWDEF_Pos\fP)"
ERRBNK IEBR1: SWDEF Mask 
.PP
Definition at line \fB1633\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_SWDEF_Pos   30U"
ERRBNK IEBR1: SWDEF Position 
.PP
Definition at line \fB1645\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_SWDEF_Pos   30U"
ERRBNK IEBR1: SWDEF Position 
.PP
Definition at line \fB1632\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_VALID_Msk   (0x1UL << /*\fBERRBNK_IEBR1_VALID_Pos\fP*/)"
ERRBNK IEBR1: VALID Mask 
.PP
Definition at line \fB1658\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_VALID_Msk   (0x1UL << /*\fBERRBNK_IEBR1_VALID_Pos\fP*/)"
ERRBNK IEBR1: VALID Mask 
.PP
Definition at line \fB1645\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_VALID_Pos   0U"
ERRBNK IEBR1: VALID Position 
.PP
Definition at line \fB1657\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_IEBR1_VALID_Pos   0U"
ERRBNK IEBR1: VALID Position 
.PP
Definition at line \fB1644\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_BANK_Msk   (0x3UL << \fBERRBNK_TEBR0_BANK_Pos\fP)"
ERRBNK TEBR0: BANK Mask 
.PP
Definition at line \fB1709\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_BANK_Msk   (0x3UL << \fBERRBNK_TEBR0_BANK_Pos\fP)"
ERRBNK TEBR0: BANK Mask 
.PP
Definition at line \fB1696\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_BANK_Pos   24U"
ERRBNK TEBR0: BANK Position 
.PP
Definition at line \fB1708\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_BANK_Pos   24U"
ERRBNK TEBR0: BANK Position 
.PP
Definition at line \fB1695\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_LOCATION_Msk   (0x3FFFFFUL << \fBERRBNK_TEBR0_LOCATION_Pos\fP)"
ERRBNK TEBR0: LOCATION Mask 
.PP
Definition at line \fB1712\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_LOCATION_Msk   (0x3FFFFFUL << \fBERRBNK_TEBR0_LOCATION_Pos\fP)"
ERRBNK TEBR0: LOCATION Mask 
.PP
Definition at line \fB1699\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_LOCATION_Pos   2U"
ERRBNK TEBR0: LOCATION Position 
.PP
Definition at line \fB1711\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_LOCATION_Pos   2U"
ERRBNK TEBR0: LOCATION Position 
.PP
Definition at line \fB1698\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_LOCKED_Msk   (0x1UL << \fBERRBNK_TEBR0_LOCKED_Pos\fP)"
ERRBNK TEBR0: LOCKED Mask 
.PP
Definition at line \fB1715\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_LOCKED_Msk   (0x1UL << \fBERRBNK_TEBR0_LOCKED_Pos\fP)"
ERRBNK TEBR0: LOCKED Mask 
.PP
Definition at line \fB1702\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_LOCKED_Pos   1U"
ERRBNK TEBR0: LOCKED Position 
.PP
Definition at line \fB1714\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_LOCKED_Pos   1U"
ERRBNK TEBR0: LOCKED Position 
.PP
Definition at line \fB1701\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_POISON_Msk   (0x1UL << \fBERRBNK_TEBR0_POISON_Pos\fP)"
ERRBNK TEBR0: POISON Mask 
.PP
Definition at line \fB1703\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_POISON_Msk   (0x1UL << \fBERRBNK_TEBR0_POISON_Pos\fP)"
ERRBNK TEBR0: POISON Mask 
.PP
Definition at line \fB1690\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_POISON_Pos   28U"
ERRBNK TEBR0: POISON Position 
.PP
Definition at line \fB1702\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_POISON_Pos   28U"
ERRBNK TEBR0: POISON Position 
.PP
Definition at line \fB1689\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_SWDEF_Msk   (0x3UL << \fBERRBNK_TEBR0_SWDEF_Pos\fP)"
ERRBNK TEBR0: SWDEF Mask 
.PP
Definition at line \fB1700\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_SWDEF_Msk   (0x3UL << \fBERRBNK_TEBR0_SWDEF_Pos\fP)"
ERRBNK TEBR0: SWDEF Mask 
.PP
Definition at line \fB1687\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_SWDEF_Pos   30U"
ERRBNK TEBR0: SWDEF Position 
.PP
Definition at line \fB1699\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_SWDEF_Pos   30U"
ERRBNK TEBR0: SWDEF Position 
.PP
Definition at line \fB1686\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_TYPE_Msk   (0x1UL << \fBERRBNK_TEBR0_TYPE_Pos\fP)"
ERRBNK TEBR0: TYPE Mask 
.PP
Definition at line \fB1706\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_TYPE_Msk   (0x1UL << \fBERRBNK_TEBR0_TYPE_Pos\fP)"
ERRBNK TEBR0: TYPE Mask 
.PP
Definition at line \fB1693\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_TYPE_Pos   27U"
ERRBNK TEBR0: TYPE Position 
.PP
Definition at line \fB1705\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_TYPE_Pos   27U"
ERRBNK TEBR0: TYPE Position 
.PP
Definition at line \fB1692\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_VALID_Msk   (0x1UL << /*\fBERRBNK_TEBR0_VALID_Pos\fP*/)"
ERRBNK TEBR0: VALID Mask 
.PP
Definition at line \fB1718\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_VALID_Msk   (0x1UL << /*\fBERRBNK_TEBR0_VALID_Pos\fP*/)"
ERRBNK TEBR0: VALID Mask 
.PP
Definition at line \fB1705\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_VALID_Pos   0U"
ERRBNK TEBR0: VALID Position 
.PP
Definition at line \fB1717\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR0_VALID_Pos   0U"
ERRBNK TEBR0: VALID Position 
.PP
Definition at line \fB1704\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_BANK_Msk   (0x3UL << \fBERRBNK_TEBR1_BANK_Pos\fP)"
ERRBNK TEBR1: BANK Mask 
.PP
Definition at line \fB1731\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_BANK_Msk   (0x3UL << \fBERRBNK_TEBR1_BANK_Pos\fP)"
ERRBNK TEBR1: BANK Mask 
.PP
Definition at line \fB1718\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_BANK_Pos   24U"
ERRBNK TEBR1: BANK Position 
.PP
Definition at line \fB1730\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_BANK_Pos   24U"
ERRBNK TEBR1: BANK Position 
.PP
Definition at line \fB1717\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_LOCATION_Msk   (0x3FFFFFUL << \fBERRBNK_TEBR1_LOCATION_Pos\fP)"
ERRBNK TEBR1: LOCATION Mask 
.PP
Definition at line \fB1734\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_LOCATION_Msk   (0x3FFFFFUL << \fBERRBNK_TEBR1_LOCATION_Pos\fP)"
ERRBNK TEBR1: LOCATION Mask 
.PP
Definition at line \fB1721\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_LOCATION_Pos   2U"
ERRBNK TEBR1: LOCATION Position 
.PP
Definition at line \fB1733\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_LOCATION_Pos   2U"
ERRBNK TEBR1: LOCATION Position 
.PP
Definition at line \fB1720\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_LOCKED_Msk   (0x1UL << \fBERRBNK_TEBR1_LOCKED_Pos\fP)"
ERRBNK TEBR1: LOCKED Mask 
.PP
Definition at line \fB1737\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_LOCKED_Msk   (0x1UL << \fBERRBNK_TEBR1_LOCKED_Pos\fP)"
ERRBNK TEBR1: LOCKED Mask 
.PP
Definition at line \fB1724\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_LOCKED_Pos   1U"
ERRBNK TEBR1: LOCKED Position 
.PP
Definition at line \fB1736\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_LOCKED_Pos   1U"
ERRBNK TEBR1: LOCKED Position 
.PP
Definition at line \fB1723\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_POISON_Msk   (0x1UL << \fBERRBNK_TEBR1_POISON_Pos\fP)"
ERRBNK TEBR1: POISON Mask 
.PP
Definition at line \fB1725\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_POISON_Msk   (0x1UL << \fBERRBNK_TEBR1_POISON_Pos\fP)"
ERRBNK TEBR1: POISON Mask 
.PP
Definition at line \fB1712\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_POISON_Pos   28U"
ERRBNK TEBR1: POISON Position 
.PP
Definition at line \fB1724\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_POISON_Pos   28U"
ERRBNK TEBR1: POISON Position 
.PP
Definition at line \fB1711\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_SWDEF_Msk   (0x3UL << \fBERRBNK_TEBR1_SWDEF_Pos\fP)"
ERRBNK TEBR1: SWDEF Mask 
.PP
Definition at line \fB1722\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_SWDEF_Msk   (0x3UL << \fBERRBNK_TEBR1_SWDEF_Pos\fP)"
ERRBNK TEBR1: SWDEF Mask 
.PP
Definition at line \fB1709\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_SWDEF_Pos   30U"
ERRBNK TEBR1: SWDEF Position 
.PP
Definition at line \fB1721\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_SWDEF_Pos   30U"
ERRBNK TEBR1: SWDEF Position 
.PP
Definition at line \fB1708\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_TYPE_Msk   (0x1UL << \fBERRBNK_TEBR1_TYPE_Pos\fP)"
ERRBNK TEBR1: TYPE Mask 
.PP
Definition at line \fB1728\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_TYPE_Msk   (0x1UL << \fBERRBNK_TEBR1_TYPE_Pos\fP)"
ERRBNK TEBR1: TYPE Mask 
.PP
Definition at line \fB1715\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_TYPE_Pos   27U"
ERRBNK TEBR1: TYPE Position 
.PP
Definition at line \fB1727\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_TYPE_Pos   27U"
ERRBNK TEBR1: TYPE Position 
.PP
Definition at line \fB1714\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_VALID_Msk   (0x1UL << /*\fBERRBNK_TEBR1_VALID_Pos\fP*/)"
ERRBNK TEBR1: VALID Mask 
.PP
Definition at line \fB1740\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_VALID_Msk   (0x1UL << /*\fBERRBNK_TEBR1_VALID_Pos\fP*/)"
ERRBNK TEBR1: VALID Mask 
.PP
Definition at line \fB1727\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_VALID_Pos   0U"
ERRBNK TEBR1: VALID Position 
.PP
Definition at line \fB1739\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ERRBNK_TEBR1_VALID_Pos   0U"
ERRBNK TEBR1: VALID Position 
.PP
Definition at line \fB1726\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC   ((\fBEWIC_Type\fP      *)     \fBEWIC_BASE\fP        )"
EWIC configuration struct 
.PP
Definition at line \fB3617\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC   ((\fBEWIC_Type\fP      *)     \fBEWIC_BASE\fP        )"
EWIC configuration struct 
.PP
Definition at line \fB3521\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_BASE   (0xE001E400UL)"
External Wakeup Interrupt Controller Base Address 
.PP
Definition at line \fB3596\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_BASE   (0xE001E400UL)"
External Wakeup Interrupt Controller Base Address 
.PP
Definition at line \fB3501\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTMASK_IRQ_Msk   (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)"
EWIC EVENTMASKA: IRQ Mask 
.PP
Definition at line \fB1600\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTMASK_IRQ_Msk   (0xFFFFFFFFUL /*<< EWIC_EVENTMASKA_IRQ_Pos*/)"
EWIC EVENTMASKA: IRQ Mask 
.PP
Definition at line \fB1587\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTMASK_IRQ_Pos   0U"
EWIC EVENTMASKA: IRQ Position 
.PP
Definition at line \fB1599\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTMASK_IRQ_Pos   0U"
EWIC EVENTMASKA: IRQ Position 
.PP
Definition at line \fB1586\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_EDBGREQ_Msk   (0x1UL << \fBEWIC_EVENTMASKA_EDBGREQ_Pos\fP)"
EWIC EVENTMASKA: EDBGREQ Mask 
.PP
Definition at line \fB1590\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_EDBGREQ_Msk   (0x1UL << \fBEWIC_EVENTMASKA_EDBGREQ_Pos\fP)"
EWIC EVENTMASKA: EDBGREQ Mask 
.PP
Definition at line \fB1577\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_EDBGREQ_Pos   2U"
EWIC EVENTMASKA: EDBGREQ Position 
.PP
Definition at line \fB1589\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_EDBGREQ_Pos   2U"
EWIC EVENTMASKA: EDBGREQ Position 
.PP
Definition at line \fB1576\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_EVENT_Msk   (0x1UL /*<< \fBEWIC_EVENTMASKA_EVENT_Pos\fP*/)"
EWIC EVENTMASKA: EVENT Mask 
.PP
Definition at line \fB1596\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_EVENT_Msk   (0x1UL /*<< \fBEWIC_EVENTMASKA_EVENT_Pos\fP*/)"
EWIC EVENTMASKA: EVENT Mask 
.PP
Definition at line \fB1583\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_EVENT_Pos   0U"
EWIC EVENTMASKA: EVENT Position 
.PP
Definition at line \fB1595\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_EVENT_Pos   0U"
EWIC EVENTMASKA: EVENT Position 
.PP
Definition at line \fB1582\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_NMI_Msk   (0x1UL << \fBEWIC_EVENTMASKA_NMI_Pos\fP)"
EWIC EVENTMASKA: NMI Mask 
.PP
Definition at line \fB1593\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_NMI_Msk   (0x1UL << \fBEWIC_EVENTMASKA_NMI_Pos\fP)"
EWIC EVENTMASKA: NMI Mask 
.PP
Definition at line \fB1580\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_NMI_Pos   1U"
EWIC EVENTMASKA: NMI Position 
.PP
Definition at line \fB1592\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTMASKA_NMI_Pos   1U"
EWIC EVENTMASKA: NMI Position 
.PP
Definition at line \fB1579\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_EDBGREQ_Msk   (0x1UL << \fBEWIC_EVENTSPR_EDBGREQ_Pos\fP)"
EWIC EVENTSPR: EDBGREQ Mask 
.PP
Definition at line \fB1580\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_EDBGREQ_Msk   (0x1UL << \fBEWIC_EVENTSPR_EDBGREQ_Pos\fP)"
EWIC EVENTSPR: EDBGREQ Mask 
.PP
Definition at line \fB1567\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_EDBGREQ_Pos   2U"
EWIC EVENTSPR: EDBGREQ Position 
.PP
Definition at line \fB1579\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_EDBGREQ_Pos   2U"
EWIC EVENTSPR: EDBGREQ Position 
.PP
Definition at line \fB1566\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_EVENT_Msk   (0x1UL /*<< \fBEWIC_EVENTSPR_EVENT_Pos\fP*/)"
EWIC EVENTSPR: EVENT Mask 
.PP
Definition at line \fB1586\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_EVENT_Msk   (0x1UL /*<< \fBEWIC_EVENTSPR_EVENT_Pos\fP*/)"
EWIC EVENTSPR: EVENT Mask 
.PP
Definition at line \fB1573\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_EVENT_Pos   0U"
EWIC EVENTSPR: EVENT Position 
.PP
Definition at line \fB1585\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_EVENT_Pos   0U"
EWIC EVENTSPR: EVENT Position 
.PP
Definition at line \fB1572\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_NMI_Msk   (0x1UL << \fBEWIC_EVENTSPR_NMI_Pos\fP)"
EWIC EVENTSPR: NMI Mask 
.PP
Definition at line \fB1583\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_NMI_Msk   (0x1UL << \fBEWIC_EVENTSPR_NMI_Pos\fP)"
EWIC EVENTSPR: NMI Mask 
.PP
Definition at line \fB1570\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_NMI_Pos   1U"
EWIC EVENTSPR: NMI Position 
.PP
Definition at line \fB1582\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define EWIC_EVENTSPR_NMI_Pos   1U"
EWIC EVENTSPR: NMI Position 
.PP
Definition at line \fB1569\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB603\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB721\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB630\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB1463\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB1636\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB1863\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB736\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define EXC_RETURN_HANDLER   (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after return                               */"

.PP
Definition at line \fB1446\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB604\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB722\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB631\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB1464\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB1637\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB1864\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB737\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_MSP   (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after return                                */"

.PP
Definition at line \fB1447\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB605\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB723\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB632\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB1465\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB1638\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB1865\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB738\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define EXC_RETURN_THREAD_PSP   (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after return                                */"

.PP
Definition at line \fB1448\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ16_Msk   (1UL << \fBFPU_FPDSCR_FZ16_Pos\fP)"
FPDSCR: FZ16 bit Mask 
.PP
Definition at line \fB2563\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ16_Msk   (1UL << \fBFPU_FPDSCR_FZ16_Pos\fP)"
FPDSCR: FZ16 bit Mask 
.PP
Definition at line \fB3059\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ16_Msk   (1UL << \fBFPU_FPDSCR_FZ16_Pos\fP)"
FPDSCR: FZ16 bit Mask 
.PP
Definition at line \fB2964\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ16_Pos   19U"
FPDSCR: FZ16 bit Position 
.PP
Definition at line \fB2562\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ16_Pos   19U"
FPDSCR: FZ16 bit Position 
.PP
Definition at line \fB3058\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_FZ16_Pos   19U"
FPDSCR: FZ16 bit Position 
.PP
Definition at line \fB2963\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_LTPSIZE_Msk   (7UL << \fBFPU_FPDSCR_LTPSIZE_Pos\fP)"
FPDSCR: LTPSIZE bit Mask 
.PP
Definition at line \fB2566\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_LTPSIZE_Msk   (7UL << \fBFPU_FPDSCR_LTPSIZE_Pos\fP)"
FPDSCR: LTPSIZE bit Mask 
.PP
Definition at line \fB3062\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_LTPSIZE_Msk   (7UL << \fBFPU_FPDSCR_LTPSIZE_Pos\fP)"
FPDSCR: LTPSIZE bit Mask 
.PP
Definition at line \fB2967\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_FPDSCR_LTPSIZE_Pos   16U"
FPDSCR: LTPSIZE bit Position 
.PP
Definition at line \fB2565\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_FPDSCR_LTPSIZE_Pos   16U"
FPDSCR: LTPSIZE bit Position 
.PP
Definition at line \fB3061\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_FPDSCR_LTPSIZE_Pos   16U"
FPDSCR: LTPSIZE bit Position 
.PP
Definition at line \fB2966\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDivide_Msk   (0xFUL << \fBFPU_MVFR0_FPDivide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB2576\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDivide_Msk   (0xFUL << \fBFPU_MVFR0_FPDivide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB3072\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDivide_Msk   (0xFUL << \fBFPU_MVFR0_FPDivide_Pos\fP)"
MVFR0: Divide bits Mask 
.PP
Definition at line \fB2977\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDivide_Pos   16U"
MVFR0: FPDivide bits Position 
.PP
Definition at line \fB2575\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDivide_Pos   16U"
MVFR0: FPDivide bits Position 
.PP
Definition at line \fB3071\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDivide_Pos   16U"
MVFR0: FPDivide bits Position 
.PP
Definition at line \fB2976\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDP_Msk   (0xFUL << \fBFPU_MVFR0_FPDP_Pos\fP)"
MVFR0: FPDP bits Mask 
.PP
Definition at line \fB2579\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDP_Msk   (0xFUL << \fBFPU_MVFR0_FPDP_Pos\fP)"
MVFR0: FPDP bits Mask 
.PP
Definition at line \fB3075\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDP_Msk   (0xFUL << \fBFPU_MVFR0_FPDP_Pos\fP)"
MVFR0: FPDP bits Mask 
.PP
Definition at line \fB2980\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDP_Pos   8U"
MVFR0: FPDP bits Position 
.PP
Definition at line \fB2578\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDP_Pos   8U"
MVFR0: FPDP bits Position 
.PP
Definition at line \fB3074\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPDP_Pos   8U"
MVFR0: FPDP bits Position 
.PP
Definition at line \fB2979\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPRound_Msk   (0xFUL << \fBFPU_MVFR0_FPRound_Pos\fP)"
MVFR0: FPRound bits Mask 
.PP
Definition at line \fB2570\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPRound_Msk   (0xFUL << \fBFPU_MVFR0_FPRound_Pos\fP)"
MVFR0: FPRound bits Mask 
.PP
Definition at line \fB3066\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPRound_Msk   (0xFUL << \fBFPU_MVFR0_FPRound_Pos\fP)"
MVFR0: FPRound bits Mask 
.PP
Definition at line \fB2971\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPRound_Pos   28U"
MVFR0: FPRound bits Position 
.PP
Definition at line \fB2569\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPRound_Pos   28U"
MVFR0: FPRound bits Position 
.PP
Definition at line \fB3065\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPRound_Pos   28U"
MVFR0: FPRound bits Position 
.PP
Definition at line \fB2970\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSP_Msk   (0xFUL << \fBFPU_MVFR0_FPSP_Pos\fP)"
MVFR0: FPSP bits Mask 
.PP
Definition at line \fB2582\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSP_Msk   (0xFUL << \fBFPU_MVFR0_FPSP_Pos\fP)"
MVFR0: FPSP bits Mask 
.PP
Definition at line \fB3078\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSP_Msk   (0xFUL << \fBFPU_MVFR0_FPSP_Pos\fP)"
MVFR0: FPSP bits Mask 
.PP
Definition at line \fB2983\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSP_Pos   4U"
MVFR0: FPSP bits Position 
.PP
Definition at line \fB2581\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSP_Pos   4U"
MVFR0: FPSP bits Position 
.PP
Definition at line \fB3077\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSP_Pos   4U"
MVFR0: FPSP bits Position 
.PP
Definition at line \fB2982\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSqrt_Msk   (0xFUL << \fBFPU_MVFR0_FPSqrt_Pos\fP)"
MVFR0: FPSqrt bits Mask 
.PP
Definition at line \fB2573\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSqrt_Msk   (0xFUL << \fBFPU_MVFR0_FPSqrt_Pos\fP)"
MVFR0: FPSqrt bits Mask 
.PP
Definition at line \fB3069\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSqrt_Msk   (0xFUL << \fBFPU_MVFR0_FPSqrt_Pos\fP)"
MVFR0: FPSqrt bits Mask 
.PP
Definition at line \fB2974\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSqrt_Pos   20U"
MVFR0: FPSqrt bits Position 
.PP
Definition at line \fB2572\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSqrt_Pos   20U"
MVFR0: FPSqrt bits Position 
.PP
Definition at line \fB3068\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_FPSqrt_Pos   20U"
MVFR0: FPSqrt bits Position 
.PP
Definition at line \fB2973\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_SIMDReg_Msk   (0xFUL /*<< \fBFPU_MVFR0_SIMDReg_Pos\fP*/)"
MVFR0: SIMDReg bits Mask 
.PP
Definition at line \fB2585\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_SIMDReg_Msk   (0xFUL /*<< \fBFPU_MVFR0_SIMDReg_Pos\fP*/)"
MVFR0: SIMDReg bits Mask 
.PP
Definition at line \fB3081\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_SIMDReg_Msk   (0xFUL /*<< \fBFPU_MVFR0_SIMDReg_Pos\fP*/)"
MVFR0: SIMDReg bits Mask 
.PP
Definition at line \fB2986\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR0_SIMDReg_Pos   0U"
MVFR0: SIMDReg bits Position 
.PP
Definition at line \fB2584\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR0_SIMDReg_Pos   0U"
MVFR0: SIMDReg bits Position 
.PP
Definition at line \fB3080\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR0_SIMDReg_Pos   0U"
MVFR0: SIMDReg bits Position 
.PP
Definition at line \fB2985\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FMAC_Msk   (0xFUL << \fBFPU_MVFR1_FMAC_Pos\fP)"
MVFR1: FMAC bits Mask 
.PP
Definition at line \fB2589\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FMAC_Msk   (0xFUL << \fBFPU_MVFR1_FMAC_Pos\fP)"
MVFR1: FMAC bits Mask 
.PP
Definition at line \fB3085\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FMAC_Msk   (0xFUL << \fBFPU_MVFR1_FMAC_Pos\fP)"
MVFR1: FMAC bits Mask 
.PP
Definition at line \fB2990\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FMAC_Pos   28U"
MVFR1: FMAC bits Position 
.PP
Definition at line \fB2588\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FMAC_Pos   28U"
MVFR1: FMAC bits Position 
.PP
Definition at line \fB3084\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FMAC_Pos   28U"
MVFR1: FMAC bits Position 
.PP
Definition at line \fB2989\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FP16_Msk   (0xFUL << \fBFPU_MVFR1_FP16_Pos\fP)"
MVFR1: FP16 bits Mask 
.PP
Definition at line \fB2595\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FP16_Msk   (0xFUL << \fBFPU_MVFR1_FP16_Pos\fP)"
MVFR1: FP16 bits Mask 
.PP
Definition at line \fB3091\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FP16_Msk   (0xFUL << \fBFPU_MVFR1_FP16_Pos\fP)"
MVFR1: FP16 bits Mask 
.PP
Definition at line \fB2996\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FP16_Pos   20U"
MVFR1: FP16 bits Position 
.PP
Definition at line \fB2594\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FP16_Pos   20U"
MVFR1: FP16 bits Position 
.PP
Definition at line \fB3090\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FP16_Pos   20U"
MVFR1: FP16 bits Position 
.PP
Definition at line \fB2995\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FPDNaN_Msk   (0xFUL << \fBFPU_MVFR1_FPDNaN_Pos\fP)"
MVFR1: FPDNaN bits Mask 
.PP
Definition at line \fB2601\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FPDNaN_Msk   (0xFUL << \fBFPU_MVFR1_FPDNaN_Pos\fP)"
MVFR1: FPDNaN bits Mask 
.PP
Definition at line \fB3097\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FPDNaN_Msk   (0xFUL << \fBFPU_MVFR1_FPDNaN_Pos\fP)"
MVFR1: FPDNaN bits Mask 
.PP
Definition at line \fB3002\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FPDNaN_Pos   4U"
MVFR1: FPDNaN bits Position 
.PP
Definition at line \fB2600\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FPDNaN_Pos   4U"
MVFR1: FPDNaN bits Position 
.PP
Definition at line \fB3096\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FPDNaN_Pos   4U"
MVFR1: FPDNaN bits Position 
.PP
Definition at line \fB3001\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FPFtZ_Msk   (0xFUL /*<< \fBFPU_MVFR1_FPFtZ_Pos\fP*/)"
MVFR1: FPFtZ bits Mask 
.PP
Definition at line \fB2604\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FPFtZ_Msk   (0xFUL /*<< \fBFPU_MVFR1_FPFtZ_Pos\fP*/)"
MVFR1: FPFtZ bits Mask 
.PP
Definition at line \fB3100\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FPFtZ_Msk   (0xFUL /*<< \fBFPU_MVFR1_FPFtZ_Pos\fP*/)"
MVFR1: FPFtZ bits Mask 
.PP
Definition at line \fB3005\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FPFtZ_Pos   0U"
MVFR1: FPFtZ bits Position 
.PP
Definition at line \fB2603\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FPFtZ_Pos   0U"
MVFR1: FPFtZ bits Position 
.PP
Definition at line \fB3099\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FPFtZ_Pos   0U"
MVFR1: FPFtZ bits Position 
.PP
Definition at line \fB3004\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FPHP_Msk   (0xFUL << \fBFPU_MVFR1_FPHP_Pos\fP)"
MVFR1: FPHP bits Mask 
.PP
Definition at line \fB2592\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FPHP_Msk   (0xFUL << \fBFPU_MVFR1_FPHP_Pos\fP)"
MVFR1: FPHP bits Mask 
.PP
Definition at line \fB3088\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FPHP_Msk   (0xFUL << \fBFPU_MVFR1_FPHP_Pos\fP)"
MVFR1: FPHP bits Mask 
.PP
Definition at line \fB2993\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_FPHP_Pos   24U"
MVFR1: FPHP bits Position 
.PP
Definition at line \fB2591\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_FPHP_Pos   24U"
MVFR1: FPHP bits Position 
.PP
Definition at line \fB3087\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_FPHP_Pos   24U"
MVFR1: FPHP bits Position 
.PP
Definition at line \fB2992\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_MVE_Msk   (0xFUL << \fBFPU_MVFR1_MVE_Pos\fP)"
MVFR1: MVE bits Mask 
.PP
Definition at line \fB2598\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_MVE_Msk   (0xFUL << \fBFPU_MVFR1_MVE_Pos\fP)"
MVFR1: MVE bits Mask 
.PP
Definition at line \fB3094\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_MVE_Msk   (0xFUL << \fBFPU_MVFR1_MVE_Pos\fP)"
MVFR1: MVE bits Mask 
.PP
Definition at line \fB2999\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define FPU_MVFR1_MVE_Pos   8U"
MVFR1: MVE bits Position 
.PP
Definition at line \fB2597\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define FPU_MVFR1_MVE_Pos   8U"
MVFR1: MVE bits Position 
.PP
Definition at line \fB3093\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define FPU_MVFR1_MVE_Pos   8U"
MVFR1: MVE bits Position 
.PP
Definition at line \fB2998\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB   ((\fBICB_Type\fP       *)     \fBSCS_BASE\fP         )"
System control Register not in SCB 
.PP
Definition at line \fB3607\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB   ((\fBICB_Type\fP       *)     \fBSCS_BASE\fP         )"
System control Register not in SCB 
.PP
Definition at line \fB3511\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_DISCRITAXIRUR_Msk   (1UL << \fBICB_ACTLR_DISCRITAXIRUR_Pos\fP)"
ACTLR: DISCRITAXIRUR Mask 
.PP
Definition at line \fB1019\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_DISCRITAXIRUR_Msk   (1UL << \fBICB_ACTLR_DISCRITAXIRUR_Pos\fP)"
ACTLR: DISCRITAXIRUR Mask 
.PP
Definition at line \fB1033\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_DISCRITAXIRUR_Pos   15U"
ACTLR: DISCRITAXIRUR Position 
.PP
Definition at line \fB1018\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_DISCRITAXIRUR_Pos   15U"
ACTLR: DISCRITAXIRUR Position 
.PP
Definition at line \fB1032\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_DISCRITAXIRUW_Msk   (1UL << \fBICB_ACTLR_DISCRITAXIRUW_Pos\fP)"
ACTLR: DISCRITAXIRUW Mask 
.PP
Definition at line \fB1013\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_DISCRITAXIRUW_Msk   (1UL << \fBICB_ACTLR_DISCRITAXIRUW_Pos\fP)"
ACTLR: DISCRITAXIRUW Mask 
.PP
Definition at line \fB1030\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_DISCRITAXIRUW_Pos   27U"
ACTLR: DISCRITAXIRUW Position 
.PP
Definition at line \fB1012\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_DISCRITAXIRUW_Pos   27U"
ACTLR: DISCRITAXIRUW Position 
.PP
Definition at line \fB1029\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_DISITMATBFLUSH_Msk   (1UL << \fBICB_ACTLR_DISITMATBFLUSH_Pos\fP)"
ACTLR: DISITMATBFLUSH Mask 
.PP
Definition at line \fB1028\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_DISITMATBFLUSH_Msk   (1UL << \fBICB_ACTLR_DISITMATBFLUSH_Pos\fP)"
ACTLR: DISITMATBFLUSH Mask 
.PP
Definition at line \fB1042\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_DISITMATBFLUSH_Pos   12U"
ACTLR: DISITMATBFLUSH Position 
.PP
Definition at line \fB1027\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_DISITMATBFLUSH_Pos   12U"
ACTLR: DISITMATBFLUSH Position 
.PP
Definition at line \fB1041\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_DISNWAMODE_Msk   (1UL << \fBICB_ACTLR_DISNWAMODE_Pos\fP)"
ACTLR: DISNWAMODE Mask 
.PP
Definition at line \fB1031\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_DISNWAMODE_Msk   (1UL << \fBICB_ACTLR_DISNWAMODE_Pos\fP)"
ACTLR: DISNWAMODE Mask 
.PP
Definition at line \fB1045\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_DISNWAMODE_Pos   11U"
ACTLR: DISNWAMODE Position 
.PP
Definition at line \fB1030\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_DISNWAMODE_Pos   11U"
ACTLR: DISNWAMODE Position 
.PP
Definition at line \fB1044\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_EVENTBUSEN_Msk   (1UL << \fBICB_ACTLR_EVENTBUSEN_Pos\fP)"
ACTLR: EVENTBUSEN Mask 
.PP
Definition at line \fB1022\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_EVENTBUSEN_Msk   (1UL << \fBICB_ACTLR_EVENTBUSEN_Pos\fP)"
ACTLR: EVENTBUSEN Mask 
.PP
Definition at line \fB1036\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_EVENTBUSEN_Pos   14U"
ACTLR: EVENTBUSEN Position 
.PP
Definition at line \fB1021\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_EVENTBUSEN_Pos   14U"
ACTLR: EVENTBUSEN Position 
.PP
Definition at line \fB1035\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_EVENTBUSEN_S_Msk   (1UL << \fBICB_ACTLR_EVENTBUSEN_S_Pos\fP)"
ACTLR: EVENTBUSEN_S Mask 
.PP
Definition at line \fB1025\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_EVENTBUSEN_S_Msk   (1UL << \fBICB_ACTLR_EVENTBUSEN_S_Pos\fP)"
ACTLR: EVENTBUSEN_S Mask 
.PP
Definition at line \fB1039\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_EVENTBUSEN_S_Pos   13U"
ACTLR: EVENTBUSEN_S Position 
.PP
Definition at line \fB1024\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_EVENTBUSEN_S_Pos   13U"
ACTLR: EVENTBUSEN_S Position 
.PP
Definition at line \fB1038\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_FPEXCODIS_Msk   (1UL << \fBICB_ACTLR_FPEXCODIS_Pos\fP)"
ACTLR: FPEXCODIS Mask 
.PP
Definition at line \fB1034\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_FPEXCODIS_Msk   (1UL << \fBICB_ACTLR_FPEXCODIS_Pos\fP)"
ACTLR: FPEXCODIS Mask 
.PP
Definition at line \fB1048\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ACTLR_FPEXCODIS_Pos   10U"
ACTLR: FPEXCODIS Position 
.PP
Definition at line \fB1033\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ACTLR_FPEXCODIS_Pos   10U"
ACTLR: FPEXCODIS Position 
.PP
Definition at line \fB1047\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBICB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB1056\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ICTR_INTLINESNUM_Msk   (0xFUL /*<< \fBICB_ICTR_INTLINESNUM_Pos\fP*/)"
ICTR: INTLINESNUM Mask 
.PP
Definition at line \fB1052\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define ICB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB1055\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define ICB_ICTR_INTLINESNUM_Pos   0U"
ICTR: INTLINESNUM Position 
.PP
Definition at line \fB1051\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL   ((\fBMemSysCtl_Type\fP *)     \fBMEMSYSCTL_BASE\fP   )"
Memory System Control configuration struct 
.PP
Definition at line \fB3614\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL   ((\fBMemSysCtl_Type\fP *)     \fBMEMSYSCTL_BASE\fP   )"
Memory System Control configuration struct 
.PP
Definition at line \fB3518\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_BASE   (0xE001E000UL)"
Memory System Control Base Address 
.PP
Definition at line \fB3593\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_BASE   (0xE001E000UL)"
Memory System Control Base Address 
.PP
Definition at line \fB3498\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTCMCR_EN_Msk   (0x1UL /*<< \fBMEMSYSCTL_DTCMCR_EN_Pos\fP*/)"
MEMSYSCTL DTCMCR: EN Mask 
.PP
Definition at line \fB1480\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTCMCR_EN_Msk   (0x1UL /*<< \fBMEMSYSCTL_DTCMCR_EN_Pos\fP*/)"
MEMSYSCTL DTCMCR: EN Mask 
.PP
Definition at line \fB1467\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTCMCR_EN_Pos   0U"
MEMSYSCTL DTCMCR: EN Position 
.PP
Definition at line \fB1479\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTCMCR_EN_Pos   0U"
MEMSYSCTL DTCMCR: EN Position 
.PP
Definition at line \fB1466\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTCMCR_SZ_Msk   (0xFUL << \fBMEMSYSCTL_DTCMCR_SZ_Pos\fP)"
MEMSYSCTL DTCMCR: SZ Mask 
.PP
Definition at line \fB1477\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTCMCR_SZ_Msk   (0xFUL << \fBMEMSYSCTL_DTCMCR_SZ_Pos\fP)"
MEMSYSCTL DTCMCR: SZ Mask 
.PP
Definition at line \fB1464\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTCMCR_SZ_Pos   3U"
MEMSYSCTL DTCMCR: SZ Position 
.PP
Definition at line \fB1476\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTCMCR_SZ_Pos   3U"
MEMSYSCTL DTCMCR: SZ Position 
.PP
Definition at line \fB1463\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk   (0xFUL /*<< \fBMEMSYSCTL_DTGU_CFG_BLKSZ_Pos\fP*/)"
MEMSYSCTL DTGU_CFG: BLKSZ Mask 
.PP
Definition at line \fB1521\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk   (0xFUL /*<< \fBMEMSYSCTL_DTGU_CFG_BLKSZ_Pos\fP*/)"
MEMSYSCTL DTGU_CFG: BLKSZ Mask 
.PP
Definition at line \fB1508\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos   0U"
MEMSYSCTL DTGU_CFG: BLKSZ Position 
.PP
Definition at line \fB1520\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos   0U"
MEMSYSCTL DTGU_CFG: BLKSZ Position 
.PP
Definition at line \fB1507\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk   (0xFUL << \fBMEMSYSCTL_DTGU_CFG_NUMBLKS_Pos\fP)"
MEMSYSCTL DTGU_CFG: NUMBLKS Mask 
.PP
Definition at line \fB1518\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk   (0xFUL << \fBMEMSYSCTL_DTGU_CFG_NUMBLKS_Pos\fP)"
MEMSYSCTL DTGU_CFG: NUMBLKS Mask 
.PP
Definition at line \fB1505\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos   8U"
MEMSYSCTL DTGU_CFG: NUMBLKS Position 
.PP
Definition at line \fB1517\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos   8U"
MEMSYSCTL DTGU_CFG: NUMBLKS Position 
.PP
Definition at line \fB1504\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk   (0x1UL << \fBMEMSYSCTL_DTGU_CFG_PRESENT_Pos\fP)"
MEMSYSCTL DTGU_CFG: PRESENT Mask 
.PP
Definition at line \fB1515\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_PRESENT_Msk   (0x1UL << \fBMEMSYSCTL_DTGU_CFG_PRESENT_Pos\fP)"
MEMSYSCTL DTGU_CFG: PRESENT Mask 
.PP
Definition at line \fB1502\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos   31U"
MEMSYSCTL DTGU_CFG: PRESENT Position 
.PP
Definition at line \fB1514\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CFG_PRESENT_Pos   31U"
MEMSYSCTL DTGU_CFG: PRESENT Position 
.PP
Definition at line \fB1501\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk   (0x1UL /*<< \fBMEMSYSCTL_DTGU_CTRL_DBFEN_Pos\fP*/)"
MEMSYSCTL DTGU_CTRL: DBFEN Mask 
.PP
Definition at line \fB1511\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk   (0x1UL /*<< \fBMEMSYSCTL_DTGU_CTRL_DBFEN_Pos\fP*/)"
MEMSYSCTL DTGU_CTRL: DBFEN Mask 
.PP
Definition at line \fB1498\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos   0U"
MEMSYSCTL DTGU_CTRL: DBFEN Position 
.PP
Definition at line \fB1510\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos   0U"
MEMSYSCTL DTGU_CTRL: DBFEN Position 
.PP
Definition at line \fB1497\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk   (0x1UL << \fBMEMSYSCTL_DTGU_CTRL_DEREN_Pos\fP)"
MEMSYSCTL DTGU_CTRL: DEREN Mask 
.PP
Definition at line \fB1508\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CTRL_DEREN_Msk   (0x1UL << \fBMEMSYSCTL_DTGU_CTRL_DEREN_Pos\fP)"
MEMSYSCTL DTGU_CTRL: DEREN Mask 
.PP
Definition at line \fB1495\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos   1U"
MEMSYSCTL DTGU_CTRL: DEREN Position 
.PP
Definition at line \fB1507\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_DTGU_CTRL_DEREN_Pos   1U"
MEMSYSCTL DTGU_CTRL: DEREN Position 
.PP
Definition at line \fB1494\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITCMCR_EN_Msk   (0x1UL /*<< \fBMEMSYSCTL_ITCMCR_EN_Pos\fP*/)"
MEMSYSCTL ITCMCR: EN Mask 
.PP
Definition at line \fB1473\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITCMCR_EN_Msk   (0x1UL /*<< \fBMEMSYSCTL_ITCMCR_EN_Pos\fP*/)"
MEMSYSCTL ITCMCR: EN Mask 
.PP
Definition at line \fB1460\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITCMCR_EN_Pos   0U"
MEMSYSCTL ITCMCR: EN Position 
.PP
Definition at line \fB1472\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITCMCR_EN_Pos   0U"
MEMSYSCTL ITCMCR: EN Position 
.PP
Definition at line \fB1459\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITCMCR_SZ_Msk   (0xFUL << \fBMEMSYSCTL_ITCMCR_SZ_Pos\fP)"
MEMSYSCTL ITCMCR: SZ Mask 
.PP
Definition at line \fB1470\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITCMCR_SZ_Msk   (0xFUL << \fBMEMSYSCTL_ITCMCR_SZ_Pos\fP)"
MEMSYSCTL ITCMCR: SZ Mask 
.PP
Definition at line \fB1457\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITCMCR_SZ_Pos   3U"
MEMSYSCTL ITCMCR: SZ Position 
.PP
Definition at line \fB1469\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITCMCR_SZ_Pos   3U"
MEMSYSCTL ITCMCR: SZ Position 
.PP
Definition at line \fB1456\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk   (0xFUL /*<< \fBMEMSYSCTL_ITGU_CFG_BLKSZ_Pos\fP*/)"
MEMSYSCTL ITGU_CFG: BLKSZ Mask 
.PP
Definition at line \fB1504\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk   (0xFUL /*<< \fBMEMSYSCTL_ITGU_CFG_BLKSZ_Pos\fP*/)"
MEMSYSCTL ITGU_CFG: BLKSZ Mask 
.PP
Definition at line \fB1491\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos   0U"
MEMSYSCTL ITGU_CFG: BLKSZ Position 
.PP
Definition at line \fB1503\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos   0U"
MEMSYSCTL ITGU_CFG: BLKSZ Position 
.PP
Definition at line \fB1490\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk   (0xFUL << \fBMEMSYSCTL_ITGU_CFG_NUMBLKS_Pos\fP)"
MEMSYSCTL ITGU_CFG: NUMBLKS Mask 
.PP
Definition at line \fB1501\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk   (0xFUL << \fBMEMSYSCTL_ITGU_CFG_NUMBLKS_Pos\fP)"
MEMSYSCTL ITGU_CFG: NUMBLKS Mask 
.PP
Definition at line \fB1488\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos   8U"
MEMSYSCTL ITGU_CFG: NUMBLKS Position 
.PP
Definition at line \fB1500\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos   8U"
MEMSYSCTL ITGU_CFG: NUMBLKS Position 
.PP
Definition at line \fB1487\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk   (0x1UL << \fBMEMSYSCTL_ITGU_CFG_PRESENT_Pos\fP)"
MEMSYSCTL ITGU_CFG: PRESENT Mask 
.PP
Definition at line \fB1498\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_PRESENT_Msk   (0x1UL << \fBMEMSYSCTL_ITGU_CFG_PRESENT_Pos\fP)"
MEMSYSCTL ITGU_CFG: PRESENT Mask 
.PP
Definition at line \fB1485\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos   31U"
MEMSYSCTL ITGU_CFG: PRESENT Position 
.PP
Definition at line \fB1497\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CFG_PRESENT_Pos   31U"
MEMSYSCTL ITGU_CFG: PRESENT Position 
.PP
Definition at line \fB1484\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk   (0x1UL /*<< \fBMEMSYSCTL_ITGU_CTRL_DBFEN_Pos\fP*/)"
MEMSYSCTL ITGU_CTRL: DBFEN Mask 
.PP
Definition at line \fB1494\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk   (0x1UL /*<< \fBMEMSYSCTL_ITGU_CTRL_DBFEN_Pos\fP*/)"
MEMSYSCTL ITGU_CTRL: DBFEN Mask 
.PP
Definition at line \fB1481\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos   0U"
MEMSYSCTL ITGU_CTRL: DBFEN Position 
.PP
Definition at line \fB1493\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos   0U"
MEMSYSCTL ITGU_CTRL: DBFEN Position 
.PP
Definition at line \fB1480\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk   (0x1UL << \fBMEMSYSCTL_ITGU_CTRL_DEREN_Pos\fP)"
MEMSYSCTL ITGU_CTRL: DEREN Mask 
.PP
Definition at line \fB1491\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CTRL_DEREN_Msk   (0x1UL << \fBMEMSYSCTL_ITGU_CTRL_DEREN_Pos\fP)"
MEMSYSCTL ITGU_CTRL: DEREN Mask 
.PP
Definition at line \fB1478\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos   1U"
MEMSYSCTL ITGU_CTRL: DEREN Position 
.PP
Definition at line \fB1490\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_ITGU_CTRL_DEREN_Pos   1U"
MEMSYSCTL ITGU_CTRL: DEREN Position 
.PP
Definition at line \fB1477\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_CPWRDN_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_CPWRDN_Pos\fP)"
MEMSYSCTL MSCR: CPWRDN Mask 
.PP
Definition at line \fB1432\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_CPWRDN_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_CPWRDN_Pos\fP)"
MEMSYSCTL MSCR: CPWRDN Mask 
.PP
Definition at line \fB1428\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_CPWRDN_Pos   17U"
MEMSYSCTL MSCR: CPWRDN Position 
.PP
Definition at line \fB1431\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_CPWRDN_Pos   17U"
MEMSYSCTL MSCR: CPWRDN Position 
.PP
Definition at line \fB1427\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_DCACTIVE_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_DCACTIVE_Pos\fP)"
MEMSYSCTL MSCR: DCACTIVE Mask 
.PP
Definition at line \fB1441\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_DCACTIVE_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_DCACTIVE_Pos\fP)"
MEMSYSCTL MSCR: DCACTIVE Mask 
.PP
Definition at line \fB1437\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_DCACTIVE_Pos   12U"
MEMSYSCTL MSCR: DCACTIVE Position 
.PP
Definition at line \fB1440\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_DCACTIVE_Pos   12U"
MEMSYSCTL MSCR: DCACTIVE Position 
.PP
Definition at line \fB1436\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_DCCLEAN_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_DCCLEAN_Pos\fP)"
MEMSYSCTL MSCR: DCCLEAN Mask 
.PP
Definition at line \fB1435\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_DCCLEAN_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_DCCLEAN_Pos\fP)"
MEMSYSCTL MSCR: DCCLEAN Mask 
.PP
Definition at line \fB1431\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_DCCLEAN_Pos   16U"
MEMSYSCTL MSCR: DCCLEAN Position 
.PP
Definition at line \fB1434\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_DCCLEAN_Pos   16U"
MEMSYSCTL MSCR: DCCLEAN Position 
.PP
Definition at line \fB1430\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_ECCEN_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_ECCEN_Pos\fP)"
MEMSYSCTL MSCR: ECCEN Mask 
.PP
Definition at line \fB1453\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_ECCEN_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_ECCEN_Pos\fP)"
MEMSYSCTL MSCR: ECCEN Mask 
.PP
Definition at line \fB1446\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_ECCEN_Pos   1U"
MEMSYSCTL MSCR: ECCEN Position 
.PP
Definition at line \fB1452\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_ECCEN_Pos   1U"
MEMSYSCTL MSCR: ECCEN Position 
.PP
Definition at line \fB1445\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_EVECCFAULT_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_EVECCFAULT_Pos\fP)"
MEMSYSCTL MSCR: EVECCFAULT Mask 
.PP
Definition at line \fB1447\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_EVECCFAULT_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_EVECCFAULT_Pos\fP)"
MEMSYSCTL MSCR: EVECCFAULT Mask 
.PP
Definition at line \fB1440\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_EVECCFAULT_Pos   3U"
MEMSYSCTL MSCR: EVECCFAULT Position 
.PP
Definition at line \fB1446\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_EVECCFAULT_Pos   3U"
MEMSYSCTL MSCR: EVECCFAULT Position 
.PP
Definition at line \fB1439\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_FORCEWT_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_FORCEWT_Pos\fP)"
MEMSYSCTL MSCR: FORCEWT Mask 
.PP
Definition at line \fB1450\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_FORCEWT_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_FORCEWT_Pos\fP)"
MEMSYSCTL MSCR: FORCEWT Mask 
.PP
Definition at line \fB1443\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_FORCEWT_Pos   2U"
MEMSYSCTL MSCR: FORCEWT Position 
.PP
Definition at line \fB1449\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_FORCEWT_Pos   2U"
MEMSYSCTL MSCR: FORCEWT Position 
.PP
Definition at line \fB1442\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_ICACTIVE_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_ICACTIVE_Pos\fP)"
MEMSYSCTL MSCR: ICACTIVE Mask 
.PP
Definition at line \fB1438\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_ICACTIVE_Msk   (0x1UL << \fBMEMSYSCTL_MSCR_ICACTIVE_Pos\fP)"
MEMSYSCTL MSCR: ICACTIVE Mask 
.PP
Definition at line \fB1434\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_ICACTIVE_Pos   13U"
MEMSYSCTL MSCR: ICACTIVE Position 
.PP
Definition at line \fB1437\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_MSCR_ICACTIVE_Pos   13U"
MEMSYSCTL MSCR: ICACTIVE Position 
.PP
Definition at line \fB1433\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_PAHBCR_EN_Msk   (0x1UL /*<< \fBMEMSYSCTL_PAHBCR_EN_Pos\fP*/)"
MEMSYSCTL PAHBCR: EN Mask 
.PP
Definition at line \fB1487\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_PAHBCR_EN_Msk   (0x1UL /*<< \fBMEMSYSCTL_PAHBCR_EN_Pos\fP*/)"
MEMSYSCTL PAHBCR: EN Mask 
.PP
Definition at line \fB1474\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_PAHBCR_EN_Pos   0U"
MEMSYSCTL PAHBCR: EN Position 
.PP
Definition at line \fB1486\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_PAHBCR_EN_Pos   0U"
MEMSYSCTL PAHBCR: EN Position 
.PP
Definition at line \fB1473\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_PAHBCR_SZ_Msk   (0x7UL << \fBMEMSYSCTL_PAHBCR_SZ_Pos\fP)"
MEMSYSCTL PAHBCR: SZ Mask 
.PP
Definition at line \fB1484\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_PAHBCR_SZ_Msk   (0x7UL << \fBMEMSYSCTL_PAHBCR_SZ_Pos\fP)"
MEMSYSCTL PAHBCR: SZ Mask 
.PP
Definition at line \fB1471\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_PAHBCR_SZ_Pos   1U"
MEMSYSCTL PAHBCR: SZ Position 
.PP
Definition at line \fB1483\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_PAHBCR_SZ_Pos   1U"
MEMSYSCTL PAHBCR: SZ Position 
.PP
Definition at line \fB1470\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_PFCR_DIS_NLP_Msk   (0x1UL << \fBMEMSYSCTL_PFCR_DIS_NLP_Pos\fP)"
MEMSYSCTL PFCR: DIS_NLP Mask 
.PP
Definition at line \fB1450\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_PFCR_DIS_NLP_Pos   7U"
MEMSYSCTL PFCR: DIS_NLP Position 
.PP
Definition at line \fB1449\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_PFCR_ENABLE_Msk   (0x1UL /*<< \fBMEMSYSCTL_PFCR_ENABLE_Pos\fP*/)"
MEMSYSCTL PFCR: ENABLE Mask 
.PP
Definition at line \fB1466\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_PFCR_ENABLE_Msk   (0x1UL /*<< \fBMEMSYSCTL_PFCR_ENABLE_Pos\fP*/)"
MEMSYSCTL PFCR: ENABLE Mask 
.PP
Definition at line \fB1453\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MEMSYSCTL_PFCR_ENABLE_Pos   0U"
MEMSYSCTL PFCR: ENABLE Position 
.PP
Definition at line \fB1465\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MEMSYSCTL_PFCR_ENABLE_Pos   0U"
MEMSYSCTL PFCR: ENABLE Position 
.PP
Definition at line \fB1452\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB577\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1214\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1272\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1499\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB591\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_AP_Msk   (0x7UL << \fBMPU_RASR_AP_Pos\fP)"
MPU RASR: ATTRS\&.AP Mask 
.PP
Definition at line \fB1197\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB576\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1213\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1271\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1498\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB590\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_AP_Pos   24U"
MPU RASR: ATTRS\&.AP Position 
.PP
Definition at line \fB1196\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB571\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1208\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1266\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1493\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB585\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Msk   (0xFFFFUL << \fBMPU_RASR_ATTRS_Pos\fP)"
MPU RASR: MPU Region Attribute field Mask 
.PP
Definition at line \fB1191\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB570\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1207\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1265\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1492\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB584\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_ATTRS_Pos   16U"
MPU RASR: MPU Region Attribute field Position 
.PP
Definition at line \fB1190\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB589\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1226\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1284\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1511\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB603\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_B_Msk   (1UL << \fBMPU_RASR_B_Pos\fP)"
MPU RASR: ATTRS\&.B Mask 
.PP
Definition at line \fB1209\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB588\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1225\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1283\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1510\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB602\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_B_Pos   16U"
MPU RASR: ATTRS\&.B Position 
.PP
Definition at line \fB1208\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB586\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1223\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1281\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1508\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB600\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_C_Msk   (1UL << \fBMPU_RASR_C_Pos\fP)"
MPU RASR: ATTRS\&.C Mask 
.PP
Definition at line \fB1206\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB585\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1222\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1280\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1507\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB599\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_C_Pos   17U"
MPU RASR: ATTRS\&.C Position 
.PP
Definition at line \fB1205\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB598\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1235\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1293\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1520\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB612\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Msk   (1UL /*<< \fBMPU_RASR_ENABLE_Pos\fP*/)"
MPU RASR: Region enable bit Disable Mask 
.PP
Definition at line \fB1218\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB597\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1234\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1292\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1519\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB611\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_ENABLE_Pos   0U"
MPU RASR: Region enable bit Position 
.PP
Definition at line \fB1217\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1220\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1278\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1505\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB597\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_S_Msk   (1UL << \fBMPU_RASR_S_Pos\fP)"
MPU RASR: ATTRS\&.S Mask 
.PP
Definition at line \fB1203\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1219\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1277\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1504\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB596\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_S_Pos   18U"
MPU RASR: ATTRS\&.S Position 
.PP
Definition at line \fB1202\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB595\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1232\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1290\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1517\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB609\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Msk   (0x1FUL << \fBMPU_RASR_SIZE_Pos\fP)"
MPU RASR: Region Size Field Mask 
.PP
Definition at line \fB1215\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB594\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1231\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1289\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1516\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB608\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_SIZE_Pos   1U"
MPU RASR: Region Size Field Position 
.PP
Definition at line \fB1214\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB592\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1229\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1287\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1514\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB606\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Msk   (0xFFUL << \fBMPU_RASR_SRD_Pos\fP)"
MPU RASR: Sub-Region Disable Mask 
.PP
Definition at line \fB1212\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB591\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1228\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1286\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1513\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB605\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_SRD_Pos   8U"
MPU RASR: Sub-Region Disable Position 
.PP
Definition at line \fB1211\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB580\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1217\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1275\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1502\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB594\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Msk   (0x7UL << \fBMPU_RASR_TEX_Pos\fP)"
MPU RASR: ATTRS\&.TEX Mask 
.PP
Definition at line \fB1200\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB579\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1216\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1274\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1501\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB593\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_TEX_Pos   19U"
MPU RASR: ATTRS\&.TEX Position 
.PP
Definition at line \fB1199\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB574\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1211\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1269\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1496\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB588\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_XN_Msk   (1UL << \fBMPU_RASR_XN_Pos\fP)"
MPU RASR: ATTRS\&.XN Mask 
.PP
Definition at line \fB1194\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB573\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1210\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1268\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1495\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB587\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RASR_XN_Pos   28U"
MPU RASR: ATTRS\&.XN Position 
.PP
Definition at line \fB1193\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0xFFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB561\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1198\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1256\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1483\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0xFFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB575\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Msk   (0x7FFFFFFUL << \fBMPU_RBAR_ADDR_Pos\fP)"
MPU RBAR: ADDR Mask 
.PP
Definition at line \fB1181\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   8U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB560\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1197\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1255\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1482\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   8U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB574\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_ADDR_Pos   5U"
MPU RBAR: ADDR Position 
.PP
Definition at line \fB1180\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB567\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1204\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1262\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1489\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB581\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Msk   (0xFUL /*<< \fBMPU_RBAR_REGION_Pos\fP*/)"
MPU RBAR: REGION Mask 
.PP
Definition at line \fB1187\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB566\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1203\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1261\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1488\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB580\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_REGION_Pos   0U"
MPU RBAR: REGION Position 
.PP
Definition at line \fB1186\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB564\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1201\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1259\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1486\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB578\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Msk   (1UL << \fBMPU_RBAR_VALID_Pos\fP)"
MPU RBAR: VALID Mask 
.PP
Definition at line \fB1184\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB563\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1200\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1258\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1485\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB577\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define MPU_RBAR_VALID_Pos   4U"
MPU RBAR: VALID Position 
.PP
Definition at line \fB1183\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Msk   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
MPU RLAR: PXN Mask 
.PP
Definition at line \fB2347\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Msk   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
MPU RLAR: PXN Mask 
.PP
Definition at line \fB2843\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Msk   (1UL << \fBMPU_RLAR_PXN_Pos\fP)"
MPU RLAR: PXN Mask 
.PP
Definition at line \fB2748\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Pos   4U"
MPU RLAR: PXN Position 
.PP
Definition at line \fB2346\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Pos   4U"
MPU RLAR: PXN Position 
.PP
Definition at line \fB2842\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define MPU_RLAR_PXN_Pos   4U"
MPU RLAR: PXN Position 
.PP
Definition at line \fB2747\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PRCCFGINF   ((\fBPrcCfgInf_Type\fP *)     \fBPRCCFGINF_BASE\fP   )"
Processor Configuration Information configuration struct 
.PP
Definition at line \fB3618\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PRCCFGINF   ((\fBPrcCfgInf_Type\fP *)     \fBPRCCFGINF_BASE\fP   )"
Processor Configuration Information configuration struct 
.PP
Definition at line \fB3522\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PRCCFGINF_BASE   (0xE001E700UL)"
Processor Configuration Information Base Address 
.PP
Definition at line \fB3597\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PRCCFGINF_BASE   (0xE001E700UL)"
Processor Configuration Information Base Address 
.PP
Definition at line \fB3502\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL   ((\fBPwrModCtl_Type\fP *)     \fBPWRMODCTL_BASE\fP   )"
Power Mode Control configuration struct 
.PP
Definition at line \fB3616\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL   ((\fBPwrModCtl_Type\fP *)     \fBPWRMODCTL_BASE\fP   )"
Power Mode Control configuration struct 
.PP
Definition at line \fB3520\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_BASE   (0xE001E300UL)"
Power Mode Control Base Address 
.PP
Definition at line \fB3595\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_BASE   (0xE001E300UL)"
Power Mode Control Base Address 
.PP
Definition at line \fB3500\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk   (0x3UL /*<< \fBPWRMODCTL_CPDLPSTATE_CLPSTATE_Pos\fP*/)"
PWRMODCTL CPDLPSTATE: CLPSTATE Mask 
.PP
Definition at line \fB1551\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk   (0x3UL /*<< \fBPWRMODCTL_CPDLPSTATE_CLPSTATE_Pos\fP*/)"
PWRMODCTL CPDLPSTATE: CLPSTATE Mask 
.PP
Definition at line \fB1538\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U"
PWRMODCTL CPDLPSTATE: CLPSTATE Position 
.PP
Definition at line \fB1550\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U"
PWRMODCTL CPDLPSTATE: CLPSTATE Position 
.PP
Definition at line \fB1537\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk   (0x3UL << \fBPWRMODCTL_CPDLPSTATE_ELPSTATE_Pos\fP)"
PWRMODCTL CPDLPSTATE: ELPSTATE Mask 
.PP
Definition at line \fB1548\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk   (0x3UL << \fBPWRMODCTL_CPDLPSTATE_ELPSTATE_Pos\fP)"
PWRMODCTL CPDLPSTATE: ELPSTATE Mask 
.PP
Definition at line \fB1535\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U"
PWRMODCTL CPDLPSTATE: ELPSTATE Position 
.PP
Definition at line \fB1547\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U"
PWRMODCTL CPDLPSTATE: ELPSTATE Position 
.PP
Definition at line \fB1534\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk   (0x3UL << \fBPWRMODCTL_CPDLPSTATE_RLPSTATE_Pos\fP)"
PWRMODCTL CPDLPSTATE: RLPSTATE Mask 
.PP
Definition at line \fB1545\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk   (0x3UL << \fBPWRMODCTL_CPDLPSTATE_RLPSTATE_Pos\fP)"
PWRMODCTL CPDLPSTATE: RLPSTATE Mask 
.PP
Definition at line \fB1532\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U"
PWRMODCTL CPDLPSTATE: RLPSTATE Position 
.PP
Definition at line \fB1544\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U"
PWRMODCTL CPDLPSTATE: RLPSTATE Position 
.PP
Definition at line \fB1531\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk   (0x3UL /*<< \fBPWRMODCTL_DPDLPSTATE_DLPSTATE_Pos\fP*/)"
PWRMODCTL DPDLPSTATE: DLPSTATE Mask 
.PP
Definition at line \fB1555\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk   (0x3UL /*<< \fBPWRMODCTL_DPDLPSTATE_DLPSTATE_Pos\fP*/)"
PWRMODCTL DPDLPSTATE: DLPSTATE Mask 
.PP
Definition at line \fB1542\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U"
PWRMODCTL DPDLPSTATE: DLPSTATE Position 
.PP
Definition at line \fB1554\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U"
PWRMODCTL DPDLPSTATE: DLPSTATE Position 
.PP
Definition at line \fB1541\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ABFSR_AHBP_Msk   (1UL << \fBSCB_ABFSR_AHBP_Pos\fP)"
SCB ABFSR: AHBP Mask 
.PP
Definition at line \fB909\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_AHBP_Pos   2U"
SCB ABFSR: AHBP Position 
.PP
Definition at line \fB908\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_AXIM_Msk   (1UL << \fBSCB_ABFSR_AXIM_Pos\fP)"
SCB ABFSR: AXIM Mask 
.PP
Definition at line \fB906\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_AXIM_Pos   3U"
SCB ABFSR: AXIM Position 
.PP
Definition at line \fB905\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_AXIMTYPE_Msk   (3UL << \fBSCB_ABFSR_AXIMTYPE_Pos\fP)"
SCB ABFSR: AXIMTYPE Mask 
.PP
Definition at line \fB900\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_AXIMTYPE_Pos   8U"
SCB ABFSR: AXIMTYPE Position 
.PP
Definition at line \fB899\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_DTCM_Msk   (1UL << \fBSCB_ABFSR_DTCM_Pos\fP)"
SCB ABFSR: DTCM Mask 
.PP
Definition at line \fB912\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_DTCM_Pos   1U"
SCB ABFSR: DTCM Position 
.PP
Definition at line \fB911\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_EPPB_Msk   (1UL << \fBSCB_ABFSR_EPPB_Pos\fP)"
SCB ABFSR: EPPB Mask 
.PP
Definition at line \fB903\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_EPPB_Pos   4U"
SCB ABFSR: EPPB Position 
.PP
Definition at line \fB902\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_ITCM_Msk   (1UL /*<< \fBSCB_ABFSR_ITCM_Pos\fP*/)"
SCB ABFSR: ITCM Mask 
.PP
Definition at line \fB915\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ABFSR_ITCM_Pos   0U"
SCB ABFSR: ITCM Position 
.PP
Definition at line \fB914\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBPCR_EN_Msk   (1UL /*<< \fBSCB_AHBPCR_EN_Pos\fP*/)"
SCB AHBPCR: EN Mask 
.PP
Definition at line \fB873\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBPCR_EN_Pos   0U"
SCB AHBPCR: EN Position 
.PP
Definition at line \fB872\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBPCR_SZ_Msk   (7UL << \fBSCB_AHBPCR_SZ_Pos\fP)"
SCB AHBPCR: SZ Mask 
.PP
Definition at line \fB870\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBPCR_SZ_Pos   1U"
SCB AHBPCR: SZ Position 
.PP
Definition at line \fB869\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBSCR_CTL_Msk   (3UL /*<< \fBSCB_AHBSCR_CTL_Pos\fP*/)"
SCB AHBSCR: CTL Mask 
.PP
Definition at line \fB896\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBSCR_CTL_Pos   0U"
SCB AHBSCR: CTL Position 
.PP
Definition at line \fB895\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBSCR_INITCOUNT_Msk   (0x1FUL << \fBSCB_AHBSCR_INITCOUNT_Pos\fP)"
SCB AHBSCR: INITCOUNT Mask 
.PP
Definition at line \fB890\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBSCR_INITCOUNT_Pos   11U"
SCB AHBSCR: INITCOUNT Position 
.PP
Definition at line \fB889\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBSCR_TPRI_Msk   (0x1FFUL << \fBSCB_AHBSCR_TPRI_Pos\fP)"
SCB AHBSCR: TPRI Mask 
.PP
Definition at line \fB893\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AHBSCR_TPRI_Pos   2U"
SCB AHBSCR: TPRI Position 
.PP
Definition at line \fB892\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB636\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB476\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB628\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB476\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB628\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB628\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB638\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB655\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Msk   (1UL << \fBSCB_AIRCR_BFHFNMINS_Pos\fP)"
SCB AIRCR: BFHFNMINS Mask 
.PP
Definition at line \fB641\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB635\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB475\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB627\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB475\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB627\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB627\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB637\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB654\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_BFHFNMINS_Pos   13U"
SCB AIRCR: BFHFNMINS Position 
.PP
Definition at line \fB640\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_DIT_Msk   (1UL << \fBSCB_AIRCR_DIT_Pos\fP)"
SCB AIRCR: Data Independent Timing Mask 
.PP
Definition at line \fB645\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_DIT_Msk   (1UL << \fBSCB_AIRCR_DIT_Pos\fP)"
SCB AIRCR: Data Independent Timing Mask 
.PP
Definition at line \fB647\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_DIT_Msk   (1UL << \fBSCB_AIRCR_DIT_Pos\fP)"
SCB AIRCR: Data Independent Timing Mask 
.PP
Definition at line \fB664\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_DIT_Pos   4U"
SCB AIRCR: Data Independent Timing Position 
.PP
Definition at line \fB644\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_DIT_Pos   4U"
SCB AIRCR: Data Independent Timing Position 
.PP
Definition at line \fB646\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_DIT_Pos   4U"
SCB AIRCR: Data Independent Timing Position 
.PP
Definition at line \fB663\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB630\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB470\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB622\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB406\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB430\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB406\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB470\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB471\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB622\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB622\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB529\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB632\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB574\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB649\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB423\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB468\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Msk   (1UL << \fBSCB_AIRCR_ENDIANESS_Pos\fP)"
SCB AIRCR: ENDIANESS Mask 
.PP
Definition at line \fB635\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB629\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB469\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB621\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB405\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB429\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB405\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB469\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB470\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB621\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB621\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB528\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB631\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB573\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB648\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB422\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB467\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_ENDIANESS_Pos   15U"
SCB AIRCR: ENDIANESS Position 
.PP
Definition at line \fB634\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_IESB_Msk   (1UL << \fBSCB_AIRCR_IESB_Pos\fP)"
SCB AIRCR: Implicit ESB Enable Mask 
.PP
Definition at line \fB642\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_IESB_Msk   (1UL << \fBSCB_AIRCR_IESB_Pos\fP)"
SCB AIRCR: Implicit ESB Enable Mask 
.PP
Definition at line \fB644\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_IESB_Msk   (1UL << \fBSCB_AIRCR_IESB_Pos\fP)"
SCB AIRCR: Implicit ESB Enable Mask 
.PP
Definition at line \fB661\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_IESB_Pos   5U"
SCB AIRCR: Implicit ESB Enable Position 
.PP
Definition at line \fB641\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_IESB_Pos   5U"
SCB AIRCR: Implicit ESB Enable Position 
.PP
Definition at line \fB643\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_IESB_Pos   5U"
SCB AIRCR: Implicit ESB Enable Position 
.PP
Definition at line \fB660\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB639\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB631\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB474\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB631\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB631\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB532\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB641\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB577\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB658\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB471\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Msk   (7UL << \fBSCB_AIRCR_PRIGROUP_Pos\fP)"
SCB AIRCR: PRIGROUP Mask 
.PP
Definition at line \fB644\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB638\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB630\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB473\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB630\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB630\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB531\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB640\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB576\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB657\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB470\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIGROUP_Pos   8U"
SCB AIRCR: PRIGROUP Position 
.PP
Definition at line \fB643\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB633\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB473\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB625\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB473\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB625\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB625\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB635\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB652\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Msk   (1UL << \fBSCB_AIRCR_PRIS_Pos\fP)"
SCB AIRCR: PRIS Mask 
.PP
Definition at line \fB638\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB632\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB472\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB624\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB472\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB624\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB624\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB634\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB651\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_PRIS_Pos   14U"
SCB AIRCR: PRIS Position 
.PP
Definition at line \fB637\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB651\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB482\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB637\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB409\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB409\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB482\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB477\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB637\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB637\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB535\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB653\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB580\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB670\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB426\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB474\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQ_Pos\fP)"
SCB AIRCR: SYSRESETREQ Mask 
.PP
Definition at line \fB650\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB650\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB481\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB636\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB408\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB408\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB481\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB476\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB636\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB636\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB534\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB652\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB579\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB669\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB425\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB473\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQ_Pos   2U"
SCB AIRCR: SYSRESETREQ Position 
.PP
Definition at line \fB649\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB648\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB479\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB634\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB479\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB634\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB634\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB650\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB667\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Msk   (1UL << \fBSCB_AIRCR_SYSRESETREQS_Pos\fP)"
SCB AIRCR: SYSRESETREQS Mask 
.PP
Definition at line \fB647\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB647\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB478\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB633\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB478\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB633\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB633\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB649\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB666\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_SYSRESETREQS_Pos   3U"
SCB AIRCR: SYSRESETREQS Position 
.PP
Definition at line \fB646\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB654\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB485\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB640\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB412\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB436\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB412\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB485\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB480\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB640\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB640\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB538\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB656\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB673\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB429\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB477\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Msk   (1UL << \fBSCB_AIRCR_VECTCLRACTIVE_Pos\fP)"
SCB AIRCR: VECTCLRACTIVE Mask 
.PP
Definition at line \fB653\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB653\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB484\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB639\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB411\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB435\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB411\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB484\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB479\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB639\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB639\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB537\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB655\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB672\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB428\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB476\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTCLRACTIVE_Pos   1U"
SCB AIRCR: VECTCLRACTIVE Position 
.PP
Definition at line \fB652\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB624\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB464\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB616\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB400\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB424\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB400\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB464\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB465\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB616\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB616\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB523\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB626\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB568\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB643\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB417\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB462\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEY_Pos\fP)"
SCB AIRCR: VECTKEY Mask 
.PP
Definition at line \fB629\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB623\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB463\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB615\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB399\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB423\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB399\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB463\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB464\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB615\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB615\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB522\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB625\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB567\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB642\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB416\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB461\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEY_Pos   16U"
SCB AIRCR: VECTKEY Position 
.PP
Definition at line \fB628\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB627\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB467\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB619\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB403\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB427\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB403\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB467\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB468\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB619\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB619\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB526\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB629\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB571\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB646\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB420\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB465\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Msk   (0xFFFFUL << \fBSCB_AIRCR_VECTKEYSTAT_Pos\fP)"
SCB AIRCR: VECTKEYSTAT Mask 
.PP
Definition at line \fB632\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB626\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB466\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB618\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB402\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB426\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB402\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB466\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB467\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB618\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB618\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB525\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB628\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB570\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB645\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB419\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB464\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTKEYSTAT_Pos   16U"
SCB AIRCR: VECTKEYSTAT Position 
.PP
Definition at line \fB631\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Msk   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
SCB AIRCR: VECTRESET Mask 
.PP
Definition at line \fB483\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Msk   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
SCB AIRCR: VECTRESET Mask 
.PP
Definition at line \fB541\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Msk   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
SCB AIRCR: VECTRESET Mask 
.PP
Definition at line \fB586\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Msk   (1UL /*<< \fBSCB_AIRCR_VECTRESET_Pos\fP*/)"
SCB AIRCR: VECTRESET Mask 
.PP
Definition at line \fB480\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Pos   0U"
SCB AIRCR: VECTRESET Position 
.PP
Definition at line \fB482\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Pos   0U"
SCB AIRCR: VECTRESET Position 
.PP
Definition at line \fB540\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Pos   0U"
SCB AIRCR: VECTRESET Position 
.PP
Definition at line \fB585\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_AIRCR_VECTRESET_Pos   0U"
SCB AIRCR: VECTRESET Position 
.PP
Definition at line \fB479\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CACR_DCACTIVE_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: DCACTIVE Mask 
.PP
Definition at line \fB980\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_DCACTIVE_Pos   12U"
SCB CACR: DCACTIVE Position 
.PP
Definition at line \fB979\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_DCCLEAN_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: DCCLEAN Mask 
.PP
Definition at line \fB974\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_DCCLEAN_Pos   16U"
SCB CACR: DCCLEAN Position 
.PP
Definition at line \fB973\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_ECCDIS_Msk   (1UL << \fBSCB_CACR_ECCDIS_Pos\fP)"
SCB CACR: ECCDIS Mask 
.PP
Definition at line \fB883\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_ECCDIS_Pos   1U"
SCB CACR: ECCDIS Position 
.PP
Definition at line \fB882\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_ECCEN_Msk   (1UL << \fBSCB_CACR_ECCEN_Pos\fP)"

.PP
\fBDeprecated\fP
.RS 4
SCB CACR: ECCEN Mask 
.RE
.PP

.PP
Definition at line \fB880\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_ECCEN_Pos   1U"

.PP
\fBDeprecated\fP
.RS 4
SCB CACR: ECCEN Position 
.RE
.PP

.PP
Definition at line \fB879\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_FORCEWT_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: FORCEWT Mask 
.PP
Definition at line \fB877\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_FORCEWT_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: FORCEWT Mask 
.PP
Definition at line \fB983\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_FORCEWT_Pos   2U"
SCB CACR: FORCEWT Position 
.PP
Definition at line \fB876\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_FORCEWT_Pos   2U"
SCB CACR: FORCEWT Position 
.PP
Definition at line \fB982\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_ICACTIVE_Msk   (1UL << \fBSCB_CACR_FORCEWT_Pos\fP)"
SCB CACR: ICACTIVE Mask 
.PP
Definition at line \fB977\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_ICACTIVE_Pos   13U"
SCB CACR: ICACTIVE Position 
.PP
Definition at line \fB976\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CACR_SIWT_Msk   (1UL /*<< \fBSCB_CACR_SIWT_Pos\fP*/)"
SCB CACR: SIWT Mask 
.PP
Definition at line \fB886\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CACR_SIWT_Pos   0U"
SCB CACR: SIWT Position 
.PP
Definition at line \fB885\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB689\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB514\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB669\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB514\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB500\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB669\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB669\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB558\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB691\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB612\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB708\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB497\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Msk   (1UL << \fBSCB_CCR_BFHFNMIGN_Pos\fP)"
SCB CCR: BFHFNMIGN Mask 
.PP
Definition at line \fB682\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB688\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB513\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB668\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB513\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB499\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB668\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB668\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB557\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB690\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB611\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB707\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB496\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_BFHFNMIGN_Pos   8U"
SCB CCR: BFHFNMIGN Position 
.PP
Definition at line \fB681\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB677\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB502\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB657\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB502\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB657\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB657\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask

.PP
SCB CCR: Branch prediction enable bit Mask 
.PP
Definition at line \fB679\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: Branch prediction enable bit Mask

.PP
SCB CCR: BP Mask 
.PP
Definition at line \fB600\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask 
.PP
Definition at line \fB696\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_BP_Msk   (1UL << \fBSCB_CCR_BP_Pos\fP)"
SCB CCR: BP Mask 
.PP
Definition at line \fB670\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB676\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB501\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB656\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB501\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB656\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB656\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position

.PP
SCB CCR: Branch prediction enable bit Position 
.PP
Definition at line \fB678\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: Branch prediction enable bit Position

.PP
SCB CCR: BP Position 
.PP
Definition at line \fB599\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position 
.PP
Definition at line \fB695\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_BP_Pos   18U"
SCB CCR: BP Position 
.PP
Definition at line \fB669\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB683\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB508\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB663\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB508\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB663\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB663\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask

.PP
SCB CCR: Cache enable bit Mask 
.PP
Definition at line \fB685\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: Cache enable bit Mask

.PP
SCB CCR: DC Mask 
.PP
Definition at line \fB606\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask 
.PP
Definition at line \fB702\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_DC_Msk   (1UL << \fBSCB_CCR_DC_Pos\fP)"
SCB CCR: DC Mask 
.PP
Definition at line \fB676\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB682\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB507\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB662\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB507\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB662\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB662\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position

.PP
SCB CCR: Cache enable bit Position 
.PP
Definition at line \fB684\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: Cache enable bit Position

.PP
SCB CCR: DC Position 
.PP
Definition at line \fB605\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position 
.PP
Definition at line \fB701\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_DC_Pos   16U"
SCB CCR: DC Position 
.PP
Definition at line \fB675\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB692\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB517\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB672\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB517\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB503\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB672\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB672\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB561\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB694\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB615\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB711\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB500\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Msk   (1UL << \fBSCB_CCR_DIV_0_TRP_Pos\fP)"
SCB CCR: DIV_0_TRP Mask 
.PP
Definition at line \fB685\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB691\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB516\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB671\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB516\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB502\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB671\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB671\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB560\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB693\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB614\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB710\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB499\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_DIV_0_TRP_Pos   4U"
SCB CCR: DIV_0_TRP Position 
.PP
Definition at line \fB684\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB680\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB505\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB660\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB505\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB660\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB660\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask

.PP
SCB CCR: Instruction cache enable bit Mask 
.PP
Definition at line \fB682\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: Instruction cache enable bit Mask

.PP
SCB CCR: IC Mask 
.PP
Definition at line \fB603\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask 
.PP
Definition at line \fB699\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_IC_Msk   (1UL << \fBSCB_CCR_IC_Pos\fP)"
SCB CCR: IC Mask 
.PP
Definition at line \fB673\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB679\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB504\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB659\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB504\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB659\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB659\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position

.PP
SCB CCR: Instruction cache enable bit Position 
.PP
Definition at line \fB681\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: Instruction cache enable bit Position

.PP
SCB CCR: IC Position 
.PP
Definition at line \fB602\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position 
.PP
Definition at line \fB698\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_IC_Pos   17U"
SCB CCR: IC Position 
.PP
Definition at line \fB672\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_LOB_Msk   (1UL << \fBSCB_CCR_LOB_Pos\fP)"
SCB CCR: LOB Mask 
.PP
Definition at line \fB674\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_LOB_Msk   (1UL << \fBSCB_CCR_LOB_Pos\fP)"
SCB CCR: LOB Mask 
.PP
Definition at line \fB676\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_LOB_Msk   (1UL << \fBSCB_CCR_LOB_Pos\fP)"
SCB CCR: LOB Mask 
.PP
Definition at line \fB693\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_LOB_Pos   19U"
SCB CCR: LOB Position 
.PP
Definition at line \fB673\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_LOB_Pos   19U"
SCB CCR: LOB Position 
.PP
Definition at line \fB675\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_LOB_Pos   19U"
SCB CCR: LOB Position 
.PP
Definition at line \fB692\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Msk   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
SCB CCR: NONBASETHRDENA Mask 
.PP
Definition at line \fB512\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Msk   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
SCB CCR: NONBASETHRDENA Mask 
.PP
Definition at line \fB570\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Msk   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
SCB CCR: NONBASETHRDENA Mask 
.PP
Definition at line \fB624\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Msk   (1UL /*<< \fBSCB_CCR_NONBASETHRDENA_Pos\fP*/)"
SCB CCR: NONBASETHRDENA Mask 
.PP
Definition at line \fB509\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Pos   0U"
SCB CCR: NONBASETHRDENA Position 
.PP
Definition at line \fB511\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Pos   0U"
SCB CCR: NONBASETHRDENA Position 
.PP
Definition at line \fB569\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Pos   0U"
SCB CCR: NONBASETHRDENA Position 
.PP
Definition at line \fB623\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_NONBASETHRDENA_Pos   0U"
SCB CCR: NONBASETHRDENA Position 
.PP
Definition at line \fB508\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB426\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB450\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB426\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB497\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB555\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB609\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB443\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Msk   (1UL << \fBSCB_CCR_STKALIGN_Pos\fP)"
SCB CCR: STKALIGN Mask 
.PP
Definition at line \fB494\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB425\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB449\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB425\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB496\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB554\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB608\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB442\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CCR_STKALIGN_Pos   9U"
SCB CCR: STKALIGN Position 
.PP
Definition at line \fB493\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB686\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB511\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB666\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB511\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB666\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB666\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB688\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB705\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Msk   (1UL << \fBSCB_CCR_STKOFHFNMIGN_Pos\fP)"
SCB CCR: STKOFHFNMIGN Mask 
.PP
Definition at line \fB679\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB685\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB510\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB665\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB510\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB665\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB665\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB687\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB704\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_STKOFHFNMIGN_Pos   10U"
SCB CCR: STKOFHFNMIGN Position 
.PP
Definition at line \fB678\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_TRD_Msk   (1UL << \fBSCB_CCR_TRD_Pos\fP)"
SCB CCR: TRD Mask 
.PP
Definition at line \fB671\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_TRD_Msk   (1UL << \fBSCB_CCR_TRD_Pos\fP)"
SCB CCR: TRD Mask 
.PP
Definition at line \fB673\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_TRD_Msk   (1UL << \fBSCB_CCR_TRD_Pos\fP)"
SCB CCR: TRD Mask 
.PP
Definition at line \fB690\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_TRD_Pos   20U"
SCB CCR: TRD Position 
.PP
Definition at line \fB670\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_TRD_Pos   20U"
SCB CCR: TRD Position 
.PP
Definition at line \fB672\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_TRD_Pos   20U"
SCB CCR: TRD Position 
.PP
Definition at line \fB689\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB695\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB520\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB675\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB429\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB453\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB429\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB520\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB506\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB675\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB675\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB564\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB697\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB618\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB714\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB446\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB503\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Msk   (1UL << \fBSCB_CCR_UNALIGN_TRP_Pos\fP)"
SCB CCR: UNALIGN_TRP Mask 
.PP
Definition at line \fB688\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB694\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB519\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB674\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB428\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB452\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB428\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB519\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB505\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB674\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB674\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB563\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB696\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB617\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB713\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB445\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB502\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_UNALIGN_TRP_Pos   3U"
SCB CCR: UNALIGN_TRP Position 
.PP
Definition at line \fB687\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB698\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB523\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB678\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB523\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB509\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB678\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB678\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB567\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB621\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB717\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB506\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Msk   (1UL << \fBSCB_CCR_USERSETMPEND_Pos\fP)"
SCB CCR: USERSETMPEND Mask 
.PP
Definition at line \fB691\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB697\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB522\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB677\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB522\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB508\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB677\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB677\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB566\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB620\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB716\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB505\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CCR_USERSETMPEND_Pos   1U"
SCB CCR: USERSETMPEND Position 
.PP
Definition at line \fB690\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB941\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB890\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB890\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB890\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB943\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB805\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB960\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Msk   (0x3FFUL << \fBSCB_CCSIDR_ASSOCIATIVITY_Pos\fP)"
SCB CCSIDR: Associativity Mask 
.PP
Definition at line \fB911\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB940\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB889\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB889\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB889\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB942\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB804\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB959\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_ASSOCIATIVITY_Pos   3U"
SCB CCSIDR: Associativity Position 
.PP
Definition at line \fB910\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB944\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB893\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB893\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB893\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB946\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB808\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB963\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Msk   (7UL /*<< \fBSCB_CCSIDR_LINESIZE_Pos\fP*/)"
SCB CCSIDR: LineSize Mask 
.PP
Definition at line \fB914\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB943\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB892\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB892\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB892\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB945\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB807\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB962\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_LINESIZE_Pos   0U"
SCB CCSIDR: LineSize Position 
.PP
Definition at line \fB913\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB938\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB887\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB887\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB887\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB940\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB802\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB957\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Msk   (0x7FFFUL << \fBSCB_CCSIDR_NUMSETS_Pos\fP)"
SCB CCSIDR: NumSets Mask 
.PP
Definition at line \fB908\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB937\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB886\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB886\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB886\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB939\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB801\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB956\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_NUMSETS_Pos   13U"
SCB CCSIDR: NumSets Position 
.PP
Definition at line \fB907\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB932\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB881\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB881\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB881\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB934\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB796\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB951\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Msk   (1UL << \fBSCB_CCSIDR_RA_Pos\fP)"
SCB CCSIDR: RA Mask 
.PP
Definition at line \fB902\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB931\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB880\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB880\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB880\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB933\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB795\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB950\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_RA_Pos   29U"
SCB CCSIDR: RA Position 
.PP
Definition at line \fB901\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB935\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB884\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB884\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB884\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB937\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB799\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB954\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Msk   (1UL << \fBSCB_CCSIDR_WA_Pos\fP)"
SCB CCSIDR: WA Mask 
.PP
Definition at line \fB905\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB934\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB883\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB883\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB883\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB936\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB798\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB953\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WA_Pos   28U"
SCB CCSIDR: WA Position 
.PP
Definition at line \fB904\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB929\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB878\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB878\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB878\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB931\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB793\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB948\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Msk   (1UL << \fBSCB_CCSIDR_WB_Pos\fP)"
SCB CCSIDR: WB Mask 
.PP
Definition at line \fB899\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB928\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB877\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB877\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB877\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB930\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB792\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB947\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WB_Pos   30U"
SCB CCSIDR: WB Position 
.PP
Definition at line \fB898\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB926\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB875\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB875\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB875\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB928\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB790\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB945\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Msk   (1UL << \fBSCB_CCSIDR_WT_Pos\fP)"
SCB CCSIDR: WT Mask 
.PP
Definition at line \fB896\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB925\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB874\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB874\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB874\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB927\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB789\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB944\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CCSIDR_WT_Pos   31U"
SCB CCSIDR: WT Position 
.PP
Definition at line \fB895\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB792\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB772\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB585\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB772\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB772\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB646\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB794\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB811\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB582\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Msk   (1UL << \fBSCB_CFSR_BFARVALID_Pos\fP)"
SCB CFSR (BFSR): BFARVALID Mask 
.PP
Definition at line \fB785\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB791\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB771\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB584\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB771\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB771\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB645\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB793\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB810\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB581\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_BFARVALID_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 7U)"
SCB CFSR (BFSR): BFARVALID Position 
.PP
Definition at line \fB784\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB766\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB746\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB562\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB746\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB746\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB620\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB768\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB674\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB785\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB559\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Msk   (0xFFUL << \fBSCB_CFSR_BUSFAULTSR_Pos\fP)"
SCB CFSR: Bus Fault Status Register Mask 
.PP
Definition at line \fB759\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB765\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB745\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB561\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB745\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB745\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB619\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB767\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB673\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB784\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB558\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_BUSFAULTSR_Pos   8U"
SCB CFSR: Bus Fault Status Register Position 
.PP
Definition at line \fB758\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB785\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB765\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB578\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB765\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB765\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB639\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB787\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB693\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB804\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB575\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Msk   (1UL << \fBSCB_CFSR_DACCVIOL_Pos\fP)"
SCB CFSR (MMFSR): DACCVIOL Mask 
.PP
Definition at line \fB778\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB784\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB764\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB577\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB764\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB764\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB638\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB786\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB692\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB803\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB574\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_DACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 1U)"
SCB CFSR (MMFSR): DACCVIOL Position 
.PP
Definition at line \fB777\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB814\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB794\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB604\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB794\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB794\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB668\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB816\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB722\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB833\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB601\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Msk   (1UL << \fBSCB_CFSR_DIVBYZERO_Pos\fP)"
SCB CFSR (UFSR): DIVBYZERO Mask 
.PP
Definition at line \fB807\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB813\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB793\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB603\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB793\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB793\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB667\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB815\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB721\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB832\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB600\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_DIVBYZERO_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 9U)"
SCB CFSR (UFSR): DIVBYZERO Position 
.PP
Definition at line \fB806\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB788\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB768\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB581\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB768\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB768\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB642\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB790\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB696\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB807\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB578\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Msk   (1UL /*<< \fBSCB_CFSR_IACCVIOL_Pos\fP*/)"
SCB CFSR (MMFSR): IACCVIOL Mask 
.PP
Definition at line \fB781\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB787\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB767\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB580\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB767\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB767\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB641\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB789\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB695\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB806\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB577\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IACCVIOL_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 0U)"
SCB CFSR (MMFSR): IACCVIOL Position 
.PP
Definition at line \fB780\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB810\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB790\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB600\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB790\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB790\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB664\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB718\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB829\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB597\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Msk   (1UL << \fBSCB_CFSR_IBUSERR_Pos\fP)"
SCB CFSR (BFSR): IBUSERR Mask 
.PP
Definition at line \fB803\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB809\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB789\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB599\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB789\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB789\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB663\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB717\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB828\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB596\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IBUSERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 0U)"
SCB CFSR (BFSR): IBUSERR Position 
.PP
Definition at line \fB802\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB804\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB784\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB594\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB784\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB784\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB658\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB806\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB712\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB823\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB591\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Msk   (1UL << \fBSCB_CFSR_IMPRECISERR_Pos\fP)"
SCB CFSR (BFSR): IMPRECISERR Mask 
.PP
Definition at line \fB797\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB803\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB783\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB593\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB783\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB783\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB657\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB805\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB711\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB822\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB590\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_IMPRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 2U)"
SCB CFSR (BFSR): IMPRECISERR Position 
.PP
Definition at line \fB796\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB826\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB806\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB613\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB806\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB806\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB677\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB828\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB731\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB845\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB610\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Msk   (1UL << \fBSCB_CFSR_INVPC_Pos\fP)"
SCB CFSR (UFSR): INVPC Mask 
.PP
Definition at line \fB819\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB825\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB805\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB612\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB805\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB805\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB676\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB827\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB730\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB844\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB609\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_INVPC_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 2U)"
SCB CFSR (UFSR): INVPC Position 
.PP
Definition at line \fB818\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB829\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB809\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB616\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB809\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB809\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB680\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB831\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB734\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB848\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB613\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Msk   (1UL << \fBSCB_CFSR_INVSTATE_Pos\fP)"
SCB CFSR (UFSR): INVSTATE Mask 
.PP
Definition at line \fB822\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB828\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB808\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB615\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB808\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB808\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB679\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB830\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB733\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB847\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB612\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_INVSTATE_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 1U)"
SCB CFSR (UFSR): INVSTATE Position 
.PP
Definition at line \fB821\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB795\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB775\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB775\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB775\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB649\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB797\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB814\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Msk   (1UL << \fBSCB_CFSR_LSPERR_Pos\fP)"
SCB CFSR (BFSR): LSPERR Mask 
.PP
Definition at line \fB788\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB794\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB774\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB774\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB774\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB648\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB796\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB813\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_LSPERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 5U)"
SCB CFSR (BFSR): LSPERR Position 
.PP
Definition at line \fB787\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB769\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB749\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB565\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB749\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB749\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB623\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB771\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB677\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB788\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB562\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Msk   (0xFFUL /*<< \fBSCB_CFSR_MEMFAULTSR_Pos\fP*/)"
SCB CFSR: Memory Manage Fault Status Register Mask 
.PP
Definition at line \fB762\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB768\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB748\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB564\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB748\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB748\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB622\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB770\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB676\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB787\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB561\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MEMFAULTSR_Pos   0U"
SCB CFSR: Memory Manage Fault Status Register Position 
.PP
Definition at line \fB761\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB776\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB756\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB756\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB756\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB630\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB684\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB795\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Msk   (1UL << \fBSCB_CFSR_MLSPERR_Pos\fP)"
SCB CFSR (MMFSR): MLSPERR Mask 
.PP
Definition at line \fB769\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB775\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB755\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB755\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB755\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB629\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB683\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB794\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MLSPERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 5U)"
SCB CFSR (MMFSR): MLSPERR Position 
.PP
Definition at line \fB768\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB773\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB753\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB569\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB753\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB753\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB627\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB775\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB681\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB792\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB566\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Msk   (1UL << \fBSCB_CFSR_MMARVALID_Pos\fP)"
SCB CFSR (MMFSR): MMARVALID Mask 
.PP
Definition at line \fB766\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB772\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB752\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB568\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB752\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB752\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB626\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB774\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB680\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB791\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB565\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MMARVALID_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 7U)"
SCB CFSR (MMFSR): MMARVALID Position 
.PP
Definition at line \fB765\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB779\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB759\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB572\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB759\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB759\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB633\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB781\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB687\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB798\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB569\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Msk   (1UL << \fBSCB_CFSR_MSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MSTKERR Mask 
.PP
Definition at line \fB772\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB778\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB758\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB571\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB758\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB758\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB632\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB780\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB686\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB797\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB568\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 4U)"
SCB CFSR (MMFSR): MSTKERR Position 
.PP
Definition at line \fB771\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB782\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB762\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB575\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB762\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB762\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB636\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB784\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB690\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB801\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB572\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Msk   (1UL << \fBSCB_CFSR_MUNSTKERR_Pos\fP)"
SCB CFSR (MMFSR): MUNSTKERR Mask 
.PP
Definition at line \fB775\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB781\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB761\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB574\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB761\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB761\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB635\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB783\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB689\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB800\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB571\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_MUNSTKERR_Pos   (\fBSCB_CFSR_MEMFAULTSR_Pos\fP + 3U)"
SCB CFSR (MMFSR): MUNSTKERR Position 
.PP
Definition at line \fB774\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB823\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB803\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB610\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB803\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB803\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB674\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB825\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB728\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB842\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB607\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Msk   (1UL << \fBSCB_CFSR_NOCP_Pos\fP)"
SCB CFSR (UFSR): NOCP Mask 
.PP
Definition at line \fB816\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB822\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB802\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB609\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB802\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB802\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB673\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB824\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB727\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB841\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB606\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_NOCP_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 3U)"
SCB CFSR (UFSR): NOCP Position 
.PP
Definition at line \fB815\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB807\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB787\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB597\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB787\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB787\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB661\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB809\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB715\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB826\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB594\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Msk   (1UL << \fBSCB_CFSR_PRECISERR_Pos\fP)"
SCB CFSR (BFSR): PRECISERR Mask 
.PP
Definition at line \fB800\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB806\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB786\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB596\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB786\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB786\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB660\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB808\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB714\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB825\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB593\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_PRECISERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 1U)"
SCB CFSR (BFSR): PRECISERR Position 
.PP
Definition at line \fB799\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB798\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB778\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB588\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB652\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB800\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB817\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB585\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Msk   (1UL << \fBSCB_CFSR_STKERR_Pos\fP)"
SCB CFSR (BFSR): STKERR Mask 
.PP
Definition at line \fB791\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB797\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB777\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB587\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB651\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB799\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB816\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB584\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_STKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 4U)"
SCB CFSR (BFSR): STKERR Position 
.PP
Definition at line \fB790\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB820\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB800\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB800\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB800\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB822\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB839\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Msk   (1UL << \fBSCB_CFSR_STKOF_Pos\fP)"
SCB CFSR (UFSR): STKOF Mask 
.PP
Definition at line \fB813\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB819\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB799\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB799\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB799\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB821\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB838\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_STKOF_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 4U)"
SCB CFSR (UFSR): STKOF Position 
.PP
Definition at line \fB812\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB817\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB797\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB607\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB797\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB797\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB671\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB819\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB725\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB836\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB604\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Msk   (1UL << \fBSCB_CFSR_UNALIGNED_Pos\fP)"
SCB CFSR (UFSR): UNALIGNED Mask 
.PP
Definition at line \fB810\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB816\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB796\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB606\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB796\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB796\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB670\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB818\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB724\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB835\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB603\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNALIGNED_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 8U)"
SCB CFSR (UFSR): UNALIGNED Position 
.PP
Definition at line \fB809\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB832\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB812\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB619\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB683\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB834\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB737\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB851\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB616\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Msk   (1UL << \fBSCB_CFSR_UNDEFINSTR_Pos\fP)"
SCB CFSR (UFSR): UNDEFINSTR Mask 
.PP
Definition at line \fB825\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB831\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB811\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB618\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB682\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB833\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB736\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB850\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB615\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNDEFINSTR_Pos   (\fBSCB_CFSR_USGFAULTSR_Pos\fP + 0U)"
SCB CFSR (UFSR): UNDEFINSTR Position 
.PP
Definition at line \fB824\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB801\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB781\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB591\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB781\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB781\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB655\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB803\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB820\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB588\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Msk   (1UL << \fBSCB_CFSR_UNSTKERR_Pos\fP)"
SCB CFSR (BFSR): UNSTKERR Mask 
.PP
Definition at line \fB794\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB800\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB780\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB590\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB780\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB780\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB654\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB802\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB819\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB587\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_UNSTKERR_Pos   (\fBSCB_CFSR_BUSFAULTSR_Pos\fP + 3U)"
SCB CFSR (BFSR): UNSTKERR Position 
.PP
Definition at line \fB793\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB763\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB743\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB559\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB743\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB743\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB617\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB765\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB671\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB782\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB556\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Msk   (0xFFFFUL << \fBSCB_CFSR_USGFAULTSR_Pos\fP)"
SCB CFSR: Usage Fault Status Register Mask 
.PP
Definition at line \fB756\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB762\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB742\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB558\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB742\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB742\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB616\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB764\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB670\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB781\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB555\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CFSR_USGFAULTSR_Pos   16U"
SCB CFSR: Usage Fault Status Register Position 
.PP
Definition at line \fB755\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_DC_Msk   (1UL << \fBSCB_CLIDR_DC_Pos\fP)"
SCB CLIDR: DC Mask 
.PP
Definition at line \fB874\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_DC_Pos   1U"
SCB CLIDR: DC Position 
.PP
Definition at line \fB873\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_IC_Msk   (1UL << \fBSCB_CLIDR_IC_Pos\fP)"
SCB CLIDR: IC Mask 
.PP
Definition at line \fB871\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_IC_Pos   0U"
SCB CLIDR: IC Position 
.PP
Definition at line \fB870\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB906\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB855\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB908\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB770\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB925\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Msk   (7UL << \fBSCB_CLIDR_LOC_Pos\fP)"
SCB CLIDR: LoC Mask 
.PP
Definition at line \fB868\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB905\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB854\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB907\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB769\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB924\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CLIDR_LOC_Pos   24U"
SCB CLIDR: LoC Position 
.PP
Definition at line \fB867\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB903\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB852\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB852\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB852\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB905\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB767\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB922\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Msk   (7UL << \fBSCB_CLIDR_LOUU_Pos\fP)"
SCB CLIDR: LoUU Mask 
.PP
Definition at line \fB865\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB902\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB851\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB851\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB851\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB904\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB766\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB921\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CLIDR_LOUU_Pos   27U"
SCB CLIDR: LoUU Position 
.PP
Definition at line \fB864\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB570\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB408\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB562\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB362\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB380\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB362\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB408\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB412\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB562\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB562\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB478\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB572\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB523\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB589\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB375\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB414\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Msk   (0xFUL << \fBSCB_CPUID_ARCHITECTURE_Pos\fP)"
SCB CPUID: ARCHITECTURE Mask 
.PP
Definition at line \fB575\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB569\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB407\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB561\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB361\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB379\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB361\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB407\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB411\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB561\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB561\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB477\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB571\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB522\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB588\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB374\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB413\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_ARCHITECTURE_Pos   16U"
SCB CPUID: ARCHITECTURE Position 
.PP
Definition at line \fB574\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB564\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB402\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB556\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB356\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB374\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB356\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB402\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB406\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB556\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB556\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB472\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB566\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB517\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB369\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB408\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Msk   (0xFFUL << \fBSCB_CPUID_IMPLEMENTER_Pos\fP)"
SCB CPUID: IMPLEMENTER Mask 
.PP
Definition at line \fB569\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB563\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB401\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB555\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB355\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB373\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB355\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB401\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB405\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB555\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB555\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB471\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB565\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB516\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB368\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB407\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_IMPLEMENTER_Pos   24U"
SCB CPUID: IMPLEMENTER Position 
.PP
Definition at line \fB568\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB573\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB411\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB565\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB365\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB383\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB365\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB411\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB415\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB565\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB565\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB481\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB575\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB526\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB592\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB378\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB417\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Msk   (0xFFFUL << \fBSCB_CPUID_PARTNO_Pos\fP)"
SCB CPUID: PARTNO Mask 
.PP
Definition at line \fB578\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB572\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB410\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB564\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB364\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB382\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB364\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB410\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB414\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB564\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB564\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB480\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB574\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB525\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB591\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB377\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB416\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_PARTNO_Pos   4U"
SCB CPUID: PARTNO Position 
.PP
Definition at line \fB577\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB576\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB414\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB568\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB368\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB386\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB368\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB414\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB418\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB568\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB568\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB484\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB578\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB529\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB595\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB381\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB420\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Msk   (0xFUL /*<< \fBSCB_CPUID_REVISION_Pos\fP*/)"
SCB CPUID: REVISION Mask 
.PP
Definition at line \fB581\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB575\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB413\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB567\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB367\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB385\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB367\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB413\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB417\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB567\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB567\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB483\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB577\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB528\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB594\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB380\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB419\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_REVISION_Pos   0U"
SCB CPUID: REVISION Position 
.PP
Definition at line \fB580\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB567\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB405\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB559\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB359\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB377\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB359\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB405\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB409\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB559\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB559\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB475\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB569\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB520\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB586\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB372\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB411\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Msk   (0xFUL << \fBSCB_CPUID_VARIANT_Pos\fP)"
SCB CPUID: VARIANT Mask 
.PP
Definition at line \fB572\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB566\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB404\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB558\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB358\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB376\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB358\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB404\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB408\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB558\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB558\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB474\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB568\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB519\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB585\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB371\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB410\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_CPUID_VARIANT_Pos   20U"
SCB CPUID: VARIANT Position 
.PP
Definition at line \fB571\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB951\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB900\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB900\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB900\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB953\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB815\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB970\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Msk   (1UL /*<< \fBSCB_CSSELR_IND_Pos\fP*/)"
SCB CSSELR: InD Mask 
.PP
Definition at line \fB921\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB950\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB899\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB899\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB899\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB952\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB814\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB969\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CSSELR_IND_Pos   0U"
SCB CSSELR: InD Position 
.PP
Definition at line \fB920\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB948\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB897\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB897\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB897\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB950\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB812\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB967\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Msk   (7UL << \fBSCB_CSSELR_LEVEL_Pos\fP)"
SCB CSSELR: Level Mask 
.PP
Definition at line \fB918\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB947\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB896\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB896\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB896\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB949\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB811\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB966\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CSSELR_LEVEL_Pos   1U"
SCB CSSELR: Level Position 
.PP
Definition at line \fB917\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB913\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB862\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB862\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB862\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB915\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB777\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB932\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Msk   (0xFUL << \fBSCB_CTR_CWG_Pos\fP)"
SCB CTR: CWG Mask 
.PP
Definition at line \fB883\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB912\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB861\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB861\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB861\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB914\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB776\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB931\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_CWG_Pos   24U"
SCB CTR: CWG Position 
.PP
Definition at line \fB882\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB919\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB868\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB868\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB868\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB921\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB783\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB938\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Msk   (0xFUL << \fBSCB_CTR_DMINLINE_Pos\fP)"
SCB CTR: DminLine Mask 
.PP
Definition at line \fB889\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB918\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB867\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB867\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB867\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB920\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB782\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB937\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_DMINLINE_Pos   16U"
SCB CTR: DminLine Position 
.PP
Definition at line \fB888\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB916\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB865\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB865\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB865\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB918\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB780\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB935\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Msk   (0xFUL << \fBSCB_CTR_ERG_Pos\fP)"
SCB CTR: ERG Mask 
.PP
Definition at line \fB886\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB915\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB864\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB864\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB864\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB917\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB779\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB934\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_ERG_Pos   20U"
SCB CTR: ERG Position 
.PP
Definition at line \fB885\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB910\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB859\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB859\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB859\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB912\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB774\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB929\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Msk   (7UL << \fBSCB_CTR_FORMAT_Pos\fP)"
SCB CTR: Format Mask 
.PP
Definition at line \fB880\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB909\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB858\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB858\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB858\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB911\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB773\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB928\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_FORMAT_Pos   29U"
SCB CTR: Format Position 
.PP
Definition at line \fB879\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB922\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB871\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB871\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB871\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB924\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB786\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB941\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Msk   (0xFUL /*<< \fBSCB_CTR_IMINLINE_Pos\fP*/)"
SCB CTR: ImInLine Mask 
.PP
Definition at line \fB892\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB921\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB870\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB870\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB870\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB923\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB785\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB940\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_CTR_IMINLINE_Pos   0U"
SCB CTR: ImInLine Position 
.PP
Definition at line \fB891\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_LEVEL_Msk   (7UL << \fBSCB_DCCISW_LEVEL_Pos\fP)"
SCB DCCISW: Level Mask 
.PP
Definition at line \fB949\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_LEVEL_Pos   1U"
SCB DCCISW: Level Position 
.PP
Definition at line \fB948\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB986\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB925\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB925\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB925\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB840\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0x1FFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB1005\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Msk   (0xFFUL << \fBSCB_DCCISW_SET_Pos\fP)"
SCB DCCISW: Set Mask 
.PP
Definition at line \fB955\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB985\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB924\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB924\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB924\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB839\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB1004\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCISW_SET_Pos   5U"
SCB DCCISW: Set Position 
.PP
Definition at line \fB954\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB983\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB922\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB922\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB922\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB985\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB837\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB1002\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Msk   (3UL << \fBSCB_DCCISW_WAY_Pos\fP)"
SCB DCCISW: Way Mask 
.PP
Definition at line \fB952\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB982\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB921\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB921\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB921\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB984\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB836\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB1001\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCISW_WAY_Pos   30U"
SCB DCCISW: Way Position 
.PP
Definition at line \fB951\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_LEVEL_Msk   (7UL << \fBSCB_DCCSW_LEVEL_Pos\fP)"
SCB DCCSW: Level Mask 
.PP
Definition at line \fB939\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_LEVEL_Pos   1U"
SCB DCCSW: Level Position 
.PP
Definition at line \fB938\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB979\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB918\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB918\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB918\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB981\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB833\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0x1FFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB998\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Msk   (0xFFUL << \fBSCB_DCCSW_SET_Pos\fP)"
SCB DCCSW: Set Mask 
.PP
Definition at line \fB945\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB978\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB917\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB917\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB917\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB980\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB832\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB997\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCSW_SET_Pos   5U"
SCB DCCSW: Set Position 
.PP
Definition at line \fB944\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB976\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB915\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB915\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB915\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB830\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB995\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Msk   (3UL << \fBSCB_DCCSW_WAY_Pos\fP)"
SCB DCCSW: Way Mask 
.PP
Definition at line \fB942\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB975\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB914\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB914\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB914\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB829\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB994\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCCSW_WAY_Pos   30U"
SCB DCCSW: Way Position 
.PP
Definition at line \fB941\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_LEVEL_Msk   (7UL << \fBSCB_DCISW_LEVEL_Pos\fP)"
SCB DCISW: Level Mask 
.PP
Definition at line \fB929\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_LEVEL_Pos   1U"
SCB DCISW: Level Position 
.PP
Definition at line \fB928\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB972\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB911\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB911\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB911\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB974\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB826\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0x1FFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB991\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Msk   (0xFFUL << \fBSCB_DCISW_SET_Pos\fP)"
SCB DCISW: Set Mask 
.PP
Definition at line \fB935\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB971\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB910\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB910\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB910\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB973\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB825\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB990\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCISW_SET_Pos   5U"
SCB DCISW: Set Position 
.PP
Definition at line \fB934\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB969\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB908\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB908\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB908\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB971\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB823\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB988\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Msk   (3UL << \fBSCB_DCISW_WAY_Pos\fP)"
SCB DCISW: Way Mask 
.PP
Definition at line \fB932\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB968\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB907\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB907\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB907\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB970\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB822\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB987\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DCISW_WAY_Pos   30U"
SCB DCISW: Way Position 
.PP
Definition at line \fB931\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB858\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB835\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB642\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB835\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB835\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB860\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB760\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB877\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB639\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Msk   (1UL << \fBSCB_DFSR_BKPT_Pos\fP)"
SCB DFSR: BKPT Mask 
.PP
Definition at line \fB848\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB857\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB834\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB641\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB834\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB834\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB859\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB759\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB876\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB638\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_BKPT_Pos   1U"
SCB DFSR: BKPT Position 
.PP
Definition at line \fB847\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB855\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB832\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB639\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB832\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB832\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB857\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB757\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB874\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB636\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Msk   (1UL << \fBSCB_DFSR_DWTTRAP_Pos\fP)"
SCB DFSR: DWTTRAP Mask 
.PP
Definition at line \fB845\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB854\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB831\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB638\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB831\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB831\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB856\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB756\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB873\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB635\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_DWTTRAP_Pos   2U"
SCB DFSR: DWTTRAP Position 
.PP
Definition at line \fB844\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB849\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB826\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB633\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB826\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB826\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB697\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB851\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB751\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB868\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB630\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Msk   (1UL << \fBSCB_DFSR_EXTERNAL_Pos\fP)"
SCB DFSR: EXTERNAL Mask 
.PP
Definition at line \fB839\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB848\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB825\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB632\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB825\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB825\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB696\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB850\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB750\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB867\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB629\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_EXTERNAL_Pos   4U"
SCB DFSR: EXTERNAL Position 
.PP
Definition at line \fB838\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB861\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB838\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB645\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB838\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB838\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB863\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB763\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB880\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB642\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Msk   (1UL /*<< \fBSCB_DFSR_HALTED_Pos\fP*/)"
SCB DFSR: HALTED Mask 
.PP
Definition at line \fB851\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB860\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB837\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB644\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB837\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB837\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB862\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB762\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB879\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB641\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_HALTED_Pos   0U"
SCB DFSR: HALTED Position 
.PP
Definition at line \fB850\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_PMU_Msk   (1UL << \fBSCB_DFSR_PMU_Pos\fP)"
SCB DFSR: PMU Mask 
.PP
Definition at line \fB846\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_PMU_Msk   (1UL << \fBSCB_DFSR_PMU_Pos\fP)"
SCB DFSR: PMU Mask 
.PP
Definition at line \fB848\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_PMU_Msk   (1UL << \fBSCB_DFSR_PMU_Pos\fP)"
SCB DFSR: PMU Mask 
.PP
Definition at line \fB865\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_PMU_Pos   5U"
SCB DFSR: PMU Position 
.PP
Definition at line \fB845\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_PMU_Pos   5U"
SCB DFSR: PMU Position 
.PP
Definition at line \fB847\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_PMU_Pos   5U"
SCB DFSR: PMU Position 
.PP
Definition at line \fB864\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB852\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB829\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB636\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB829\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB829\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB854\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB754\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB871\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB633\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Msk   (1UL << \fBSCB_DFSR_VCATCH_Pos\fP)"
SCB DFSR: VCATCH Mask 
.PP
Definition at line \fB842\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB851\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB828\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB635\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB828\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB828\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB853\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB753\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB870\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB632\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_DFSR_VCATCH_Pos   3U"
SCB DFSR: VCATCH Position 
.PP
Definition at line \fB841\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DTCMCR_EN_Msk   (1UL /*<< \fBSCB_DTCMCR_EN_Pos\fP*/)"
SCB DTCMCR: EN Mask 
.PP
Definition at line \fB866\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_EN_Msk   (1UL /*<< \fBSCB_DTCMCR_EN_Pos\fP*/)"
SCB DTCMCR: EN Mask 
.PP
Definition at line \fB970\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DTCMCR_EN_Pos   0U"
SCB DTCMCR: EN Position 
.PP
Definition at line \fB865\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_EN_Pos   0U"
SCB DTCMCR: EN Position 
.PP
Definition at line \fB969\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DTCMCR_RETEN_Msk   (1UL << \fBSCB_DTCMCR_RETEN_Pos\fP)"
SCB DTCMCR: RETEN Mask 
.PP
Definition at line \fB860\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_RETEN_Pos   2U"
SCB DTCMCR: RETEN Position 
.PP
Definition at line \fB859\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_RMW_Msk   (1UL << \fBSCB_DTCMCR_RMW_Pos\fP)"
SCB DTCMCR: RMW Mask 
.PP
Definition at line \fB863\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_RMW_Pos   1U"
SCB DTCMCR: RMW Position 
.PP
Definition at line \fB862\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_SZ_Msk   (0xFUL << \fBSCB_DTCMCR_SZ_Pos\fP)"
SCB DTCMCR: SZ Mask 
.PP
Definition at line \fB857\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_SZ_Msk   (0xFUL << \fBSCB_DTCMCR_SZ_Pos\fP)"
SCB DTCMCR: SZ Mask 
.PP
Definition at line \fB967\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_DTCMCR_SZ_Pos   3U"
SCB DTCMCR: SZ Position 
.PP
Definition at line \fB856\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_DTCMCR_SZ_Pos   3U"
SCB DTCMCR: SZ Position 
.PP
Definition at line \fB966\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB836\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB816\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB623\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB816\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB816\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB687\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB838\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB741\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB855\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB620\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Msk   (1UL << \fBSCB_HFSR_DEBUGEVT_Pos\fP)"
SCB HFSR: DEBUGEVT Mask 
.PP
Definition at line \fB829\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB835\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB815\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB622\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB815\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB815\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB686\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB837\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB740\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB854\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB619\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_DEBUGEVT_Pos   31U"
SCB HFSR: DEBUGEVT Position 
.PP
Definition at line \fB828\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB839\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB819\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB626\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB819\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB819\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB690\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB841\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB744\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB858\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB623\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Msk   (1UL << \fBSCB_HFSR_FORCED_Pos\fP)"
SCB HFSR: FORCED Mask 
.PP
Definition at line \fB832\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB838\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB818\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB625\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB818\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB818\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB689\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB840\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB743\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB857\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB622\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_FORCED_Pos   30U"
SCB HFSR: FORCED Position 
.PP
Definition at line \fB831\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB842\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB822\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB629\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB822\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB822\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB693\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB844\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB747\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB861\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB626\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Msk   (1UL << \fBSCB_HFSR_VECTTBL_Pos\fP)"
SCB HFSR: VECTTBL Mask 
.PP
Definition at line \fB835\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB841\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB821\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB628\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB821\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB821\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB692\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB843\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB746\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB860\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB625\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_HFSR_VECTTBL_Pos   1U"
SCB HFSR: VECTTBL Position 
.PP
Definition at line \fB834\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB607\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB445\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB599\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB390\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB408\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB390\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB445\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB440\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB599\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB599\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB506\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB609\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB551\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB626\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB403\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB442\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Msk   (1UL << \fBSCB_ICSR_ISRPENDING_Pos\fP)"
SCB ICSR: ISRPENDING Mask 
.PP
Definition at line \fB612\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB606\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB444\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB598\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB389\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB407\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB389\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB444\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB439\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB598\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB598\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB505\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB608\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB550\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB625\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB402\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB441\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPENDING_Pos   22U"
SCB ICSR: ISRPENDING Position 
.PP
Definition at line \fB611\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB604\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB442\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB596\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB387\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB405\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB387\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB442\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB437\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB596\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB596\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB503\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB606\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB548\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB623\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB400\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB439\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Msk   (1UL << \fBSCB_ICSR_ISRPREEMPT_Pos\fP)"
SCB ICSR: ISRPREEMPT Mask 
.PP
Definition at line \fB609\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB603\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB441\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB595\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB386\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB404\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB386\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB441\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB436\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB595\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB595\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB502\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB605\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB547\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB622\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB399\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB438\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_ISRPREEMPT_Pos   23U"
SCB ICSR: ISRPREEMPT Position 
.PP
Definition at line \fB608\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB583\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB421\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB575\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB372\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB390\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB372\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB421\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB422\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB575\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB575\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB488\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB585\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB533\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility

.PP
SCB ICSR: NMIPENDSET Mask 
.PP
Definition at line \fB602\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB385\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   (1UL << \fBSCB_ICSR_NMIPENDSET_Pos\fP)"
SCB ICSR: NMIPENDSET Mask

.PP
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB424\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Msk   \fBSCB_ICSR_PENDNMISET_Msk\fP"
SCB ICSR: NMIPENDSET Mask, backward compatibility 
.PP
Definition at line \fB588\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB582\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB420\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB574\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB371\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB389\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB371\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB420\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB421\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB574\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB574\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB487\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB584\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB532\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility

.PP
SCB ICSR: NMIPENDSET Position 
.PP
Definition at line \fB601\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB384\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   31U"
SCB ICSR: NMIPENDSET Position

.PP
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB423\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_NMIPENDSET_Pos   \fBSCB_ICSR_PENDNMISET_Pos\fP"
SCB ICSR: NMIPENDSET Position, backward compatibility 
.PP
Definition at line \fB587\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB586\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB424\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB578\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB424\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB578\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB578\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB588\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB605\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Msk   (1UL << \fBSCB_ICSR_PENDNMICLR_Pos\fP)"
SCB ICSR: PENDNMICLR Mask 
.PP
Definition at line \fB591\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB585\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB423\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB577\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB423\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB577\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB577\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB587\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB604\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMICLR_Pos   30U"
SCB ICSR: PENDNMICLR Position 
.PP
Definition at line \fB590\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB580\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB418\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB572\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB418\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB572\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB572\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB582\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB599\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Msk   (1UL << \fBSCB_ICSR_PENDNMISET_Pos\fP)"
SCB ICSR: PENDNMISET Mask 
.PP
Definition at line \fB585\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB579\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB417\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB571\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB417\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB571\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB571\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB581\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB598\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDNMISET_Pos   31U"
SCB ICSR: PENDNMISET Position 
.PP
Definition at line \fB584\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB598\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB436\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB590\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB384\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB402\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB384\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB436\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB434\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB590\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB590\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB500\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB600\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB545\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB617\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB397\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB436\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Msk   (1UL << \fBSCB_ICSR_PENDSTCLR_Pos\fP)"
SCB ICSR: PENDSTCLR Mask 
.PP
Definition at line \fB603\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB597\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB435\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB589\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB383\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB401\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB383\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB435\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB433\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB589\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB589\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB499\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB599\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB544\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB616\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB396\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB435\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTCLR_Pos   25U"
SCB ICSR: PENDSTCLR Position 
.PP
Definition at line \fB602\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB595\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB433\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB587\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB381\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB399\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB381\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB431\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB587\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB587\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB497\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB597\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB542\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB614\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB394\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB433\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Msk   (1UL << \fBSCB_ICSR_PENDSTSET_Pos\fP)"
SCB ICSR: PENDSTSET Mask 
.PP
Definition at line \fB600\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB594\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB432\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB586\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB380\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB398\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB380\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB430\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB586\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB586\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB496\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB596\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB541\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB613\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB393\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB432\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSTSET_Pos   26U"
SCB ICSR: PENDSTSET Position 
.PP
Definition at line \fB599\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB592\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB430\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB584\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB378\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB396\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB378\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB430\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB428\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB584\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB584\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB494\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB594\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB539\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB611\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB391\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB430\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Msk   (1UL << \fBSCB_ICSR_PENDSVCLR_Pos\fP)"
SCB ICSR: PENDSVCLR Mask 
.PP
Definition at line \fB597\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB591\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB429\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB583\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB377\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB395\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB377\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB429\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB427\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB583\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB583\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB493\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB593\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB538\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB610\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB390\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB429\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVCLR_Pos   27U"
SCB ICSR: PENDSVCLR Position 
.PP
Definition at line \fB596\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB589\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB427\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB581\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB375\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB393\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB375\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB427\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB425\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB581\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB581\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB491\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB591\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB536\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB608\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB388\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB427\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Msk   (1UL << \fBSCB_ICSR_PENDSVSET_Pos\fP)"
SCB ICSR: PENDSVSET Mask 
.PP
Definition at line \fB594\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB588\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB426\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB580\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB374\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB392\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB374\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB426\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB424\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB580\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB580\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB490\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB590\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB535\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB607\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB387\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB426\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_PENDSVSET_Pos   28U"
SCB ICSR: PENDSVSET Position 
.PP
Definition at line \fB593\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB613\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB451\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB605\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB451\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB446\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB605\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB605\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB512\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB615\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB557\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB632\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB448\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Msk   (1UL << \fBSCB_ICSR_RETTOBASE_Pos\fP)"
SCB ICSR: RETTOBASE Mask 
.PP
Definition at line \fB618\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB612\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB450\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB604\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB450\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB445\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB604\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB604\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB511\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB614\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB556\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB631\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB447\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_RETTOBASE_Pos   11U"
SCB ICSR: RETTOBASE Position 
.PP
Definition at line \fB617\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB601\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB439\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB593\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB439\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB593\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB593\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB603\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB620\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Msk   (1UL << \fBSCB_ICSR_STTNS_Pos\fP)"
SCB ICSR: STTNS Mask (Security Extension) 
.PP
Definition at line \fB606\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB600\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB438\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB592\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB438\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB592\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB592\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB602\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB619\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_STTNS_Pos   24U"
SCB ICSR: STTNS Position (Security Extension) 
.PP
Definition at line \fB605\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB616\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB454\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB608\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB396\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB414\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB396\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB454\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB449\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB608\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB608\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB515\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB618\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB560\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB635\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB409\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB451\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Msk   (0x1FFUL /*<< \fBSCB_ICSR_VECTACTIVE_Pos\fP*/)"
SCB ICSR: VECTACTIVE Mask 
.PP
Definition at line \fB621\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB615\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB453\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB607\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB395\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB413\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB395\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB453\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB448\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB607\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB607\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB514\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB617\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB559\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB634\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB408\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB450\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_VECTACTIVE_Pos   0U"
SCB ICSR: VECTACTIVE Position 
.PP
Definition at line \fB620\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB610\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB448\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB602\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB393\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB411\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB393\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB448\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB443\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB602\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB602\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB509\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB612\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB554\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB629\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB406\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB445\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Msk   (0x1FFUL << \fBSCB_ICSR_VECTPENDING_Pos\fP)"
SCB ICSR: VECTPENDING Mask 
.PP
Definition at line \fB615\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB609\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB447\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB601\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB392\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB410\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB392\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB447\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB442\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB601\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB601\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB508\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB611\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB553\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB628\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB405\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB444\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_ICSR_VECTPENDING_Pos   12U"
SCB ICSR: VECTPENDING Position 
.PP
Definition at line \fB614\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ID_DFR_MProfDbg_Msk   (0xFUL << \fBSCB_ID_DFR_MProfDbg_Pos\fP)"
SCB ID_DFR: MProfDbg Mask 
.PP
Definition at line \fB899\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ID_DFR_MProfDbg_Msk   (0xFUL << \fBSCB_ID_DFR_MProfDbg_Pos\fP)"
SCB ID_DFR: MProfDbg Mask 
.PP
Definition at line \fB901\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ID_DFR_MProfDbg_Msk   (0xFUL << \fBSCB_ID_DFR_MProfDbg_Pos\fP)"
SCB ID_DFR: MProfDbg Mask 
.PP
Definition at line \fB918\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ID_DFR_MProfDbg_Pos   20U"
SCB ID_DFR: MProfDbg Position 
.PP
Definition at line \fB898\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ID_DFR_MProfDbg_Pos   20U"
SCB ID_DFR: MProfDbg Position 
.PP
Definition at line \fB900\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ID_DFR_MProfDbg_Pos   20U"
SCB ID_DFR: MProfDbg Position 
.PP
Definition at line \fB917\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ID_DFR_UDE_Msk   (0xFUL << \fBSCB_ID_DFR_UDE_Pos\fP)"
SCB ID_DFR: UDE Mask 
.PP
Definition at line \fB896\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ID_DFR_UDE_Msk   (0xFUL << \fBSCB_ID_DFR_UDE_Pos\fP)"
SCB ID_DFR: UDE Mask 
.PP
Definition at line \fB898\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ID_DFR_UDE_Msk   (0xFUL << \fBSCB_ID_DFR_UDE_Pos\fP)"
SCB ID_DFR: UDE Mask 
.PP
Definition at line \fB915\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ID_DFR_UDE_Pos   28U"
SCB ID_DFR: UDE Position 
.PP
Definition at line \fB895\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_ID_DFR_UDE_Pos   28U"
SCB ID_DFR: UDE Position 
.PP
Definition at line \fB897\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_ID_DFR_UDE_Pos   28U"
SCB ID_DFR: UDE Position 
.PP
Definition at line \fB914\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_ITCMCR_EN_Msk   (1UL /*<< \fBSCB_ITCMCR_EN_Pos\fP*/)"
SCB ITCMCR: EN Mask 
.PP
Definition at line \fB853\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_EN_Msk   (1UL /*<< \fBSCB_ITCMCR_EN_Pos\fP*/)"
SCB ITCMCR: EN Mask 
.PP
Definition at line \fB963\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ITCMCR_EN_Pos   0U"
SCB ITCMCR: EN Position 
.PP
Definition at line \fB852\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_EN_Pos   0U"
SCB ITCMCR: EN Position 
.PP
Definition at line \fB962\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ITCMCR_RETEN_Msk   (1UL << \fBSCB_ITCMCR_RETEN_Pos\fP)"
SCB ITCMCR: RETEN Mask 
.PP
Definition at line \fB847\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_RETEN_Pos   2U"
SCB ITCMCR: RETEN Position 
.PP
Definition at line \fB846\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_RMW_Msk   (1UL << \fBSCB_ITCMCR_RMW_Pos\fP)"
SCB ITCMCR: RMW Mask 
.PP
Definition at line \fB850\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_RMW_Pos   1U"
SCB ITCMCR: RMW Position 
.PP
Definition at line \fB849\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_SZ_Msk   (0xFUL << \fBSCB_ITCMCR_SZ_Pos\fP)"
SCB ITCMCR: SZ Mask 
.PP
Definition at line \fB844\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_SZ_Msk   (0xFUL << \fBSCB_ITCMCR_SZ_Pos\fP)"
SCB ITCMCR: SZ Mask 
.PP
Definition at line \fB960\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_ITCMCR_SZ_Pos   3U"
SCB ITCMCR: SZ Position 
.PP
Definition at line \fB843\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_ITCMCR_SZ_Pos   3U"
SCB ITCMCR: SZ Position 
.PP
Definition at line \fB959\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP0_Msk   (1UL /*<< \fBSCB_NSACR_CP0_Pos\fP*/)"
SCB NSACR: CP0 Mask 
.PP
Definition at line \fB892\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP0_Msk   (1UL /*<< \fBSCB_NSACR_CP0_Pos\fP*/)"
SCB NSACR: CP0 Mask 
.PP
Definition at line \fB894\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP0_Msk   (1UL /*<< \fBSCB_NSACR_CP0_Pos\fP*/)"
SCB NSACR: CP0 Mask 
.PP
Definition at line \fB911\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP0_Pos   0U"
SCB NSACR: CP0 Position 
.PP
Definition at line \fB891\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP0_Pos   0U"
SCB NSACR: CP0 Position 
.PP
Definition at line \fB893\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP0_Pos   0U"
SCB NSACR: CP0 Position 
.PP
Definition at line \fB910\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB868\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB845\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB845\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB845\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB870\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB887\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Msk   (1UL << \fBSCB_NSACR_CP10_Pos\fP)"
SCB NSACR: CP10 Mask 
.PP
Definition at line \fB858\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB867\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB844\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB844\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB844\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB869\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB886\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP10_Pos   10U"
SCB NSACR: CP10 Position 
.PP
Definition at line \fB857\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB865\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB842\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB842\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB842\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB867\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB884\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Msk   (1UL << \fBSCB_NSACR_CP11_Pos\fP)"
SCB NSACR: CP11 Mask 
.PP
Definition at line \fB855\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB864\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB841\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB841\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB841\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB866\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB883\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP11_Pos   11U"
SCB NSACR: CP11 Position 
.PP
Definition at line \fB854\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CP1_Msk   (1UL << \fBSCB_NSACR_CP1_Pos\fP)"
SCB NSACR: CP1 Mask 
.PP
Definition at line \fB889\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP1_Msk   (1UL << \fBSCB_NSACR_CP1_Pos\fP)"
SCB NSACR: CP1 Mask 
.PP
Definition at line \fB891\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP1_Msk   (1UL << \fBSCB_NSACR_CP1_Pos\fP)"
SCB NSACR: CP1 Mask 
.PP
Definition at line \fB908\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP1_Pos   1U"
SCB NSACR: CP1 Position 
.PP
Definition at line \fB888\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP1_Pos   1U"
SCB NSACR: CP1 Position 
.PP
Definition at line \fB890\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP1_Pos   1U"
SCB NSACR: CP1 Position 
.PP
Definition at line \fB907\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP2_Msk   (1UL << \fBSCB_NSACR_CP2_Pos\fP)"
SCB NSACR: CP2 Mask 
.PP
Definition at line \fB886\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP2_Msk   (1UL << \fBSCB_NSACR_CP2_Pos\fP)"
SCB NSACR: CP2 Mask 
.PP
Definition at line \fB888\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP2_Msk   (1UL << \fBSCB_NSACR_CP2_Pos\fP)"
SCB NSACR: CP2 Mask 
.PP
Definition at line \fB905\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP2_Pos   2U"
SCB NSACR: CP2 Position 
.PP
Definition at line \fB885\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP2_Pos   2U"
SCB NSACR: CP2 Position 
.PP
Definition at line \fB887\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP2_Pos   2U"
SCB NSACR: CP2 Position 
.PP
Definition at line \fB904\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP3_Msk   (1UL << \fBSCB_NSACR_CP3_Pos\fP)"
SCB NSACR: CP3 Mask 
.PP
Definition at line \fB883\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP3_Msk   (1UL << \fBSCB_NSACR_CP3_Pos\fP)"
SCB NSACR: CP3 Mask 
.PP
Definition at line \fB885\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP3_Msk   (1UL << \fBSCB_NSACR_CP3_Pos\fP)"
SCB NSACR: CP3 Mask 
.PP
Definition at line \fB902\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP3_Pos   3U"
SCB NSACR: CP3 Position 
.PP
Definition at line \fB882\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP3_Pos   3U"
SCB NSACR: CP3 Position 
.PP
Definition at line \fB884\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP3_Pos   3U"
SCB NSACR: CP3 Position 
.PP
Definition at line \fB901\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP4_Msk   (1UL << \fBSCB_NSACR_CP4_Pos\fP)"
SCB NSACR: CP4 Mask 
.PP
Definition at line \fB880\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP4_Msk   (1UL << \fBSCB_NSACR_CP4_Pos\fP)"
SCB NSACR: CP4 Mask 
.PP
Definition at line \fB882\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP4_Msk   (1UL << \fBSCB_NSACR_CP4_Pos\fP)"
SCB NSACR: CP4 Mask 
.PP
Definition at line \fB899\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP4_Pos   4U"
SCB NSACR: CP4 Position 
.PP
Definition at line \fB879\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP4_Pos   4U"
SCB NSACR: CP4 Position 
.PP
Definition at line \fB881\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP4_Pos   4U"
SCB NSACR: CP4 Position 
.PP
Definition at line \fB898\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP5_Msk   (1UL << \fBSCB_NSACR_CP5_Pos\fP)"
SCB NSACR: CP5 Mask 
.PP
Definition at line \fB877\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP5_Msk   (1UL << \fBSCB_NSACR_CP5_Pos\fP)"
SCB NSACR: CP5 Mask 
.PP
Definition at line \fB879\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP5_Msk   (1UL << \fBSCB_NSACR_CP5_Pos\fP)"
SCB NSACR: CP5 Mask 
.PP
Definition at line \fB896\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP5_Pos   5U"
SCB NSACR: CP5 Position 
.PP
Definition at line \fB876\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP5_Pos   5U"
SCB NSACR: CP5 Position 
.PP
Definition at line \fB878\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP5_Pos   5U"
SCB NSACR: CP5 Position 
.PP
Definition at line \fB895\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP6_Msk   (1UL << \fBSCB_NSACR_CP6_Pos\fP)"
SCB NSACR: CP6 Mask 
.PP
Definition at line \fB874\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP6_Msk   (1UL << \fBSCB_NSACR_CP6_Pos\fP)"
SCB NSACR: CP6 Mask 
.PP
Definition at line \fB876\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP6_Msk   (1UL << \fBSCB_NSACR_CP6_Pos\fP)"
SCB NSACR: CP6 Mask 
.PP
Definition at line \fB893\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP6_Pos   6U"
SCB NSACR: CP6 Position 
.PP
Definition at line \fB873\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP6_Pos   6U"
SCB NSACR: CP6 Position 
.PP
Definition at line \fB875\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP6_Pos   6U"
SCB NSACR: CP6 Position 
.PP
Definition at line \fB892\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP7_Msk   (1UL << \fBSCB_NSACR_CP7_Pos\fP)"
SCB NSACR: CP7 Mask 
.PP
Definition at line \fB871\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP7_Msk   (1UL << \fBSCB_NSACR_CP7_Pos\fP)"
SCB NSACR: CP7 Mask 
.PP
Definition at line \fB873\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP7_Msk   (1UL << \fBSCB_NSACR_CP7_Pos\fP)"
SCB NSACR: CP7 Mask 
.PP
Definition at line \fB890\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CP7_Pos   7U"
SCB NSACR: CP7 Position 
.PP
Definition at line \fB870\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_NSACR_CP7_Pos   7U"
SCB NSACR: CP7 Position 
.PP
Definition at line \fB872\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_NSACR_CP7_Pos   7U"
SCB NSACR: CP7 Position 
.PP
Definition at line \fB889\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Msk   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
SCB NSACR: CPn Mask 
.PP
Definition at line \fB848\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Msk   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
SCB NSACR: CPn Mask 
.PP
Definition at line \fB848\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Msk   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
SCB NSACR: CPn Mask 
.PP
Definition at line \fB848\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Msk   (1UL /*<< \fBSCB_NSACR_CPn_Pos\fP*/)"
SCB NSACR: CPn Mask 
.PP
Definition at line \fB861\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Pos   0U"
SCB NSACR: CPn Position 
.PP
Definition at line \fB847\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Pos   0U"
SCB NSACR: CPn Position 
.PP
Definition at line \fB847\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Pos   0U"
SCB NSACR: CPn Position 
.PP
Definition at line \fB847\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_NSACR_CPn_Pos   0U"
SCB NSACR: CPn Position 
.PP
Definition at line \fB860\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_RFSR_IS_Msk   (0x7FFFUL << \fBSCB_RFSR_IS_Pos\fP)"
SCB RFSR: IS Mask 
.PP
Definition at line \fB962\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_RFSR_IS_Msk   (0x7FFFUL << \fBSCB_RFSR_IS_Pos\fP)"
SCB RFSR: IS Mask 
.PP
Definition at line \fB964\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_RFSR_IS_Msk   (0x7FFFUL << \fBSCB_RFSR_IS_Pos\fP)"
SCB RFSR: IS Mask 
.PP
Definition at line \fB981\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_RFSR_IS_Pos   16U"
SCB RFSR: IS Position 
.PP
Definition at line \fB961\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_RFSR_IS_Pos   16U"
SCB RFSR: IS Position 
.PP
Definition at line \fB963\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_RFSR_IS_Pos   16U"
SCB RFSR: IS Position 
.PP
Definition at line \fB980\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_RFSR_UET_Msk   (3UL /*<< \fBSCB_RFSR_UET_Pos\fP*/)"
SCB RFSR: UET Mask 
.PP
Definition at line \fB965\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_RFSR_UET_Msk   (3UL /*<< \fBSCB_RFSR_UET_Pos\fP*/)"
SCB RFSR: UET Mask 
.PP
Definition at line \fB967\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_RFSR_UET_Msk   (3UL /*<< \fBSCB_RFSR_UET_Pos\fP*/)"
SCB RFSR: UET Mask 
.PP
Definition at line \fB984\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_RFSR_UET_Pos   0U"
SCB RFSR: UET Position 
.PP
Definition at line \fB964\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_RFSR_UET_Pos   0U"
SCB RFSR: UET Position 
.PP
Definition at line \fB966\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_RFSR_UET_Pos   0U"
SCB RFSR: UET Position 
.PP
Definition at line \fB983\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_RFSR_V_Msk   (1UL << \fBSCB_RFSR_V_Pos\fP)"
SCB RFSR: V Mask 
.PP
Definition at line \fB959\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_RFSR_V_Msk   (1UL << \fBSCB_RFSR_V_Pos\fP)"
SCB RFSR: V Mask 
.PP
Definition at line \fB961\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_RFSR_V_Msk   (1UL << \fBSCB_RFSR_V_Pos\fP)"
SCB RFSR: V Mask 
.PP
Definition at line \fB978\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_RFSR_V_Pos   31U"
SCB RFSR: V Position 
.PP
Definition at line \fB958\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_RFSR_V_Pos   31U"
SCB RFSR: V Position 
.PP
Definition at line \fB960\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_RFSR_V_Pos   31U"
SCB RFSR: V Position 
.PP
Definition at line \fB977\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB658\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB489\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB644\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB416\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB440\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB416\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB489\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB487\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB644\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB644\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB545\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB660\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB590\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB677\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB433\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB484\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Msk   (1UL << \fBSCB_SCR_SEVONPEND_Pos\fP)"
SCB SCR: SEVONPEND Mask 
.PP
Definition at line \fB657\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB657\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB488\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB643\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB415\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB439\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB415\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB488\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB486\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB643\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB643\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB544\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB659\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB589\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB676\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB432\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB483\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SEVONPEND_Pos   4U"
SCB SCR: SEVONPEND Position 
.PP
Definition at line \fB656\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB664\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB495\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB650\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB419\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB443\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB419\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB495\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB490\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB650\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB650\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB548\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB666\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB593\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB683\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB436\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB487\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Msk   (1UL << \fBSCB_SCR_SLEEPDEEP_Pos\fP)"
SCB SCR: SLEEPDEEP Mask 
.PP
Definition at line \fB663\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB663\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB494\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB649\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB418\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB442\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB418\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB494\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB489\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB649\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB649\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB547\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB665\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB592\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB682\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB435\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB486\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEP_Pos   2U"
SCB SCR: SLEEPDEEP Position 
.PP
Definition at line \fB662\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB661\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB492\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB647\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB492\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB647\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB647\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB663\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB680\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Msk   (1UL << \fBSCB_SCR_SLEEPDEEPS_Pos\fP)"
SCB SCR: SLEEPDEEPS Mask 
.PP
Definition at line \fB660\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB660\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB491\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB646\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB491\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB646\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB646\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB662\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB679\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPDEEPS_Pos   3U"
SCB SCR: SLEEPDEEPS Position 
.PP
Definition at line \fB659\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB667\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB498\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB653\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB422\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB446\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB422\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB498\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB493\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB653\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB653\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB551\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB669\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB596\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB686\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB439\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB490\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Msk   (1UL << \fBSCB_SCR_SLEEPONEXIT_Pos\fP)"
SCB SCR: SLEEPONEXIT Mask 
.PP
Definition at line \fB666\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB666\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB497\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB652\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB421\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB445\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB421\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB497\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB492\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB652\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB652\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB550\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB668\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB595\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB685\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB438\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB489\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SCR_SLEEPONEXIT_Pos   1U"
SCB SCR: SLEEPONEXIT Position 
.PP
Definition at line \fB665\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB756\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB736\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB552\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB736\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB736\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB610\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB758\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB664\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB775\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB549\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTACT_Pos\fP)"
SCB SHCSR: BUSFAULTACT Mask 
.PP
Definition at line \fB749\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB755\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB735\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB551\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB735\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB735\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB609\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB757\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB663\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB774\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB548\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTACT_Pos   1U"
SCB SHCSR: BUSFAULTACT Position 
.PP
Definition at line \fB748\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB714\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB694\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB519\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB694\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB694\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB577\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB716\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB631\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB733\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB516\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTENA_Pos\fP)"
SCB SHCSR: BUSFAULTENA Mask 
.PP
Definition at line \fB707\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB713\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB693\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB518\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB693\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB693\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB576\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB715\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB630\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB732\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB515\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTENA_Pos   17U"
SCB SHCSR: BUSFAULTENA Position 
.PP
Definition at line \fB706\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB723\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB703\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB528\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB703\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB586\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB725\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB640\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB742\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB525\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_BUSFAULTPENDED_Pos\fP)"
SCB SHCSR: BUSFAULTPENDED Mask 
.PP
Definition at line \fB716\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB722\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB702\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB527\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB702\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB585\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB724\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB639\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB741\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB524\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_BUSFAULTPENDED_Pos   14U"
SCB SHCSR: BUSFAULTPENDED Position 
.PP
Definition at line \fB715\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB753\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB545\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB733\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB545\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB733\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB733\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB755\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB772\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTACT_Pos\fP)"
SCB SHCSR: HARDFAULTACT Mask 
.PP
Definition at line \fB746\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB752\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB544\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB732\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB544\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB732\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB732\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB754\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB771\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTACT_Pos   2U"
SCB SHCSR: HARDFAULTACT Position 
.PP
Definition at line \fB745\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB702\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB527\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB682\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB527\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB682\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB682\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB704\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB721\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_HARDFAULTPENDED_Pos\fP)"
SCB SHCSR: HARDFAULTPENDED Mask 
.PP
Definition at line \fB695\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB701\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB526\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB681\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB526\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB681\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB681\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB703\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB720\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_HARDFAULTPENDED_Pos   21U"
SCB SHCSR: HARDFAULTPENDED Position 
.PP
Definition at line \fB694\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB759\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB739\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB555\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB739\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB739\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB613\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB761\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB667\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB778\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB552\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Msk   (1UL /*<< \fBSCB_SHCSR_MEMFAULTACT_Pos\fP*/)"
SCB SHCSR: MEMFAULTACT Mask 
.PP
Definition at line \fB752\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB758\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB738\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB554\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB738\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB738\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB612\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB760\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB666\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB777\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB551\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTACT_Pos   0U"
SCB SHCSR: MEMFAULTACT Position 
.PP
Definition at line \fB751\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB717\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB697\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB522\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB697\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB697\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB580\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB719\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB634\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB736\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB519\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTENA_Pos\fP)"
SCB SHCSR: MEMFAULTENA Mask 
.PP
Definition at line \fB710\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB716\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB696\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB521\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB696\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB696\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB579\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB718\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB633\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB735\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB518\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTENA_Pos   16U"
SCB SHCSR: MEMFAULTENA Position 
.PP
Definition at line \fB709\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB726\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB706\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB531\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB706\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB589\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB728\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB643\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB745\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB528\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_MEMFAULTPENDED_Pos\fP)"
SCB SHCSR: MEMFAULTPENDED Mask 
.PP
Definition at line \fB719\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB725\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB705\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB530\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB705\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB588\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB727\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB642\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB744\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB527\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MEMFAULTPENDED_Pos   13U"
SCB SHCSR: MEMFAULTPENDED Position 
.PP
Definition at line \fB718\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB738\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB718\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB543\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB718\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB718\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB601\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB740\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB655\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB757\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB540\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Msk   (1UL << \fBSCB_SHCSR_MONITORACT_Pos\fP)"
SCB SHCSR: MONITORACT Mask 
.PP
Definition at line \fB731\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB737\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB717\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB542\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB717\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB717\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB600\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB739\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB654\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB756\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB539\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_MONITORACT_Pos   8U"
SCB SHCSR: MONITORACT Position 
.PP
Definition at line \fB730\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB744\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB542\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB724\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB542\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB724\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB724\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB746\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB763\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Msk   (1UL << \fBSCB_SHCSR_NMIACT_Pos\fP)"
SCB SHCSR: NMIACT Mask 
.PP
Definition at line \fB737\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB743\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB541\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB723\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB541\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB723\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB723\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB745\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB762\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_NMIACT_Pos   5U"
SCB SHCSR: NMIACT Position 
.PP
Definition at line \fB736\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB735\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB536\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB715\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB536\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB540\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB715\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB715\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB598\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB737\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB652\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB754\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB537\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Msk   (1UL << \fBSCB_SHCSR_PENDSVACT_Pos\fP)"
SCB SHCSR: PENDSVACT Mask 
.PP
Definition at line \fB728\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB734\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB535\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB714\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB535\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB539\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB714\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB714\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB597\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB736\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB651\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB753\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB536\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_PENDSVACT_Pos   10U"
SCB SHCSR: PENDSVACT Position 
.PP
Definition at line \fB727\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB747\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB727\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB727\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB727\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB749\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB766\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTACT_Pos\fP)"
SCB SHCSR: SECUREFAULTACT Mask 
.PP
Definition at line \fB740\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB746\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB726\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB726\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB726\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB748\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB765\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTACT_Pos   4U"
SCB SHCSR: SECUREFAULTACT Position 
.PP
Definition at line \fB739\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB708\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB688\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB688\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB688\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB710\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB727\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTENA_Pos\fP)"
SCB SHCSR: SECUREFAULTENA Mask 
.PP
Definition at line \fB701\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB707\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB687\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB687\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB687\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB709\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB726\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTENA_Pos   19U"
SCB SHCSR: SECUREFAULTENA Position 
.PP
Definition at line \fB700\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB705\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB685\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB685\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB685\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB707\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB724\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_SECUREFAULTPENDED_Pos\fP)"
SCB SHCSR: SECUREFAULTPENDED Mask 
.PP
Definition at line \fB698\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB704\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB684\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB684\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB684\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB706\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB723\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SECUREFAULTPENDED_Pos   20U"
SCB SHCSR: SECUREFAULTPENDED Position 
.PP
Definition at line \fB697\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB741\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB539\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB721\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB539\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB546\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB721\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB721\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB604\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB743\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB658\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB760\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB543\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Msk   (1UL << \fBSCB_SHCSR_SVCALLACT_Pos\fP)"
SCB SHCSR: SVCALLACT Mask 
.PP
Definition at line \fB734\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB740\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB538\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB720\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB538\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB545\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB720\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB720\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB603\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB742\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB657\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB759\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB542\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLACT_Pos   7U"
SCB SHCSR: SVCALLACT Position 
.PP
Definition at line \fB733\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB720\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB530\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB700\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB457\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB433\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB530\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB525\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB700\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB583\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB722\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB637\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB739\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB450\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB522\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Msk   (1UL << \fBSCB_SHCSR_SVCALLPENDED_Pos\fP)"
SCB SHCSR: SVCALLPENDED Mask 
.PP
Definition at line \fB713\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB719\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB529\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB699\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm0\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB456\fP of file \fBcore_cm0plus\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB432\fP of file \fBcore_cm1\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB529\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB524\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB699\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB582\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB721\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB636\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB738\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB449\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB521\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SVCALLPENDED_Pos   15U"
SCB SHCSR: SVCALLPENDED Position 
.PP
Definition at line \fB712\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB732\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB533\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB712\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB533\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB537\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB712\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB712\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB595\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB734\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB649\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB751\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB534\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Msk   (1UL << \fBSCB_SHCSR_SYSTICKACT_Pos\fP)"
SCB SHCSR: SYSTICKACT Mask 
.PP
Definition at line \fB725\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB731\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB532\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB711\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB532\fP of file \fBcore_cm23\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB536\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB711\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB711\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB594\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB733\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB648\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB750\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB533\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_SYSTICKACT_Pos   11U"
SCB SHCSR: SYSTICKACT Position 
.PP
Definition at line \fB724\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB750\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB730\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB549\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB730\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB730\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB607\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB752\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB661\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB769\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB546\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Msk   (1UL << \fBSCB_SHCSR_USGFAULTACT_Pos\fP)"
SCB SHCSR: USGFAULTACT Mask 
.PP
Definition at line \fB743\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB749\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB729\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB548\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB729\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB729\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB606\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB751\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB660\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB768\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB545\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTACT_Pos   3U"
SCB SHCSR: USGFAULTACT Position 
.PP
Definition at line \fB742\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB711\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB691\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB516\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB691\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB691\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB574\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB713\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB628\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB730\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB513\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Msk   (1UL << \fBSCB_SHCSR_USGFAULTENA_Pos\fP)"
SCB SHCSR: USGFAULTENA Mask 
.PP
Definition at line \fB704\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB710\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB690\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB515\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB690\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB690\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB573\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB712\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB627\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB729\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB512\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTENA_Pos   18U"
SCB SHCSR: USGFAULTENA Position 
.PP
Definition at line \fB703\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB729\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB709\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB534\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB709\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB592\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB731\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB646\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB748\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB531\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Msk   (1UL << \fBSCB_SHCSR_USGFAULTPENDED_Pos\fP)"
SCB SHCSR: USGFAULTPENDED Mask 
.PP
Definition at line \fB722\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB728\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB708\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB533\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB708\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB591\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB730\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB645\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB747\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB530\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_SHCSR_USGFAULTPENDED_Pos   12U"
SCB SHCSR: USGFAULTPENDED Position 
.PP
Definition at line \fB721\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB955\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB904\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB904\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB904\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB957\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB819\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB974\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Msk   (0x1FFUL /*<< \fBSCB_STIR_INTID_Pos\fP*/)"
SCB STIR: INTID Mask 
.PP
Definition at line \fB925\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB954\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB903\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB903\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB903\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB956\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB818\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB973\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_STIR_INTID_Pos   0U"
SCB STIR: INTID Position 
.PP
Definition at line \fB924\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_VTOR_TBLBASE_Msk   (1UL << \fBSCB_VTOR_TBLBASE_Pos\fP)"
SCB VTOR: TBLBASE Mask 
.PP
Definition at line \fB455\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_VTOR_TBLBASE_Pos   29U"
SCB VTOR: TBLBASE Position 
.PP
Definition at line \fB454\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB620\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB612\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB460\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB612\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB612\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB519\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB622\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB564\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB639\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB413\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x3FFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB458\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Msk   (0x1FFFFFFUL << \fBSCB_VTOR_TBLOFF_Pos\fP)"
SCB VTOR: TBLOFF Mask 
.PP
Definition at line \fB625\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB619\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB611\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB459\fP of file \fBcore_cm3\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB611\fP of file \fBcore_cm33\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB611\fP of file \fBcore_cm35p\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB518\fP of file \fBcore_cm4\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB621\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB563\fP of file \fBcore_cm7\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB638\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB412\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB457\fP of file \fBcore_sc300\&.h\fP\&.
.SS "#define SCB_VTOR_TBLOFF_Pos   7U"
SCB VTOR: TBLOFF Position 
.PP
Definition at line \fB624\fP of file \fBcore_starmc1\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Msk   (1UL /*<< \fBSCnSCB_ACTLR_DISMCYCINT_Pos\fP*/)"
ACTLR: DISMCYCINT Mask 
.PP
Definition at line \fB473\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define SCnSCB_ACTLR_DISMCYCINT_Pos   0U"
ACTLR: DISMCYCINT Position 
.PP
Definition at line \fB472\fP of file \fBcore_sc000\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB1387\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB749\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB1325\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB1882\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Msk   (0xFFFFUL /*<< \fBTPI_ACPR_SWOSCALER_Pos\fP*/)"
TPI ACPR: SWOSCALER Mask 
.PP
Definition at line \fB1787\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB1386\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB748\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB1324\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB1881\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_ACPR_SWOSCALER_Pos   0U"
TPI ACPR: SWOSCALER Position 
.PP
Definition at line \fB1786\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Msk   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
TPI FFCR: EnFmt Mask 
.PP
Definition at line \fB1414\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Msk   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
TPI FFCR: EnFmt Mask 
.PP
Definition at line \fB1909\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Msk   (0x3UL << /*\fBTPI_FFCR_EnFmt_Pos\fP*/)"
TPI FFCR: EnFmt Mask 
.PP
Definition at line \fB1814\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Pos   0U"
TPI FFCR: EnFmt Position 
.PP
Definition at line \fB1413\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Pos   0U"
TPI FFCR: EnFmt Position 
.PP
Definition at line \fB1908\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_FFCR_EnFmt_Pos   0U"
TPI FFCR: EnFmt Position 
.PP
Definition at line \fB1813\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB1422\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB784\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB1360\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB1917\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Msk   (0x1UL << \fBTPI_LSR_nTT_Pos\fP)"
TPI LSR: Not thirty-two bit\&. Mask 
.PP
Definition at line \fB1822\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB1421\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB783\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB1359\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB1916\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_nTT_Pos   1U"
TPI LSR: Not thirty-two bit\&. Position 
.PP
Definition at line \fB1821\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB1428\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB790\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB1366\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB1923\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Msk   (0x1UL /*<< \fBTPI_LSR_SLI_Pos\fP*/)"
TPI LSR: Software Lock implemented Mask 
.PP
Definition at line \fB1828\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB1427\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB789\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB1365\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB1922\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_SLI_Pos   0U"
TPI LSR: Software Lock implemented Position 
.PP
Definition at line \fB1827\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB1425\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB787\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB1363\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB1920\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Msk   (0x1UL << \fBTPI_LSR_SLK_Pos\fP)"
TPI LSR: Software Lock status Mask 
.PP
Definition at line \fB1825\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB1424\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB786\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB1362\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB1919\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_LSR_SLK_Pos   1U"
TPI LSR: Software Lock status Position 
.PP
Definition at line \fB1824\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB1418\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB780\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB1356\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB1913\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Msk   (0x1FUL /*<< \fBTPI_PSCR_PSCount_Pos\fP*/)"
TPI PSCR: TPSCount Mask 
.PP
Definition at line \fB1818\fP of file \fBcore_cm85\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB1417\fP of file \fBcore_armv81mml\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB779\fP of file \fBcore_armv8mbl\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB1355\fP of file \fBcore_armv8mml\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB1912\fP of file \fBcore_cm55\&.h\fP\&.
.SS "#define TPI_PSCR_PSCount_Pos   0U"
TPI PSCR: PSCount Position 
.PP
Definition at line \fB1817\fP of file \fBcore_cm85\&.h\fP\&.
.SH "Author"
.PP 
Generated automatically by Doxygen for Joystick Driver from the source code\&.
