Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 20:50:45 2019
| Host         : LAPTOP-MNQMD5TA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 104 register/latch pins with no clock driven by root clock pin: clk_30/clk_new_reg/Q (HIGH)

 There are 14597 register/latch pins with no clock driven by root clock pin: my_clk/clk_new_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31063 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.594    -2500.997                    607                 1681        0.058        0.000                      0                 1681        3.000        0.000                       0                   684  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                -6.145      -70.592                     12                  748        0.102        0.000                      0                  748        3.000        0.000                       0                   507  
  clk_out1_clk_wiz_0       -8.594      -89.422                     14                  352        0.122        0.000                      0                  352        4.130        0.000                       0                   174  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -7.102    -2329.479                    581                  581        0.058        0.000                      0                  581  
sys_clk_pin         clk_out1_clk_wiz_0       -8.567      -98.381                     12                   12        0.425        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -6.145ns,  Total Violation      -70.592ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.145ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.159ns  (logic 8.347ns (51.657%)  route 7.812ns (48.343%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.101 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          1.181     8.281    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.301     8.582 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.523     9.106    sound_converter/percentage[7]_i_130_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.656    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.813 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.590    10.403    sound_converter/CO[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.191 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.795    11.986    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.578 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.528    13.106    sound_converter_n_55
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.313    13.419 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.563    13.982    sound_converter/lopt
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.367 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.367    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.481    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.604    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.826 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.339    15.165    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.464 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.361    15.825    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.949 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.544    16.493    sound_converter/percentage[7]_i_92_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.019 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.019    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.353 r  sound_converter/percentage_reg[7]_i_15/O[1]
                         net (fo=3, routed)           0.473    17.826    sound_converter/percentage_reg[7]_i_15_n_6
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.303    18.129 r  sound_converter/percentage[7]_i_35/O
                         net (fo=1, routed)           0.000    18.129    sound_converter/percentage[7]_i_35_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.661 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.661    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.883 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.674    19.557    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.299    19.856 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    19.856    sound_converter/percentage[7]_i_19_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.347 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.568    20.915    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X61Y22         LUT5 (Prop_lut5_I3_O)        0.329    21.244 r  sound_converter/percentage[0]_i_1/O
                         net (fo=1, routed)           0.000    21.244    sound_converter/percentage[0]_i_1_n_0
    SLICE_X61Y22         FDRE                                         r  sound_converter/percentage_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.504    14.845    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  sound_converter/percentage_reg[0]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)        0.029    15.099    sound_converter/percentage_reg[0]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                         -21.244    
  -------------------------------------------------------------------
                         slack                                 -6.145    

Slack (VIOLATED) :        -6.050ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.109ns  (logic 8.347ns (51.815%)  route 7.762ns (48.185%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.101 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          1.181     8.281    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.301     8.582 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.523     9.106    sound_converter/percentage[7]_i_130_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.656    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.813 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.590    10.403    sound_converter/CO[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.191 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.795    11.986    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.578 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.528    13.106    sound_converter_n_55
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.313    13.419 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.563    13.982    sound_converter/lopt
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.367 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.367    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.481    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.604    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.826 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.339    15.165    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.464 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.361    15.825    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.949 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.544    16.493    sound_converter/percentage[7]_i_92_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.019 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.019    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.353 r  sound_converter/percentage_reg[7]_i_15/O[1]
                         net (fo=3, routed)           0.473    17.826    sound_converter/percentage_reg[7]_i_15_n_6
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.303    18.129 r  sound_converter/percentage[7]_i_35/O
                         net (fo=1, routed)           0.000    18.129    sound_converter/percentage[7]_i_35_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.661 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.661    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.883 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.674    19.557    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.299    19.856 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    19.856    sound_converter/percentage[7]_i_19_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.347 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.518    20.865    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y25         LUT5 (Prop_lut5_I3_O)        0.329    21.194 r  sound_converter/percentage[1]_i_1/O
                         net (fo=1, routed)           0.000    21.194    sound_converter/percentage[1]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  sound_converter/percentage_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  sound_converter/percentage_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.077    15.144    sound_converter/percentage_reg[1]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -21.194    
  -------------------------------------------------------------------
                         slack                                 -6.050    

Slack (VIOLATED) :        -6.043ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.106ns  (logic 8.347ns (51.825%)  route 7.759ns (48.175%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.101 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          1.181     8.281    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.301     8.582 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.523     9.106    sound_converter/percentage[7]_i_130_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.656    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.813 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.590    10.403    sound_converter/CO[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.191 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.795    11.986    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.578 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.528    13.106    sound_converter_n_55
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.313    13.419 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.563    13.982    sound_converter/lopt
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.367 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.367    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.481    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.604    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.826 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.339    15.165    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.464 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.361    15.825    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.949 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.544    16.493    sound_converter/percentage[7]_i_92_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.019 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.019    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.353 r  sound_converter/percentage_reg[7]_i_15/O[1]
                         net (fo=3, routed)           0.473    17.826    sound_converter/percentage_reg[7]_i_15_n_6
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.303    18.129 r  sound_converter/percentage[7]_i_35/O
                         net (fo=1, routed)           0.000    18.129    sound_converter/percentage[7]_i_35_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.661 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.661    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.883 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.674    19.557    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.299    19.856 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    19.856    sound_converter/percentage[7]_i_19_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.347 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.515    20.862    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y25         LUT5 (Prop_lut5_I3_O)        0.329    21.191 r  sound_converter/percentage[2]_i_1/O
                         net (fo=1, routed)           0.000    21.191    sound_converter/percentage[2]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  sound_converter/percentage_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  sound_converter/percentage_reg[2]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.081    15.148    sound_converter/percentage_reg[2]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -21.191    
  -------------------------------------------------------------------
                         slack                                 -6.043    

Slack (VIOLATED) :        -6.017ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.077ns  (logic 8.347ns (51.917%)  route 7.730ns (48.083%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.101 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          1.181     8.281    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.301     8.582 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.523     9.106    sound_converter/percentage[7]_i_130_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.656    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.813 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.590    10.403    sound_converter/CO[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.191 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.795    11.986    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.578 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.528    13.106    sound_converter_n_55
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.313    13.419 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.563    13.982    sound_converter/lopt
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.367 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.367    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.481    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.604    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.826 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.339    15.165    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.464 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.361    15.825    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.949 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.544    16.493    sound_converter/percentage[7]_i_92_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.019 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.019    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.353 r  sound_converter/percentage_reg[7]_i_15/O[1]
                         net (fo=3, routed)           0.473    17.826    sound_converter/percentage_reg[7]_i_15_n_6
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.303    18.129 r  sound_converter/percentage[7]_i_35/O
                         net (fo=1, routed)           0.000    18.129    sound_converter/percentage[7]_i_35_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.661 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.661    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.883 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.674    19.557    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.299    19.856 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    19.856    sound_converter/percentage[7]_i_19_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.347 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.487    20.834    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y25         LUT5 (Prop_lut5_I3_O)        0.329    21.163 r  sound_converter/percentage[4]_i_1/O
                         net (fo=1, routed)           0.000    21.163    sound_converter/percentage[4]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  sound_converter/percentage_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  sound_converter/percentage_reg[4]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.079    15.146    sound_converter/percentage_reg[4]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -21.163    
  -------------------------------------------------------------------
                         slack                                 -6.017    

Slack (VIOLATED) :        -6.013ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.073ns  (logic 8.347ns (51.930%)  route 7.726ns (48.070%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.101 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          1.181     8.281    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.301     8.582 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.523     9.106    sound_converter/percentage[7]_i_130_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.656    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.813 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.590    10.403    sound_converter/CO[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.191 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.795    11.986    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.578 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.528    13.106    sound_converter_n_55
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.313    13.419 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.563    13.982    sound_converter/lopt
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.367 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.367    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.481    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.604    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.826 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.339    15.165    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.464 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.361    15.825    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.949 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.544    16.493    sound_converter/percentage[7]_i_92_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.019 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.019    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.353 r  sound_converter/percentage_reg[7]_i_15/O[1]
                         net (fo=3, routed)           0.473    17.826    sound_converter/percentage_reg[7]_i_15_n_6
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.303    18.129 r  sound_converter/percentage[7]_i_35/O
                         net (fo=1, routed)           0.000    18.129    sound_converter/percentage[7]_i_35_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.661 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.661    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.883 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.674    19.557    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.299    19.856 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    19.856    sound_converter/percentage[7]_i_19_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.347 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.483    20.830    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y25         LUT5 (Prop_lut5_I3_O)        0.329    21.159 r  sound_converter/percentage[3]_i_1/O
                         net (fo=1, routed)           0.000    21.159    sound_converter/percentage[3]_i_1_n_0
    SLICE_X60Y25         FDRE                                         r  sound_converter/percentage_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.501    14.842    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  sound_converter/percentage_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.079    15.146    sound_converter/percentage_reg[3]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -21.159    
  -------------------------------------------------------------------
                         slack                                 -6.013    

Slack (VIOLATED) :        -5.899ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.960ns  (logic 8.347ns (52.299%)  route 7.613ns (47.701%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.101 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          1.181     8.281    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.301     8.582 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.523     9.106    sound_converter/percentage[7]_i_130_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.656    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.813 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.590    10.403    sound_converter/CO[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.191 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.795    11.986    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.578 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.528    13.106    sound_converter_n_55
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.313    13.419 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.563    13.982    sound_converter/lopt
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.367 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.367    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.481    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.604    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.826 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.339    15.165    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.464 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.361    15.825    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.949 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.544    16.493    sound_converter/percentage[7]_i_92_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.019 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.019    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.353 r  sound_converter/percentage_reg[7]_i_15/O[1]
                         net (fo=3, routed)           0.473    17.826    sound_converter/percentage_reg[7]_i_15_n_6
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.303    18.129 r  sound_converter/percentage[7]_i_35/O
                         net (fo=1, routed)           0.000    18.129    sound_converter/percentage[7]_i_35_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.661 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.661    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.883 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.674    19.557    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.299    19.856 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    19.856    sound_converter/percentage[7]_i_19_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.347 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.369    20.716    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.329    21.045 r  sound_converter/percentage[5]_i_1/O
                         net (fo=1, routed)           0.000    21.045    sound_converter/percentage[5]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  sound_converter/percentage_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.503    14.844    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  sound_converter/percentage_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.077    15.146    sound_converter/percentage_reg[5]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                 -5.899    

Slack (VIOLATED) :        -5.893ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 8.347ns (52.313%)  route 7.609ns (47.687%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.101 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          1.181     8.281    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.301     8.582 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.523     9.106    sound_converter/percentage[7]_i_130_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.656    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.813 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.590    10.403    sound_converter/CO[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.191 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.795    11.986    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.578 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.528    13.106    sound_converter_n_55
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.313    13.419 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.563    13.982    sound_converter/lopt
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.367 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.367    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.481    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.604    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.826 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.339    15.165    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.464 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.361    15.825    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.949 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.544    16.493    sound_converter/percentage[7]_i_92_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.019 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.019    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.353 r  sound_converter/percentage_reg[7]_i_15/O[1]
                         net (fo=3, routed)           0.473    17.826    sound_converter/percentage_reg[7]_i_15_n_6
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.303    18.129 r  sound_converter/percentage[7]_i_35/O
                         net (fo=1, routed)           0.000    18.129    sound_converter/percentage[7]_i_35_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.661 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.661    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.883 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.674    19.557    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.299    19.856 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    19.856    sound_converter/percentage[7]_i_19_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.347 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.365    20.712    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.329    21.041 r  sound_converter/percentage[7]_i_1/O
                         net (fo=1, routed)           0.000    21.041    sound_converter/percentage[7]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  sound_converter/percentage_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.503    14.844    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  sound_converter/percentage_reg[7]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.079    15.148    sound_converter/percentage_reg[7]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -21.041    
  -------------------------------------------------------------------
                         slack                                 -5.893    

Slack (VIOLATED) :        -5.892ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/percentage_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.957ns  (logic 8.347ns (52.309%)  route 7.610ns (47.691%))
  Logic Levels:           22  (CARRY4=15 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.101 r  sound_converter/maxLedNum_reg[3]_i_20/O[2]
                         net (fo=67, routed)          1.181     8.281    sound_converter/maxLedNum_reg[3]_1[6]
    SLICE_X59Y15         LUT3 (Prop_lut3_I0_O)        0.301     8.582 r  sound_converter/percentage[7]_i_130/O
                         net (fo=2, routed)           0.523     9.106    sound_converter/percentage[7]_i_130_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     9.656 r  sound_converter/percentage_reg[7]_i_184/CO[3]
                         net (fo=1, routed)           0.000     9.656    sound_converter/percentage_reg[7]_i_184_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.813 r  sound_converter/percentage_reg[7]_i_125/CO[1]
                         net (fo=41, routed)          0.590    10.403    sound_converter/CO[0]
    SLICE_X59Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    11.191 r  sound_converter/percentage_reg[7]_i_124/CO[3]
                         net (fo=6, routed)           0.795    11.986    sound_converter/percentage_reg[7]_i_124_n_0
    SLICE_X61Y21         CARRY4 (Prop_carry4_CYINIT_CO[2])
                                                      0.592    12.578 f  sound_converter/percentage_reg[7]_i_135/CO[2]
                         net (fo=5, routed)           0.528    13.106    sound_converter_n_55
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.313    13.419 r  percentage[7]_i_74/O
                         net (fo=18, routed)          0.563    13.982    sound_converter/lopt
    SLICE_X62Y22         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    14.367 r  sound_converter/percentage_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    14.367    sound_converter/percentage_reg[7]_i_25_n_0
    SLICE_X62Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.481 r  sound_converter/percentage_reg[7]_i_262/CO[3]
                         net (fo=1, routed)           0.000    14.481    sound_converter/percentage_reg[7]_i_262_n_0
    SLICE_X62Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.595 r  sound_converter/percentage_reg[7]_i_210/CO[3]
                         net (fo=1, routed)           0.009    14.604    sound_converter/percentage_reg[7]_i_210_n_0
    SLICE_X62Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.826 r  sound_converter/percentage_reg[7]_i_150/O[0]
                         net (fo=4, routed)           0.339    15.165    sound_converter/percentage_reg[7]_i_150_n_7
    SLICE_X65Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.464 r  sound_converter/percentage[7]_i_152/O
                         net (fo=2, routed)           0.361    15.825    sound_converter/percentage[7]_i_152_n_0
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.124    15.949 r  sound_converter/percentage[7]_i_92/O
                         net (fo=1, routed)           0.544    16.493    sound_converter/percentage[7]_i_92_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    17.019 r  sound_converter/percentage_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000    17.019    sound_converter/percentage_reg[7]_i_36_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.353 r  sound_converter/percentage_reg[7]_i_15/O[1]
                         net (fo=3, routed)           0.473    17.826    sound_converter/percentage_reg[7]_i_15_n_6
    SLICE_X59Y26         LUT2 (Prop_lut2_I0_O)        0.303    18.129 r  sound_converter/percentage[7]_i_35/O
                         net (fo=1, routed)           0.000    18.129    sound_converter/percentage[7]_i_35_n_0
    SLICE_X59Y26         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.661 r  sound_converter/percentage_reg[7]_i_14/CO[3]
                         net (fo=1, routed)           0.000    18.661    sound_converter/percentage_reg[7]_i_14_n_0
    SLICE_X59Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.883 r  sound_converter/percentage_reg[7]_i_3/O[0]
                         net (fo=9, routed)           0.674    19.557    sound_converter/percentage_reg[7]_i_3_n_7
    SLICE_X58Y26         LUT3 (Prop_lut3_I2_O)        0.299    19.856 r  sound_converter/percentage[7]_i_19/O
                         net (fo=1, routed)           0.000    19.856    sound_converter/percentage[7]_i_19_n_0
    SLICE_X58Y26         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.347 r  sound_converter/percentage_reg[7]_i_4/CO[1]
                         net (fo=8, routed)           0.366    20.713    sound_converter/percentage_reg[7]_i_4_n_2
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.329    21.042 r  sound_converter/percentage[6]_i_1/O
                         net (fo=1, routed)           0.000    21.042    sound_converter/percentage[6]_i_1_n_0
    SLICE_X60Y26         FDRE                                         r  sound_converter/percentage_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.503    14.844    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  sound_converter/percentage_reg[6]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.081    15.150    sound_converter/percentage_reg[6]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                 -5.892    

Slack (VIOLATED) :        -5.666ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.680ns  (logic 7.454ns (47.537%)  route 8.226ns (52.463%))
  Logic Levels:           22  (CARRY4=15 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.979    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.302 f  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          0.804     8.105    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.306     8.411 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.491     8.903    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.288 r  sound_converter/maxLedNum_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000     9.288    sound_converter/maxLedNum_reg[3]_i_154_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.402    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.516    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.744 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.691    10.435    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    11.204 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.806    12.009    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.607 r  sound_converter/maxLedNum_reg[3]_i_101/O[1]
                         net (fo=3, routed)           0.827    13.434    sound_converter/maxLedNum_reg[3]_i_101_n_6
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.303    13.737 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.737    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.113 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.113    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.352 r  sound_converter/maxLedNum_reg[3]_i_89/O[2]
                         net (fo=11, routed)          1.294    15.646    sound_converter_n_126
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.975 r  maxLedNum[3]_i_172/O
                         net (fo=2, routed)           0.473    16.448    maxLedNum[3]_i_172_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.326    16.774 r  maxLedNum[3]_i_123/O
                         net (fo=2, routed)           0.542    17.316    maxLedNum[3]_i_123_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.440 r  maxLedNum[3]_i_127/O
                         net (fo=1, routed)           0.000    17.440    sound_converter/maxVol_reg[11]_22[2]
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.820 r  sound_converter/maxLedNum_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.820    sound_converter/maxLedNum_reg[3]_i_80_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.059 r  sound_converter/maxLedNum_reg[3]_i_36/O[2]
                         net (fo=3, routed)           0.739    18.799    sound_converter/maxLedNum_reg[3]_i_36_n_5
    SLICE_X55Y25         LUT3 (Prop_lut3_I0_O)        0.301    19.100 r  sound_converter/maxLedNum[3]_i_60/O
                         net (fo=1, routed)           0.000    19.100    sound_converter/maxLedNum[3]_i_60_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.632 r  sound_converter/maxLedNum_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.632    sound_converter/maxLedNum_reg[3]_i_22_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.896    20.642    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    20.766 r  sound_converter/maxLedNum[3]_i_1/O
                         net (fo=1, routed)           0.000    20.766    sound_converter/maxLedNum[3]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  sound_converter/maxLedNum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.441    14.782    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  sound_converter/maxLedNum_reg[3]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.079    15.100    sound_converter/maxLedNum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -20.766    
  -------------------------------------------------------------------
                         slack                                 -5.666    

Slack (VIOLATED) :        -5.662ns  (required time - arrival time)
  Source:                 sound_converter/maxVol_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/maxLedNum_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.674ns  (logic 7.454ns (47.555%)  route 8.220ns (52.445%))
  Logic Levels:           22  (CARRY4=15 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.564     5.085    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  sound_converter/maxVol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y15         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  sound_converter/maxVol_reg[0]/Q
                         net (fo=64, routed)          0.663     6.267    sound_converter/Q[0]
    SLICE_X52Y15         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.862 r  sound_converter/maxLedNum_reg[3]_i_51/CO[3]
                         net (fo=1, routed)           0.000     6.862    sound_converter/maxLedNum_reg[3]_i_51_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  sound_converter/maxLedNum_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000     6.979    sound_converter/maxLedNum_reg[3]_i_20_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.302 f  sound_converter/maxLedNum_reg[3]_i_4/O[1]
                         net (fo=73, routed)          0.804     8.105    sound_converter/maxLedNum_reg[3]_1[9]
    SLICE_X52Y13         LUT3 (Prop_lut3_I2_O)        0.306     8.411 r  sound_converter/maxLedNum[3]_i_192/O
                         net (fo=1, routed)           0.491     8.903    sound_converter/maxLedNum[3]_i_192_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     9.288 r  sound_converter/maxLedNum_reg[3]_i_154/CO[3]
                         net (fo=1, routed)           0.000     9.288    sound_converter/maxLedNum_reg[3]_i_154_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.402 r  sound_converter/maxLedNum_reg[3]_i_113/CO[3]
                         net (fo=1, routed)           0.000     9.402    sound_converter/maxLedNum_reg[3]_i_113_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.516 r  sound_converter/maxLedNum_reg[3]_i_76/CO[3]
                         net (fo=1, routed)           0.000     9.516    sound_converter/maxLedNum_reg[3]_i_76_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.744 r  sound_converter/maxLedNum_reg[3]_i_35/CO[2]
                         net (fo=22, routed)          0.691    10.435    sound_converter/maxLedNum_reg[3]_i_35_n_1
    SLICE_X53Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    11.204 r  sound_converter/maxLedNum_reg[3]_i_32/CO[3]
                         net (fo=10, routed)          0.806    12.009    sound_converter/maxLedNum_reg[3]_i_32_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    12.607 r  sound_converter/maxLedNum_reg[3]_i_101/O[1]
                         net (fo=3, routed)           0.827    13.434    sound_converter/maxLedNum_reg[3]_i_101_n_6
    SLICE_X54Y21         LUT4 (Prop_lut4_I1_O)        0.303    13.737 r  sound_converter/maxLedNum[3]_i_178/O
                         net (fo=1, routed)           0.000    13.737    sound_converter/maxLedNum[3]_i_178_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.113 r  sound_converter/maxLedNum_reg[3]_i_132/CO[3]
                         net (fo=1, routed)           0.000    14.113    sound_converter/maxLedNum_reg[3]_i_132_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.352 r  sound_converter/maxLedNum_reg[3]_i_89/O[2]
                         net (fo=11, routed)          1.294    15.646    sound_converter_n_126
    SLICE_X61Y23         LUT3 (Prop_lut3_I0_O)        0.329    15.975 r  maxLedNum[3]_i_172/O
                         net (fo=2, routed)           0.473    16.448    maxLedNum[3]_i_172_n_0
    SLICE_X61Y23         LUT5 (Prop_lut5_I4_O)        0.326    16.774 r  maxLedNum[3]_i_123/O
                         net (fo=2, routed)           0.542    17.316    maxLedNum[3]_i_123_n_0
    SLICE_X56Y23         LUT6 (Prop_lut6_I0_O)        0.124    17.440 r  maxLedNum[3]_i_127/O
                         net (fo=1, routed)           0.000    17.440    sound_converter/maxVol_reg[11]_22[2]
    SLICE_X56Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    17.820 r  sound_converter/maxLedNum_reg[3]_i_80/CO[3]
                         net (fo=1, routed)           0.000    17.820    sound_converter/maxLedNum_reg[3]_i_80_n_0
    SLICE_X56Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.059 r  sound_converter/maxLedNum_reg[3]_i_36/O[2]
                         net (fo=3, routed)           0.739    18.799    sound_converter/maxLedNum_reg[3]_i_36_n_5
    SLICE_X55Y25         LUT3 (Prop_lut3_I0_O)        0.301    19.100 r  sound_converter/maxLedNum[3]_i_60/O
                         net (fo=1, routed)           0.000    19.100    sound_converter/maxLedNum[3]_i_60_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.632 r  sound_converter/maxLedNum_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.632    sound_converter/maxLedNum_reg[3]_i_22_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.746 r  sound_converter/maxLedNum_reg[3]_i_5/CO[3]
                         net (fo=4, routed)           0.890    20.636    sound_converter/maxLedNum_reg[3]_i_5_n_0
    SLICE_X52Y20         LUT5 (Prop_lut5_I3_O)        0.124    20.760 r  sound_converter/maxLedNum[0]_i_1/O
                         net (fo=1, routed)           0.000    20.760    sound_converter/maxLedNum[0]_i_1_n_0
    SLICE_X52Y20         FDRE                                         r  sound_converter/maxLedNum_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.441    14.782    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X52Y20         FDRE                                         r  sound_converter/maxLedNum_reg[0]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X52Y20         FDRE (Setup_fdre_C_D)        0.077    15.098    sound_converter/maxLedNum_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -20.760    
  -------------------------------------------------------------------
                         slack                                 -5.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk_30/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.927%)  route 0.119ns (25.073%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_30/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[15]/Q
                         net (fo=3, routed)           0.118     1.706    clk_30/count_reg[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clk_30/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    clk_30/count_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  clk_30/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    clk_30/count_reg[16]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  clk_30/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.830     1.958    clk_30/CLOCK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_30/count_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_30/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 clk_30/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_30/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.698%)  route 0.119ns (23.302%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.564     1.447    clk_30/CLOCK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk_30/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk_30/count_reg[15]/Q
                         net (fo=3, routed)           0.118     1.706    clk_30/count_reg[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clk_30/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    clk_30/count_reg[12]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.957 r  clk_30/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.957    clk_30/count_reg[16]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  clk_30/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.830     1.958    clk_30/CLOCK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk_30/count_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk_30/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.557     1.440    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mc/mc/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.076     1.658    mc/mc/Inst_Ps2Interface/ps2_data_clean
    SLICE_X28Y17         FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.825     1.952    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X28Y17         FDRE                                         r  mc/mc/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.512     1.440    
    SLICE_X28Y17         FDRE (Hold_fdre_C_D)         0.075     1.515    mc/mc/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/reset_timeout_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.958%)  route 0.317ns (63.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.557     1.440    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X33Y17         FDRE                                         r  mc/mc/FSM_onehot_state_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mc/mc/FSM_onehot_state_reg[34]/Q
                         net (fo=6, routed)           0.317     1.898    mc/mc/Inst_Ps2Interface/out[34]
    SLICE_X36Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.943 r  mc/mc/Inst_Ps2Interface/reset_timeout_cnt_i_1/O
                         net (fo=1, routed)           0.000     1.943    mc/mc/Inst_Ps2Interface_n_3
    SLICE_X36Y16         FDRE                                         r  mc/mc/reset_timeout_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.825     1.952    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  mc/mc/reset_timeout_cnt_reg/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.092     1.795    mc/mc/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/delay_20us_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.562     1.445    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X31Y9          FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_20us_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y9          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  mc/mc/Inst_Ps2Interface/delay_20us_count_reg[0]/Q
                         net (fo=9, routed)           0.099     1.685    mc/mc/Inst_Ps2Interface/delay_20us_count_reg__0[0]
    SLICE_X30Y9          LUT6 (Prop_lut6_I2_O)        0.045     1.730 r  mc/mc/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.730    mc/mc/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X30Y9          FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.831     1.958    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X30Y9          FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.500     1.458    
    SLICE_X30Y9          FDRE (Hold_fdre_C_D)         0.120     1.578    mc/mc/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/haswheel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.189ns (62.922%)  route 0.111ns (37.078%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.557     1.440    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  mc/mc/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mc/mc/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.111     1.693    mc/mc/Inst_Ps2Interface/out[0]
    SLICE_X34Y16         LUT5 (Prop_lut5_I1_O)        0.048     1.741 r  mc/mc/Inst_Ps2Interface/haswheel_i_1/O
                         net (fo=1, routed)           0.000     1.741    mc/mc/Inst_Ps2Interface_n_2
    SLICE_X34Y16         FDRE                                         r  mc/mc/haswheel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.824     1.951    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  mc/mc/haswheel_reg/C
                         clock pessimism             -0.498     1.453    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.131     1.584    mc/mc/haswheel_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.004%)  route 0.076ns (28.996%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.562     1.445    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  mc/mc/Inst_Ps2Interface/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y8          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  mc/mc/Inst_Ps2Interface/clk_count_reg[3]/Q
                         net (fo=5, routed)           0.076     1.662    mc/mc/Inst_Ps2Interface/clk_count_reg[3]
    SLICE_X29Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.707 r  mc/mc/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.707    mc/mc/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X29Y8          FDRE                                         r  mc/mc/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.832     1.959    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  mc/mc/Inst_Ps2Interface/clk_count_reg[2]/C
                         clock pessimism             -0.501     1.458    
    SLICE_X29Y8          FDRE (Hold_fdre_C_D)         0.091     1.549    mc/mc/Inst_Ps2Interface/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mc/mc/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/reset_periodic_check_cnt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.843%)  route 0.333ns (64.157%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.557     1.440    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X35Y16         FDRE                                         r  mc/mc/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  mc/mc/FSM_onehot_state_reg[0]/Q
                         net (fo=11, routed)          0.333     1.914    mc/mc/reset_periodic_check_cnt_0
    SLICE_X36Y16         LUT3 (Prop_lut3_I1_O)        0.045     1.959 r  mc/mc/reset_periodic_check_cnt_i_1/O
                         net (fo=1, routed)           0.000     1.959    mc/mc/reset_periodic_check_cnt_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  mc/mc/reset_periodic_check_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.825     1.952    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X36Y16         FDRE                                         r  mc/mc/reset_periodic_check_cnt_reg/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y16         FDRE (Hold_fdre_C_D)         0.092     1.795    mc/mc/reset_periodic_check_cnt_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sound_converter/curLedNum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sound_converter/curLedNum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.254%)  route 0.113ns (37.746%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.562     1.445    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  sound_converter/curLedNum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  sound_converter/curLedNum_reg[0]/Q
                         net (fo=17, routed)          0.113     1.699    sound_converter/curLedNum_reg__0[0]
    SLICE_X50Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.744 r  sound_converter/curLedNum[2]_i_1/O
                         net (fo=1, routed)           0.000     1.744    sound_converter/p_0_in__0[2]
    SLICE_X50Y15         FDRE                                         r  sound_converter/curLedNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.831     1.958    sound_converter/CLOCK_IBUF_BUFG
    SLICE_X50Y15         FDRE                                         r  sound_converter/curLedNum_reg[2]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X50Y15         FDRE (Hold_fdre_C_D)         0.120     1.578    sound_converter/curLedNum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 mc/mc/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mc/mc/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.723%)  route 0.120ns (39.277%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.560     1.443    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X31Y12         FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  mc/mc/Inst_Ps2Interface/delay_63clk_count_reg[5]/Q
                         net (fo=4, routed)           0.120     1.704    mc/mc/Inst_Ps2Interface/delay_63clk_count_reg__0[5]
    SLICE_X30Y13         LUT5 (Prop_lut5_I0_O)        0.045     1.749 r  mc/mc/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000     1.749    mc/mc/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X30Y13         FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.827     1.954    mc/mc/Inst_Ps2Interface/CLOCK_IBUF_BUFG
    SLICE_X30Y13         FDRE                                         r  mc/mc/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism             -0.497     1.457    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.121     1.578    mc/mc/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13     dbg/ahar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y2      dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     dbg/ahar11/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4      dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5      dbg/ahar13/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12     dbg/ahar14/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3      dbg/ahar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y9      dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y15     dbg/ahar4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y49     clk_30/clk_new_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y46     clk_30/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y48     clk_30/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y48     clk_30/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y49     clk_30/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y49     clk_30/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y49     clk_30/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y49     clk_30/count_reg[15]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y16     mc/mc/Inst_Ps2Interface/delay_100us_count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y13     mc/mc/Inst_Ps2Interface/delay_100us_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y13     mc/mc/Inst_Ps2Interface/delay_100us_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y13     mc/mc/Inst_Ps2Interface/delay_100us_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     mc/mc/Inst_Ps2Interface/delay_100us_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     mc/mc/Inst_Ps2Interface/delay_100us_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     mc/mc/Inst_Ps2Interface/delay_100us_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y14     mc/mc/Inst_Ps2Interface/delay_100us_count_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           14  Failing Endpoints,  Worst Slack       -8.594ns,  Total Violation      -89.422ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.594ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.769ns  (logic 10.508ns (59.137%)  route 7.261ns (40.863%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.565     5.086    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1157, routed)        1.012     6.554    wave_c/S[2]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.076 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    wave_c/VGA_Red_waveform12_inferred__0/i__carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    wave_c/VGA_Red_waveform12_inferred__0/i__carry__0_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.503 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__1/O[3]
                         net (fo=50, routed)          0.847     8.351    wave_c/VGA_Red_waveform12[31]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.569 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.571    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.089 r  wave_c/VGA_Red_waveform11__4/P[4]
                         net (fo=2, routed)           0.976    15.064    wave_c/VGA_Red_waveform11__4_n_101
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124    15.188 r  wave_c/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    15.188    wave_c/i__carry__0_i_3__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.721 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.721    wave_c/VGA_Red_waveform11_inferred__0/i__carry__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.044 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.809    16.853    wave_c/VGA_Red_waveform11_inferred__0/i__carry__1_n_6
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    17.159 r  wave_c/VGA_Red_waveform10_carry__5_i_3/O
                         net (fo=1, routed)           0.000    17.159    wave_c/VGA_Red_waveform10_carry__5_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.709 r  wave_c/VGA_Red_waveform10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.709    wave_c/VGA_Red_waveform10_carry__5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.043 f  wave_c/VGA_Red_waveform10_carry__6/O[1]
                         net (fo=9, routed)           0.967    19.010    wave_c/p_0_in[29]
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.303    19.313 r  wave_c/VGA_Red_waveform7_carry__2_i_2/O
                         net (fo=1, routed)           0.000    19.313    wave_c/VGA_Red_waveform7_carry__2_i_2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.711 r  wave_c/VGA_Red_waveform7_carry__2/CO[3]
                         net (fo=1, routed)           1.241    20.951    wave_c/VGA_Red_waveform7__0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.075 r  wave_c/VGA_RED[3]_i_51/O
                         net (fo=1, routed)           0.586    21.662    wave_c/VGA_RED[3]_i_51_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.786 f  wave_c/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.323    22.109    mode_s/h_cntr_reg_reg[1]_rep__9
    SLICE_X28Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.233 r  mode_s/VGA_RED[3]_i_6/O
                         net (fo=2, routed)           0.498    22.731    vga/VGA_CONTROL/waveform_reg[11]
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.124    22.855 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    22.855    vga/VGA_CONTROL_n_644
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.442    14.043    vga/CLK_VGA
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.031    14.261    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -22.855    
  -------------------------------------------------------------------
                         slack                                 -8.594    

Slack (VIOLATED) :        -8.574ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.757ns  (logic 10.508ns (59.178%)  route 7.249ns (40.822%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.565     5.086    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1157, routed)        1.012     6.554    wave_c/S[2]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.076 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    wave_c/VGA_Red_waveform12_inferred__0/i__carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    wave_c/VGA_Red_waveform12_inferred__0/i__carry__0_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.503 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__1/O[3]
                         net (fo=50, routed)          0.847     8.351    wave_c/VGA_Red_waveform12[31]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.569 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.571    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.089 r  wave_c/VGA_Red_waveform11__4/P[4]
                         net (fo=2, routed)           0.976    15.064    wave_c/VGA_Red_waveform11__4_n_101
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124    15.188 r  wave_c/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    15.188    wave_c/i__carry__0_i_3__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.721 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.721    wave_c/VGA_Red_waveform11_inferred__0/i__carry__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.044 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.809    16.853    wave_c/VGA_Red_waveform11_inferred__0/i__carry__1_n_6
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    17.159 r  wave_c/VGA_Red_waveform10_carry__5_i_3/O
                         net (fo=1, routed)           0.000    17.159    wave_c/VGA_Red_waveform10_carry__5_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.709 r  wave_c/VGA_Red_waveform10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.709    wave_c/VGA_Red_waveform10_carry__5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.043 f  wave_c/VGA_Red_waveform10_carry__6/O[1]
                         net (fo=9, routed)           0.967    19.010    wave_c/p_0_in[29]
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.303    19.313 r  wave_c/VGA_Red_waveform7_carry__2_i_2/O
                         net (fo=1, routed)           0.000    19.313    wave_c/VGA_Red_waveform7_carry__2_i_2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.711 r  wave_c/VGA_Red_waveform7_carry__2/CO[3]
                         net (fo=1, routed)           1.241    20.951    wave_c/VGA_Red_waveform7__0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.075 r  wave_c/VGA_RED[3]_i_51/O
                         net (fo=1, routed)           0.586    21.662    wave_c/VGA_RED[3]_i_51_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.786 f  wave_c/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.651    22.437    mode_s/h_cntr_reg_reg[1]_rep__9
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.124    22.561 r  mode_s/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.158    22.719    vga/VGA_CONTROL/waveform_reg[9]
    SLICE_X32Y31         LUT5 (Prop_lut5_I1_O)        0.124    22.843 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    22.843    vga/VGA_CONTROL_n_639
    SLICE_X32Y31         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.435    14.036    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.275    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.031    14.269    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.269    
                         arrival time                         -22.843    
  -------------------------------------------------------------------
                         slack                                 -8.574    

Slack (VIOLATED) :        -8.534ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.709ns  (logic 10.508ns (59.339%)  route 7.201ns (40.661%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.565     5.086    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1157, routed)        1.012     6.554    wave_c/S[2]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.076 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    wave_c/VGA_Red_waveform12_inferred__0/i__carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    wave_c/VGA_Red_waveform12_inferred__0/i__carry__0_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.503 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__1/O[3]
                         net (fo=50, routed)          0.847     8.351    wave_c/VGA_Red_waveform12[31]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.569 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.571    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.089 r  wave_c/VGA_Red_waveform11__4/P[4]
                         net (fo=2, routed)           0.976    15.064    wave_c/VGA_Red_waveform11__4_n_101
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124    15.188 r  wave_c/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    15.188    wave_c/i__carry__0_i_3__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.721 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.721    wave_c/VGA_Red_waveform11_inferred__0/i__carry__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.044 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.809    16.853    wave_c/VGA_Red_waveform11_inferred__0/i__carry__1_n_6
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    17.159 r  wave_c/VGA_Red_waveform10_carry__5_i_3/O
                         net (fo=1, routed)           0.000    17.159    wave_c/VGA_Red_waveform10_carry__5_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.709 r  wave_c/VGA_Red_waveform10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.709    wave_c/VGA_Red_waveform10_carry__5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.043 f  wave_c/VGA_Red_waveform10_carry__6/O[1]
                         net (fo=9, routed)           0.967    19.010    wave_c/p_0_in[29]
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.303    19.313 r  wave_c/VGA_Red_waveform7_carry__2_i_2/O
                         net (fo=1, routed)           0.000    19.313    wave_c/VGA_Red_waveform7_carry__2_i_2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.711 r  wave_c/VGA_Red_waveform7_carry__2/CO[3]
                         net (fo=1, routed)           1.241    20.951    wave_c/VGA_Red_waveform7__0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.075 r  wave_c/VGA_RED[3]_i_51/O
                         net (fo=1, routed)           0.586    21.662    wave_c/VGA_RED[3]_i_51_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.786 f  wave_c/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.320    22.106    mode_s/h_cntr_reg_reg[1]_rep__9
    SLICE_X28Y38         LUT5 (Prop_lut5_I1_O)        0.124    22.230 r  mode_s/VGA_RED[2]_i_3/O
                         net (fo=1, routed)           0.441    22.671    vga/VGA_CONTROL/waveMode_reg[1]
    SLICE_X28Y35         LUT3 (Prop_lut3_I1_O)        0.124    22.795 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    22.795    vga/VGA_CONTROL_n_640
    SLICE_X28Y35         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.442    14.043    vga/CLK_VGA
    SLICE_X28Y35         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.031    14.261    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                         -22.795    
  -------------------------------------------------------------------
                         slack                                 -8.534    

Slack (VIOLATED) :        -8.520ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.696ns  (logic 10.508ns (59.381%)  route 7.188ns (40.619%))
  Logic Levels:           17  (CARRY4=8 DSP48E1=2 LUT2=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.043 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.565     5.086    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1157, routed)        1.012     6.554    wave_c/S[2]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.076 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    wave_c/VGA_Red_waveform12_inferred__0/i__carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    wave_c/VGA_Red_waveform12_inferred__0/i__carry__0_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.503 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__1/O[3]
                         net (fo=50, routed)          0.847     8.351    wave_c/VGA_Red_waveform12[31]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.569 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.571    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    14.089 r  wave_c/VGA_Red_waveform11__4/P[4]
                         net (fo=2, routed)           0.976    15.064    wave_c/VGA_Red_waveform11__4_n_101
    SLICE_X10Y46         LUT2 (Prop_lut2_I0_O)        0.124    15.188 r  wave_c/i__carry__0_i_3__7/O
                         net (fo=1, routed)           0.000    15.188    wave_c/i__carry__0_i_3__7_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.721 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.721    wave_c/VGA_Red_waveform11_inferred__0/i__carry__0_n_0
    SLICE_X10Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.044 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.809    16.853    wave_c/VGA_Red_waveform11_inferred__0/i__carry__1_n_6
    SLICE_X11Y48         LUT2 (Prop_lut2_I0_O)        0.306    17.159 r  wave_c/VGA_Red_waveform10_carry__5_i_3/O
                         net (fo=1, routed)           0.000    17.159    wave_c/VGA_Red_waveform10_carry__5_i_3_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.709 r  wave_c/VGA_Red_waveform10_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.709    wave_c/VGA_Red_waveform10_carry__5_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.043 f  wave_c/VGA_Red_waveform10_carry__6/O[1]
                         net (fo=9, routed)           0.967    19.010    wave_c/p_0_in[29]
    SLICE_X15Y41         LUT2 (Prop_lut2_I1_O)        0.303    19.313 r  wave_c/VGA_Red_waveform7_carry__2_i_2/O
                         net (fo=1, routed)           0.000    19.313    wave_c/VGA_Red_waveform7_carry__2_i_2_n_0
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.711 r  wave_c/VGA_Red_waveform7_carry__2/CO[3]
                         net (fo=1, routed)           1.241    20.951    wave_c/VGA_Red_waveform7__0
    SLICE_X10Y39         LUT6 (Prop_lut6_I5_O)        0.124    21.075 r  wave_c/VGA_RED[3]_i_51/O
                         net (fo=1, routed)           0.586    21.662    wave_c/VGA_RED[3]_i_51_n_0
    SLICE_X29Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.786 f  wave_c/VGA_RED[3]_i_19/O
                         net (fo=3, routed)           0.323    22.109    mode_s/h_cntr_reg_reg[1]_rep__9
    SLICE_X28Y38         LUT6 (Prop_lut6_I3_O)        0.124    22.233 r  mode_s/VGA_RED[3]_i_6/O
                         net (fo=2, routed)           0.425    22.658    cs/waveform_reg[11]_0
    SLICE_X28Y36         LUT3 (Prop_lut3_I2_O)        0.124    22.782 r  cs/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000    22.782    vga/background_reg[2]_0
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.442    14.043    vga/CLK_VGA
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism              0.260    14.303    
                         clock uncertainty           -0.072    14.230    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.032    14.262    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                         -22.782    
  -------------------------------------------------------------------
                         slack                                 -8.520    

Slack (VIOLATED) :        -8.316ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.411ns  (logic 10.318ns (59.260%)  route 7.093ns (40.740%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558     5.079    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          0.647     6.243    wave_c/ADDR[2]
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.880 r  wave_c/VGA_Red_waveform12_carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    wave_c/VGA_Red_waveform12_carry_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  wave_c/VGA_Red_waveform12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    wave_c/VGA_Red_waveform12_carry__0_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.312 r  wave_c/VGA_Red_waveform12_carry__1/O[3]
                         net (fo=50, routed)          0.740     8.053    wave_c/VGA_Red_waveform12_carry__1_n_4
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.272 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.274    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.792 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.958    14.750    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.874 r  wave_c/VGA_Red_waveform11_carry_i_3/O
                         net (fo=1, routed)           0.000    14.874    wave_c/VGA_Red_waveform11_carry_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.424 r  wave_c/VGA_Red_waveform11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.424    wave_c/VGA_Red_waveform11_carry_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.758 r  wave_c/VGA_Red_waveform11_carry__0/O[1]
                         net (fo=1, routed)           0.835    16.593    wave_c/VGA_Red_waveform11_carry__0_n_6
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.303    16.896 r  wave_c/VGA_Red_waveform10_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.896    wave_c/VGA_Red_waveform10_carry__4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.446 r  wave_c/VGA_Red_waveform10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.446    wave_c/VGA_Red_waveform10_carry__4_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.780 f  wave_c/VGA_Red_waveform10_carry__5/O[1]
                         net (fo=9, routed)           1.011    18.791    wave_c/p_0_in[25]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.303    19.094 r  wave_c/VGA_BLUE[3]_i_25/O
                         net (fo=1, routed)           0.991    20.086    wave_c/VGA_BLUE[3]_i_25_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.124    20.210 f  wave_c/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.171    20.380    wave_c/VGA_BLUE[3]_i_14_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.504 r  wave_c/VGA_BLUE[3]_i_7/O
                         net (fo=4, routed)           1.247    21.751    mode_s/VGA_Green_circle[0]
    SLICE_X32Y30         LUT6 (Prop_lut6_I3_O)        0.124    21.875 r  mode_s/VGA_GREEN[3]_i_4/O
                         net (fo=1, routed)           0.491    22.366    vga/VGA_CONTROL/waveMode_reg[0]_3
    SLICE_X32Y30         LUT6 (Prop_lut6_I4_O)        0.124    22.490 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    22.490    vga/VGA_CONTROL_n_638
    SLICE_X32Y30         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.434    14.035    vga/CLK_VGA
    SLICE_X32Y30         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180    14.215    
                         clock uncertainty           -0.072    14.142    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.032    14.174    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.174    
                         arrival time                         -22.490    
  -------------------------------------------------------------------
                         slack                                 -8.316    

Slack (VIOLATED) :        -8.002ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.102ns  (logic 10.110ns (59.117%)  route 6.992ns (40.883%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.565     5.086    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1157, routed)        1.012     6.554    wave_c/S[2]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.076 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    wave_c/VGA_Red_waveform12_inferred__0/i__carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    wave_c/VGA_Red_waveform12_inferred__0/i__carry__0_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.503 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__1/O[3]
                         net (fo=50, routed)          0.847     8.351    wave_c/VGA_Red_waveform12[31]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.569 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.571    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.089 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.773    14.862    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.986 r  wave_c/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    14.986    wave_c/i__carry_i_3__8_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.519 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.519    wave_c/VGA_Red_waveform11_inferred__0/i__carry_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.842 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.809    16.651    wave_c/VGA_Red_waveform11_inferred__0/i__carry__0_n_6
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306    16.957 r  wave_c/VGA_Red_waveform10_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.957    wave_c/VGA_Red_waveform10_carry__4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.507 r  wave_c/VGA_Red_waveform10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    wave_c/VGA_Red_waveform10_carry__4_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.841 f  wave_c/VGA_Red_waveform10_carry__5/O[1]
                         net (fo=9, routed)           1.011    18.852    wave_c/p_0_in[25]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.303    19.155 r  wave_c/VGA_BLUE[3]_i_25/O
                         net (fo=1, routed)           0.991    20.146    wave_c/VGA_BLUE[3]_i_25_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.124    20.270 f  wave_c/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.171    20.441    wave_c/VGA_BLUE[3]_i_14_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.565 r  wave_c/VGA_BLUE[3]_i_7/O
                         net (fo=4, routed)           0.426    20.992    wave_c/VGA_Green_circle[0]
    SLICE_X15Y37         LUT6 (Prop_lut6_I4_O)        0.124    21.116 r  wave_c/VGA_BLUE[1]_i_3/O
                         net (fo=1, routed)           0.949    22.064    vga/VGA_CONTROL/waveMode_reg[0]
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124    22.188 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    22.188    vga/VGA_CONTROL_n_635
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.439    14.040    vga/CLK_VGA
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.188    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031    14.186    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.186    
                         arrival time                         -22.188    
  -------------------------------------------------------------------
                         slack                                 -8.002    

Slack (VIOLATED) :        -7.994ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        17.095ns  (logic 10.110ns (59.139%)  route 6.985ns (40.861%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.565     5.086    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1157, routed)        1.012     6.554    wave_c/S[2]
    SLICE_X15Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.076 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.076    wave_c/VGA_Red_waveform12_inferred__0/i__carry_n_0
    SLICE_X15Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.190 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.190    wave_c/VGA_Red_waveform12_inferred__0/i__carry__0_n_0
    SLICE_X15Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.503 r  wave_c/VGA_Red_waveform12_inferred__0/i__carry__1/O[3]
                         net (fo=50, routed)          0.847     8.351    wave_c/VGA_Red_waveform12[31]
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    12.569 r  wave_c/VGA_Red_waveform11__3/PCOUT[47]
                         net (fo=1, routed)           0.002    12.571    wave_c/VGA_Red_waveform11__3_n_106
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    14.089 r  wave_c/VGA_Red_waveform11__4/P[0]
                         net (fo=2, routed)           0.773    14.862    wave_c/VGA_Red_waveform11__4_n_105
    SLICE_X10Y45         LUT2 (Prop_lut2_I0_O)        0.124    14.986 r  wave_c/i__carry_i_3__8/O
                         net (fo=1, routed)           0.000    14.986    wave_c/i__carry_i_3__8_n_0
    SLICE_X10Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.519 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.519    wave_c/VGA_Red_waveform11_inferred__0/i__carry_n_0
    SLICE_X10Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.842 r  wave_c/VGA_Red_waveform11_inferred__0/i__carry__0/O[1]
                         net (fo=2, routed)           0.809    16.651    wave_c/VGA_Red_waveform11_inferred__0/i__carry__0_n_6
    SLICE_X11Y47         LUT2 (Prop_lut2_I0_O)        0.306    16.957 r  wave_c/VGA_Red_waveform10_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.957    wave_c/VGA_Red_waveform10_carry__4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.507 r  wave_c/VGA_Red_waveform10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.507    wave_c/VGA_Red_waveform10_carry__4_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.841 f  wave_c/VGA_Red_waveform10_carry__5/O[1]
                         net (fo=9, routed)           1.011    18.852    wave_c/p_0_in[25]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.303    19.155 r  wave_c/VGA_BLUE[3]_i_25/O
                         net (fo=1, routed)           0.991    20.146    wave_c/VGA_BLUE[3]_i_25_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.124    20.270 f  wave_c/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.171    20.441    wave_c/VGA_BLUE[3]_i_14_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.565 r  wave_c/VGA_BLUE[3]_i_7/O
                         net (fo=4, routed)           0.306    20.871    wave_c/VGA_Green_circle[0]
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.124    20.995 r  wave_c/VGA_BLUE[2]_i_4/O
                         net (fo=1, routed)           1.062    22.058    vga/VGA_CONTROL/waveMode_reg[0]_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I3_O)        0.124    22.182 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    22.182    vga/VGA_CONTROL_n_636
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.439    14.040    vga/CLK_VGA
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.188    14.228    
                         clock uncertainty           -0.072    14.155    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.032    14.187    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.187    
                         arrival time                         -22.182    
  -------------------------------------------------------------------
                         slack                                 -7.994    

Slack (VIOLATED) :        -7.846ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.993ns  (logic 10.318ns (60.719%)  route 6.675ns (39.281%))
  Logic Levels:           16  (CARRY4=7 DSP48E1=2 LUT2=3 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558     5.079    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.597 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          0.647     6.243    wave_c/ADDR[2]
    SLICE_X10Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.880 r  wave_c/VGA_Red_waveform12_carry/CO[3]
                         net (fo=1, routed)           0.000     6.880    wave_c/VGA_Red_waveform12_carry_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.997 r  wave_c/VGA_Red_waveform12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.997    wave_c/VGA_Red_waveform12_carry__0_n_0
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.312 r  wave_c/VGA_Red_waveform12_carry__1/O[3]
                         net (fo=50, routed)          0.740     8.053    wave_c/VGA_Red_waveform12_carry__1_n_4
    DSP48_X0Y21          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.219    12.272 r  wave_c/VGA_Red_waveform11__0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.274    wave_c/VGA_Red_waveform11__0_n_106
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.792 r  wave_c/VGA_Red_waveform11__1/P[0]
                         net (fo=2, routed)           0.958    14.750    wave_c/VGA_Red_waveform11__1_n_105
    SLICE_X11Y51         LUT2 (Prop_lut2_I0_O)        0.124    14.874 r  wave_c/VGA_Red_waveform11_carry_i_3/O
                         net (fo=1, routed)           0.000    14.874    wave_c/VGA_Red_waveform11_carry_i_3_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.424 r  wave_c/VGA_Red_waveform11_carry/CO[3]
                         net (fo=1, routed)           0.000    15.424    wave_c/VGA_Red_waveform11_carry_n_0
    SLICE_X11Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.758 r  wave_c/VGA_Red_waveform11_carry__0/O[1]
                         net (fo=1, routed)           0.835    16.593    wave_c/VGA_Red_waveform11_carry__0_n_6
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.303    16.896 r  wave_c/VGA_Red_waveform10_carry__4_i_3/O
                         net (fo=1, routed)           0.000    16.896    wave_c/VGA_Red_waveform10_carry__4_i_3_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.446 r  wave_c/VGA_Red_waveform10_carry__4/CO[3]
                         net (fo=1, routed)           0.000    17.446    wave_c/VGA_Red_waveform10_carry__4_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.780 f  wave_c/VGA_Red_waveform10_carry__5/O[1]
                         net (fo=9, routed)           1.011    18.791    wave_c/p_0_in[25]
    SLICE_X15Y42         LUT2 (Prop_lut2_I1_O)        0.303    19.094 r  wave_c/VGA_BLUE[3]_i_25/O
                         net (fo=1, routed)           0.991    20.086    wave_c/VGA_BLUE[3]_i_25_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.124    20.210 f  wave_c/VGA_BLUE[3]_i_14/O
                         net (fo=1, routed)           0.171    20.380    wave_c/VGA_BLUE[3]_i_14_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I1_O)        0.124    20.504 r  wave_c/VGA_BLUE[3]_i_7/O
                         net (fo=4, routed)           0.749    21.254    wave_c/VGA_Green_circle[0]
    SLICE_X28Y36         LUT6 (Prop_lut6_I1_O)        0.124    21.378 r  wave_c/VGA_BLUE[3]_i_5/O
                         net (fo=1, routed)           0.570    21.948    vga/VGA_CONTROL/i_reg[3]
    SLICE_X30Y34         LUT6 (Prop_lut6_I4_O)        0.124    22.072 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    22.072    vga/VGA_CONTROL_n_637
    SLICE_X30Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.439    14.040    vga/CLK_VGA
    SLICE_X30Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180    14.220    
                         clock uncertainty           -0.072    14.147    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.079    14.226    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.226    
                         arrival time                         -22.072    
  -------------------------------------------------------------------
                         slack                                 -7.846    

Slack (VIOLATED) :        -5.756ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.940ns  (logic 3.164ns (21.179%)  route 11.776ns (78.821%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.565     5.086    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1157, routed)        3.511     9.053    wave_h/out[3]
    SLICE_X59Y96         MUXF8 (Prop_muxf8_S_O)       0.273     9.326 f  wave_h/VGA_RED_reg[3]_i_2780/O
                         net (fo=1, routed)           1.108    10.434    wave_h/VGA_RED_reg[3]_i_2780_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.316    10.750 f  wave_h/VGA_RED[3]_i_1370/O
                         net (fo=1, routed)           0.000    10.750    wave_h/VGA_RED[3]_i_1370_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 f  wave_h/VGA_RED_reg[3]_i_706/O
                         net (fo=1, routed)           0.000    10.962    wave_h/VGA_RED_reg[3]_i_706_n_0
    SLICE_X57Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    11.056 f  wave_h/VGA_RED_reg[3]_i_453/O
                         net (fo=1, routed)           1.147    12.204    wave_h/VGA_RED_reg[3]_i_453_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.316    12.520 f  wave_h/VGA_RED[3]_i_309/O
                         net (fo=1, routed)           1.014    13.534    wave_h/VGA_RED[3]_i_309_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.658 f  wave_h/VGA_RED[3]_i_206/O
                         net (fo=3, routed)           1.358    15.015    wave_h/memory[6]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.148    15.163 r  wave_h/VGA_RED[3]_i_151/O
                         net (fo=1, routed)           0.399    15.562    vga/VGA_CONTROL/memory_reg[1279][7]
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.328    15.890 r  vga/VGA_CONTROL/VGA_RED[3]_i_97/O
                         net (fo=1, routed)           0.000    15.890    vga/VGA_CONTROL/VGA_RED[3]_i_97_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.291 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           1.015    17.306    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.430 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=6, routed)           0.511    17.941    vga/VGA_CONTROL/VGA_RED_reg[2]_8
    SLICE_X28Y41         LUT2 (Prop_lut2_I0_O)        0.124    18.065 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_7/O
                         net (fo=2, routed)           0.709    18.774    mode_s/VGA_Green_hist[1]
    SLICE_X33Y37         LUT5 (Prop_lut5_I4_O)        0.124    18.898 r  mode_s/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           1.003    19.902    vga/VGA_CONTROL/waveform_reg[6]_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I2_O)        0.124    20.026 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    20.026    vga/VGA_CONTROL_n_642
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.435    14.036    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.275    14.311    
                         clock uncertainty           -0.072    14.238    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.032    14.270    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.270    
                         arrival time                         -20.026    
  -------------------------------------------------------------------
                         slack                                 -5.756    

Slack (VIOLATED) :        -5.736ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.973ns  (logic 3.367ns (22.487%)  route 11.606ns (77.513%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=1 LUT5=4 LUT6=3 MUXF7=1 MUXF8=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.040 - 9.259 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.565     5.086    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=1157, routed)        3.511     9.053    wave_h/out[3]
    SLICE_X59Y96         MUXF8 (Prop_muxf8_S_O)       0.273     9.326 f  wave_h/VGA_RED_reg[3]_i_2780/O
                         net (fo=1, routed)           1.108    10.434    wave_h/VGA_RED_reg[3]_i_2780_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.316    10.750 f  wave_h/VGA_RED[3]_i_1370/O
                         net (fo=1, routed)           0.000    10.750    wave_h/VGA_RED[3]_i_1370_n_0
    SLICE_X57Y93         MUXF7 (Prop_muxf7_I0_O)      0.212    10.962 f  wave_h/VGA_RED_reg[3]_i_706/O
                         net (fo=1, routed)           0.000    10.962    wave_h/VGA_RED_reg[3]_i_706_n_0
    SLICE_X57Y93         MUXF8 (Prop_muxf8_I1_O)      0.094    11.056 f  wave_h/VGA_RED_reg[3]_i_453/O
                         net (fo=1, routed)           1.147    12.204    wave_h/VGA_RED_reg[3]_i_453_n_0
    SLICE_X50Y74         LUT5 (Prop_lut5_I0_O)        0.316    12.520 f  wave_h/VGA_RED[3]_i_309/O
                         net (fo=1, routed)           1.014    13.534    wave_h/VGA_RED[3]_i_309_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I5_O)        0.124    13.658 f  wave_h/VGA_RED[3]_i_206/O
                         net (fo=3, routed)           1.358    15.015    wave_h/memory[6]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.148    15.163 r  wave_h/VGA_RED[3]_i_151/O
                         net (fo=1, routed)           0.399    15.562    vga/VGA_CONTROL/memory_reg[1279][7]
    SLICE_X37Y50         LUT5 (Prop_lut5_I3_O)        0.328    15.890 r  vga/VGA_CONTROL/VGA_RED[3]_i_97/O
                         net (fo=1, routed)           0.000    15.890    vga/VGA_CONTROL/VGA_RED[3]_i_97_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.291 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_46/CO[3]
                         net (fo=1, routed)           1.015    17.306    vga/VGA_CONTROL/wave_h/VGA_Red_waveform2
    SLICE_X28Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.430 r  vga/VGA_CONTROL/VGA_RED[3]_i_17/O
                         net (fo=6, routed)           0.741    18.171    vga/VGA_CONTROL/VGA_RED_reg[2]_8
    SLICE_X28Y38         LUT2 (Prop_lut2_I0_O)        0.119    18.290 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_5/O
                         net (fo=2, routed)           0.720    19.010    mode_s/VGA_Green_hist[0]
    SLICE_X31Y36         LUT5 (Prop_lut5_I4_O)        0.332    19.342 r  mode_s/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.593    19.935    vga/VGA_CONTROL/waveform_reg[5]_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I0_O)        0.124    20.059 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    20.059    vga/VGA_CONTROL_n_641
    SLICE_X30Y34         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLOCK (IN)
                         net (fo=0)                   0.000     9.259    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.439    14.040    vga/CLK_VGA
    SLICE_X30Y34         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.275    14.315    
                         clock uncertainty           -0.072    14.242    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.081    14.323    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.323    
                         arrival time                         -20.059    
  -------------------------------------------------------------------
                         slack                                 -5.736    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.553     1.436    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y27         FDRE                                         r  vga/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.056     1.633    vga/h_sync_reg
    SLICE_X31Y27         FDRE                                         r  vga/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.819     1.946    vga/CLK_VGA
    SLICE_X31Y27         FDRE                                         r  vga/VGA_HS_reg/C
                         clock pessimism             -0.510     1.436    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.075     1.511    vga/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.553     1.436    vga/VGA_CONTROL/CLK_VGA
    SLICE_X28Y27         FDRE                                         r  vga/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  vga/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.065     1.642    vga/v_sync_reg
    SLICE_X28Y27         FDRE                                         r  vga/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.820     1.947    vga/CLK_VGA
    SLICE_X28Y27         FDRE                                         r  vga/VGA_VS_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X28Y27         FDRE (Hold_fdre_C_D)         0.075     1.511    vga/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.275ns (43.025%)  route 0.364ns (56.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.561     1.444    vga/VGA_CONTROL/CLK_VGA
    SLICE_X34Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q
                         net (fo=94, routed)          0.364     1.972    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.083 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=4, routed)           0.000     2.083    vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X31Y46         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.832     1.959    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y46         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.102     1.817    vga/VGA_CONTROL/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.308ns (45.822%)  route 0.364ns (54.178%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.561     1.444    vga/VGA_CONTROL/CLK_VGA
    SLICE_X34Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q
                         net (fo=94, routed)          0.364     1.972    vga/VGA_CONTROL/h_cntr_reg_reg[7]_rep_2
    SLICE_X31Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.116 r  vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=2, routed)           0.000     2.116    vga/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X31Y46         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.832     1.959    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y46         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X31Y46         FDRE (Hold_fdre_C_D)         0.102     1.817    vga/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.275ns (40.668%)  route 0.401ns (59.332%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.561     1.444    vga/VGA_CONTROL/CLK_VGA
    SLICE_X34Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=122, routed)         0.401     2.009    vga/VGA_CONTROL/h_cntr_reg_reg[3]_0[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.120 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[2]
                         net (fo=42, routed)          0.000     2.120    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_5
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.832     1.959    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.102     1.817    vga/VGA_CONTROL/h_cntr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.308ns (43.428%)  route 0.401ns (56.572%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.561     1.444    vga/VGA_CONTROL/CLK_VGA
    SLICE_X34Y52         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__4/Q
                         net (fo=122, routed)         0.401     2.009    vga/VGA_CONTROL/h_cntr_reg_reg[3]_0[1]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.153 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.153    vga/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.832     1.959    vga/VGA_CONTROL/CLK_VGA
    SLICE_X31Y45         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X31Y45         FDRE (Hold_fdre_C_D)         0.105     1.820    vga/VGA_CONTROL/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.273ns (57.813%)  route 0.199ns (42.187%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=59, routed)          0.199     1.811    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[7]
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.920 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.920    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_4
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.834     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[7]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.279ns (58.283%)  route 0.200ns (41.717%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.612 f  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=98, routed)          0.200     1.812    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X8Y51          LUT1 (Prop_lut1_I0_O)        0.045     1.857 r  vga/VGA_CONTROL/v_cntr_reg[0]_i_4/O
                         net (fo=1, routed)           0.000     1.857    vga/VGA_CONTROL/v_cntr_reg[0]_i_4_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.927 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.927    vga/VGA_CONTROL/v_cntr_reg_reg[0]_i_2_n_7
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.834     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.275ns (56.547%)  route 0.211ns (43.453%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=69, routed)          0.211     1.824    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[5]
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     1.935 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.935    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_6
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.834     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[5]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.279ns (55.801%)  route 0.221ns (44.199%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.565     1.448    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y52          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/Q
                         net (fo=67, routed)          0.221     1.833    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[4]
    SLICE_X8Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.948 r  vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    vga/VGA_CONTROL/v_cntr_reg_reg[4]_i_1_n_7
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.834     1.962    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y52          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[4]/C
                         clock pessimism             -0.514     1.448    
    SLICE_X8Y52          FDRE (Hold_fdre_C_D)         0.134     1.582    vga/VGA_CONTROL/v_cntr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y2    vga/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X30Y34     vga/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y34     vga/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X39Y34     vga/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X30Y34     vga/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X31Y45     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X14Y44     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X15Y49     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y55     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y70     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__21/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y24     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X46Y70     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X51Y77     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__5/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y24     vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_9/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y39     vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__7_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y45     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y45     vga/VGA_CONTROL/h_cntr_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X34Y52     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__11/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y64     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__18/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y34     vga/VGA_BLUE_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y34     vga/VGA_BLUE_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X39Y34     vga/VGA_BLUE_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y34     vga/VGA_BLUE_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X14Y44     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y55     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y60     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y60     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__10/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X31Y38     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__14/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y33     vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep__15/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    vga/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :          581  Failing Endpoints,  Worst Slack       -7.102ns,  Total Violation    -2329.479ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.102ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar15/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        6.657ns  (logic 0.518ns (7.782%)  route 6.139ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 134.819 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          6.139   141.365    dbg/ahar15/c/U1/ADDR[4]
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/ahar15/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.478   134.819    dbg/ahar15/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y8          RAMB18E1                                     r  dbg/ahar15/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.999    
                         clock uncertainty           -0.170   134.829    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.263    dbg/ahar15/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.263    
                         arrival time                        -141.365    
  -------------------------------------------------------------------
                         slack                                 -7.102    

Slack (VIOLATED) :        -7.102ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        6.657ns  (logic 0.518ns (7.782%)  route 6.139ns (92.218%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 134.819 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          6.139   141.365    dbg/ahar3/c/U1/ADDR[4]
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/ahar3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.478   134.819    dbg/ahar3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y9          RAMB18E1                                     r  dbg/ahar3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.999    
                         clock uncertainty           -0.170   134.829    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.263    dbg/ahar3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.263    
                         arrival time                        -141.365    
  -------------------------------------------------------------------
                         slack                                 -7.102    

Slack (VIOLATED) :        -6.720ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar10/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        6.288ns  (logic 0.518ns (8.238%)  route 5.770ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 134.833 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          5.770   140.997    dbg/ahar10/c/U1/ADDR[4]
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/ahar10/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.492   134.833    dbg/ahar10/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y2          RAMB18E1                                     r  dbg/ahar10/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.013    
                         clock uncertainty           -0.170   134.843    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.277    dbg/ahar10/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.277    
                         arrival time                        -140.997    
  -------------------------------------------------------------------
                         slack                                 -6.720    

Slack (VIOLATED) :        -6.720ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        6.288ns  (logic 0.518ns (8.238%)  route 5.770ns (91.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 134.833 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          5.770   140.997    dbg/ahar2/c/U1/ADDR[4]
    RAMB18_X0Y3          RAMB18E1                                     r  dbg/ahar2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.492   134.833    dbg/ahar2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  dbg/ahar2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.013    
                         clock uncertainty           -0.170   134.843    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.277    dbg/ahar2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.277    
                         arrival time                        -140.997    
  -------------------------------------------------------------------
                         slack                                 -6.720    

Slack (VIOLATED) :        -6.697ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar12/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        6.261ns  (logic 0.518ns (8.273%)  route 5.743ns (91.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 134.829 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          5.743   140.969    dbg/ahar12/c/U1/ADDR[4]
    RAMB18_X0Y4          RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.488   134.829    dbg/ahar12/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y4          RAMB18E1                                     r  dbg/ahar12/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.009    
                         clock uncertainty           -0.170   134.839    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.273    dbg/ahar12/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.273    
                         arrival time                        -140.969    
  -------------------------------------------------------------------
                         slack                                 -6.697    

Slack (VIOLATED) :        -6.697ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar13/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        6.261ns  (logic 0.518ns (8.273%)  route 5.743ns (91.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 134.829 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          5.743   140.969    dbg/ahar13/c/U1/ADDR[4]
    RAMB18_X0Y5          RAMB18E1                                     r  dbg/ahar13/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.488   134.829    dbg/ahar13/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y5          RAMB18E1                                     r  dbg/ahar13/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.009    
                         clock uncertainty           -0.170   134.839    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.273    dbg/ahar13/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.273    
                         arrival time                        -140.969    
  -------------------------------------------------------------------
                         slack                                 -6.697    

Slack (VIOLATED) :        -6.289ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/bhar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.854ns  (logic 0.518ns (8.848%)  route 5.336ns (91.152%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 134.830 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          5.336   140.563    dbg/bhar1/c/U1/ADDR[4]
    RAMB18_X1Y4          RAMB18E1                                     r  dbg/bhar1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.489   134.830    dbg/bhar1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y4          RAMB18E1                                     r  dbg/bhar1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.010    
                         clock uncertainty           -0.170   134.840    
    RAMB18_X1Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.274    dbg/bhar1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.274    
                         arrival time                        -140.563    
  -------------------------------------------------------------------
                         slack                                 -6.289    

Slack (VIOLATED) :        -6.125ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.684ns  (logic 0.518ns (9.113%)  route 5.166ns (90.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 134.824 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          5.166   140.393    dbg/ahar7/c/U1/ADDR[4]
    RAMB18_X0Y7          RAMB18E1                                     r  dbg/ahar7/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.483   134.824    dbg/ahar7/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  dbg/ahar7/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.004    
                         clock uncertainty           -0.170   134.834    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.268    dbg/ahar7/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.268    
                         arrival time                        -140.393    
  -------------------------------------------------------------------
                         slack                                 -6.125    

Slack (VIOLATED) :        -6.125ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar9/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.684ns  (logic 0.518ns (9.113%)  route 5.166ns (90.887%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 134.824 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=97, routed)          5.166   140.393    dbg/ahar9/c/U1/ADDR[4]
    RAMB18_X0Y6          RAMB18E1                                     r  dbg/ahar9/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.483   134.824    dbg/ahar9/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y6          RAMB18E1                                     r  dbg/ahar9/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   135.004    
                         clock uncertainty           -0.170   134.834    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   134.268    dbg/ahar9/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.268    
                         arrival time                        -140.393    
  -------------------------------------------------------------------
                         slack                                 -6.125    

Slack (VIOLATED) :        -5.699ns  (required time - arrival time)
  Source:                 vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freqcs1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        5.043ns  (logic 0.664ns (13.166%)  route 4.379ns (86.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 134.813 - 130.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 134.708 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLOCK (IN)
                         net (fo=0)                   0.000   129.630    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.558   134.708    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y51          FDRE                                         r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518   135.227 r  vga/VGA_CONTROL/v_cntr_reg_reg[0]/Q
                         net (fo=98, routed)          2.032   137.258    vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0]
    SLICE_X50Y51         LUT4 (Prop_lut4_I2_O)        0.146   137.404 r  vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2/O
                         net (fo=9, routed)           2.348   139.752    dbg/freqcs1/c/U1/ADDR[6]
    RAMB18_X0Y26         RAMB18E1                                     r  dbg/freqcs1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   130.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.472   134.813    dbg/freqcs1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y26         RAMB18E1                                     r  dbg/freqcs1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180   134.993    
                         clock uncertainty           -0.170   134.823    
    RAMB18_X0Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.770   134.053    dbg/freqcs1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                        134.053    
                         arrival time                        -139.752    
  -------------------------------------------------------------------
                         slack                                 -5.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/ahar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.164ns (22.757%)  route 0.557ns (77.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.557     1.440    vga/VGA_CONTROL/CLK_VGA
    SLICE_X10Y29         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_6/Q
                         net (fo=1, routed)           0.557     2.161    dbg/ahar8/c/U1/VGA_Red_waveform11__4_0_repN_6_alias
    RAMB18_X0Y10         RAMB18E1                                     r  dbg/ahar8/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.866     1.994    dbg/ahar8/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y10         RAMB18E1                                     r  dbg/ahar8/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.750    
                         clock uncertainty            0.170     1.919    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.102    dbg/ahar8/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.164ns (22.574%)  route 0.562ns (77.426%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X12Y55         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_7/Q
                         net (fo=1, routed)           0.562     2.174    dbg/fill4/c/U1/VGA_Red_waveform11__4_0_repN_7_alias
    RAMB18_X0Y23         RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.875     2.003    dbg/fill4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y23         RAMB18E1                                     r  dbg/fill4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X0Y23         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.111    dbg/fill4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.111    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/block2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.148ns (21.853%)  route 0.529ns (78.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.562     1.445    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y60          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.593 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_5/Q
                         net (fo=2, routed)           0.529     2.122    dbg/block2/c/U1/VGA_GREEN_reg[0]_0_repN_5_alias
    RAMB18_X0Y24         RAMB18E1                                     r  dbg/block2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.871     1.999    dbg/block2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  dbg/block2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.170     1.924    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.130     2.054    dbg/block2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/block3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.148ns (21.720%)  route 0.533ns (78.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.562     1.445    vga/VGA_CONTROL/CLK_VGA
    SLICE_X8Y60          FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.593 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_5/Q
                         net (fo=2, routed)           0.533     2.127    dbg/block3/c/U1/VGA_GREEN_reg[0]_0_repN_5_alias
    RAMB18_X0Y22         RAMB18E1                                     r  dbg/block3/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.875     2.003    dbg/block3/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  dbg/block3/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.759    
                         clock uncertainty            0.170     1.928    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.130     2.058    dbg/block3/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.058    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/vol2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.164ns (22.258%)  route 0.573ns (77.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.556     1.439    vga/VGA_CONTROL/CLK_VGA
    SLICE_X52Y69         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_5/Q
                         net (fo=2, routed)           0.573     2.176    dbg/vol2/c/U1/h_cntr_reg_reg[3]_0[0]_repN_5_alias
    RAMB18_X2Y27         RAMB18E1                                     r  dbg/vol2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.868     1.996    dbg/vol2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y27         RAMB18E1                                     r  dbg/vol2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.752    
                         clock uncertainty            0.170     1.921    
    RAMB18_X2Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.104    dbg/vol2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.176    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/circ4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.159%)  route 0.595ns (80.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.562     1.445    vga/VGA_CONTROL/CLK_VGA
    SLICE_X48Y34         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__6_replica_5/Q
                         net (fo=1, routed)           0.595     2.181    dbg/circ4/c/U1/VGA_Red_waveform11__4_0_repN_5_alias
    RAMB18_X1Y13         RAMB18E1                                     r  dbg/circ4/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.871     1.999    dbg/circ4/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y13         RAMB18E1                                     r  dbg/circ4/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.170     1.924    
    RAMB18_X1Y13         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.107    dbg/circ4/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/freq2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.164ns (21.979%)  route 0.582ns (78.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.566     1.449    vga/VGA_CONTROL/CLK_VGA
    SLICE_X10Y44         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y44         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_7/Q
                         net (fo=23, routed)          0.582     2.195    dbg/freq2/c/U1/h_cntr_reg_reg[3]_0[0]_repN_7_alias
    RAMB18_X0Y18         RAMB18E1                                     r  dbg/freq2/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.879     2.007    dbg/freq2/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y18         RAMB18E1                                     r  dbg/freq2/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.763    
                         clock uncertainty            0.170     1.932    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.115    dbg/freq2/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normalc1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.740ns  (logic 0.164ns (22.153%)  route 0.576ns (77.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.556     1.439    vga/VGA_CONTROL/CLK_VGA
    SLICE_X52Y69         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y69         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  vga/VGA_CONTROL/h_cntr_reg_reg[1]_rep__9_replica_5/Q
                         net (fo=2, routed)           0.576     2.180    dbg/normalc1/c/U1/h_cntr_reg_reg[3]_0[0]_repN_5_alias
    RAMB18_X2Y28         RAMB18E1                                     r  dbg/normalc1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.862     1.990    dbg/normalc1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X2Y28         RAMB18E1                                     r  dbg/normalc1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.746    
                         clock uncertainty            0.170     1.915    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     2.098    dbg/normalc1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/normal1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.141ns (18.805%)  route 0.609ns (81.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.562     1.445    vga/VGA_CONTROL/CLK_VGA
    SLICE_X57Y63         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y63         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vga/VGA_CONTROL/h_cntr_reg_reg[2]_rep__14_replica_6/Q
                         net (fo=1, routed)           0.609     2.195    dbg/normal1/c/U1/VGA_GREEN_reg[0]_0_repN_6_alias
    RAMB18_X1Y25         RAMB18E1                                     r  dbg/normal1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.871     1.999    dbg/normal1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  dbg/normal1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.755    
                         clock uncertainty            0.170     1.924    
    RAMB18_X1Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183     2.107    dbg/normal1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dbg/meow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.141ns (18.718%)  route 0.612ns (81.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.564     1.447    vga/VGA_CONTROL/CLK_VGA
    SLICE_X51Y55         FDRE                                         r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y55         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  vga/VGA_CONTROL/h_cntr_reg_reg[0]_rep_replica_2/Q
                         net (fo=33, routed)          0.612     2.201    dbg/meow1/c/U1/VGA_Red_waveform11__2_repN_2_alias
    RAMB18_X0Y21         RAMB18E1                                     r  dbg/meow1/c/U1/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.876     2.004    dbg/meow1/c/U1/CLOCK_IBUF_BUFG
    RAMB18_X0Y21         RAMB18E1                                     r  dbg/meow1/c/U1/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.244     1.760    
                         clock uncertainty            0.170     1.929    
    RAMB18_X0Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     2.112    dbg/meow1/c/U1/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.088    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -8.567ns,  Total Violation      -98.381ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.425ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.567ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.687ns  (logic 3.385ns (38.966%)  route 5.302ns (61.034%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 125.154 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 r  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 r  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.531   132.742    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I3_O)        0.124   132.866 r  vga/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=2, routed)           0.771   133.637    vga/VGA_CONTROL/VGA_RED[2]_i_2_n_0
    SLICE_X28Y35         LUT3 (Prop_lut3_I0_O)        0.124   133.761 r  vga/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   133.761    vga/VGA_CONTROL_n_640
    SLICE_X28Y35         FDRE                                         r  vga/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.442   125.154    vga/CLK_VGA
    SLICE_X28Y35         FDRE                                         r  vga/VGA_RED_reg[2]/C
                         clock pessimism              0.180   125.334    
                         clock uncertainty           -0.170   125.164    
    SLICE_X28Y35         FDRE (Setup_fdre_C_D)        0.031   125.195    vga/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        125.195    
                         arrival time                        -133.761    
  -------------------------------------------------------------------
                         slack                                 -8.567    

Slack (VIOLATED) :        -8.527ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.642ns  (logic 3.385ns (39.169%)  route 5.257ns (60.830%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 125.147 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 f  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 f  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 f  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 f  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.537   132.748    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I3_O)        0.124   132.872 f  vga/VGA_CONTROL/VGA_GREEN[2]_i_3/O
                         net (fo=2, routed)           0.720   133.592    vga/VGA_CONTROL/VGA_GREEN[2]_i_3_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I3_O)        0.124   133.716 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   133.716    vga/VGA_CONTROL_n_642
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.435   125.147    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.327    
                         clock uncertainty           -0.170   125.157    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.032   125.189    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.189    
                         arrival time                        -133.716    
  -------------------------------------------------------------------
                         slack                                 -8.527    

Slack (VIOLATED) :        -8.465ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.583ns  (logic 3.385ns (39.441%)  route 5.198ns (60.559%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 125.151 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 r  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 r  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.333   132.545    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.124   132.669 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=2, routed)           0.864   133.533    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I0_O)        0.124   133.657 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   133.657    vga/VGA_CONTROL_n_635
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.439   125.151    vga/CLK_VGA
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.331    
                         clock uncertainty           -0.170   125.161    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.031   125.192    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.192    
                         arrival time                        -133.657    
  -------------------------------------------------------------------
                         slack                                 -8.465    

Slack (VIOLATED) :        -8.367ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.481ns  (logic 3.385ns (39.915%)  route 5.096ns (60.085%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 125.146 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 r  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 r  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.612   132.824    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.124   132.948 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=3, routed)           0.483   133.431    vga/VGA_CONTROL/VGA_GREEN[3]_i_5_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.124   133.555 r  vga/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   133.555    vga/VGA_CONTROL_n_638
    SLICE_X32Y30         FDRE                                         r  vga/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.434   125.146    vga/CLK_VGA
    SLICE_X32Y30         FDRE                                         r  vga/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.326    
                         clock uncertainty           -0.170   125.156    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)        0.032   125.188    vga/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -133.555    
  -------------------------------------------------------------------
                         slack                                 -8.367    

Slack (VIOLATED) :        -8.340ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.458ns  (logic 3.385ns (40.019%)  route 5.073ns (59.981%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 125.151 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 f  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 f  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 f  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 f  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 f  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.661   132.872    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124   132.996 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_6/O
                         net (fo=2, routed)           0.413   133.409    vga/VGA_CONTROL/VGA_BLUE[2]_i_6_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I5_O)        0.124   133.533 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000   133.533    vga/VGA_CONTROL_n_636
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.439   125.151    vga/CLK_VGA
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism              0.180   125.331    
                         clock uncertainty           -0.170   125.161    
    SLICE_X39Y34         FDRE (Setup_fdre_C_D)        0.032   125.193    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                        125.193    
                         arrival time                        -133.533    
  -------------------------------------------------------------------
                         slack                                 -8.340    

Slack (VIOLATED) :        -8.309ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.423ns  (logic 3.385ns (40.187%)  route 5.038ns (59.813%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 125.148 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 r  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 r  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.612   132.824    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X35Y32         LUT2 (Prop_lut2_I0_O)        0.124   132.948 f  vga/VGA_CONTROL/VGA_GREEN[3]_i_5/O
                         net (fo=3, routed)           0.426   133.373    vga/VGA_CONTROL/VGA_GREEN[3]_i_5_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I4_O)        0.124   133.497 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   133.497    vga/VGA_CONTROL_n_643
    SLICE_X35Y32         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.436   125.148    vga/CLK_VGA
    SLICE_X35Y32         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.328    
                         clock uncertainty           -0.170   125.158    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)        0.031   125.189    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.189    
                         arrival time                        -133.497    
  -------------------------------------------------------------------
                         slack                                 -8.309    

Slack (VIOLATED) :        -8.217ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.385ns  (logic 3.385ns (40.370%)  route 5.000ns (59.630%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 125.151 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 r  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 r  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.537   132.748    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X33Y36         LUT5 (Prop_lut5_I3_O)        0.124   132.872 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_3/O
                         net (fo=2, routed)           0.463   133.335    vga/VGA_CONTROL/VGA_GREEN[2]_i_3_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I2_O)        0.124   133.459 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   133.459    vga/VGA_CONTROL_n_641
    SLICE_X30Y34         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.439   125.151    vga/CLK_VGA
    SLICE_X30Y34         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.331    
                         clock uncertainty           -0.170   125.161    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.081   125.242    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.242    
                         arrival time                        -133.459    
  -------------------------------------------------------------------
                         slack                                 -8.217    

Slack (VIOLATED) :        -8.059ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.173ns  (logic 3.385ns (41.417%)  route 4.788ns (58.583%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 125.147 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 r  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 r  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.333   132.545    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.124   132.669 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=2, routed)           0.455   133.123    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.124   133.247 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   133.247    vga/VGA_CONTROL_n_639
    SLICE_X32Y31         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.435   125.147    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.327    
                         clock uncertainty           -0.170   125.157    
    SLICE_X32Y31         FDRE (Setup_fdre_C_D)        0.031   125.188    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.188    
                         arrival time                        -133.247    
  -------------------------------------------------------------------
                         slack                                 -8.059    

Slack (VIOLATED) :        -8.026ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.147ns  (logic 3.261ns (40.028%)  route 4.886ns (59.972%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 125.154 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 r  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 r  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.886   133.097    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X28Y36         LUT6 (Prop_lut6_I4_O)        0.124   133.221 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000   133.221    vga/VGA_CONTROL_n_644
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.442   125.154    vga/CLK_VGA
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism              0.180   125.334    
                         clock uncertainty           -0.170   125.164    
    SLICE_X28Y36         FDRE (Setup_fdre_C_D)        0.031   125.195    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                        125.195    
                         arrival time                        -133.221    
  -------------------------------------------------------------------
                         slack                                 -8.026    

Slack (VIOLATED) :        -7.939ns  (required time - arrival time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        8.105ns  (logic 3.261ns (40.235%)  route 4.844ns (59.765%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 125.151 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456   125.530 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.608   126.138    mc/mc/mouseXPos[1]
    SLICE_X31Y32         LUT1 (Prop_lut1_I0_O)        0.124   126.262 r  mc/mc/VGA_RED[3]_i_1176/O
                         net (fo=1, routed)           0.000   126.262    mc/mc/VGA_RED[3]_i_1176_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   126.812 r  mc/mc/VGA_RED_reg[3]_i_612/CO[3]
                         net (fo=1, routed)           0.000   126.812    mc/mc/VGA_RED_reg[3]_i_612_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   126.926 r  mc/mc/VGA_RED_reg[3]_i_397/CO[3]
                         net (fo=1, routed)           0.000   126.926    mc/mc/VGA_RED_reg[3]_i_397_n_0
    SLICE_X31Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   127.260 r  mc/mc/VGA_RED_reg[3]_i_249/O[1]
                         net (fo=2, routed)           0.826   128.086    vga/VGA_CONTROL/Condition_For_Mouse4[9]
    SLICE_X32Y33         LUT4 (Prop_lut4_I0_O)        0.303   128.389 r  vga/VGA_CONTROL/VGA_RED[3]_i_396/O
                         net (fo=1, routed)           0.000   128.389    vga/VGA_CONTROL/VGA_RED[3]_i_396_n_0
    SLICE_X32Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   128.921 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_248/CO[3]
                         net (fo=1, routed)           0.000   128.921    vga/VGA_CONTROL/VGA_RED_reg[3]_i_248_n_0
    SLICE_X32Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.035 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_167/CO[3]
                         net (fo=1, routed)           0.000   129.035    vga/VGA_CONTROL/VGA_RED_reg[3]_i_167_n_0
    SLICE_X32Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   129.149 r  vga/VGA_CONTROL/VGA_RED_reg[3]_i_122/CO[3]
                         net (fo=1, routed)           0.788   129.938    vga/VGA_CONTROL/dbg/Condition_For_Mouse3
    SLICE_X34Y32         LUT3 (Prop_lut3_I1_O)        0.124   130.062 r  vga/VGA_CONTROL/VGA_RED[3]_i_84/O
                         net (fo=2, routed)           0.418   130.480    mc/mc/v_cntr_reg_reg[11]
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124   130.604 r  mc/mc/VGA_RED[3]_i_44/O
                         net (fo=1, routed)           0.762   131.366    vga/VGA_CONTROL/ypos_reg[2]_1
    SLICE_X30Y34         LUT6 (Prop_lut6_I5_O)        0.124   131.490 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.597   132.087    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.124   132.211 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.844   133.055    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.124   133.179 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   133.179    vga/VGA_CONTROL_n_637
    SLICE_X30Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLOCK (IN)
                         net (fo=0)                   0.000   120.370    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         1.439   125.151    vga/CLK_VGA
    SLICE_X30Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.331    
                         clock uncertainty           -0.170   125.161    
    SLICE_X30Y34         FDRE (Setup_fdre_C_D)        0.079   125.240    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.240    
                         arrival time                        -133.179    
  -------------------------------------------------------------------
                         slack                                 -7.939    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.231ns (23.405%)  route 0.756ns (76.595%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/left_reg/Q
                         net (fo=6, routed)           0.525     2.104    vga/VGA_CONTROL/mouseLeft
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.149 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_2/O
                         net (fo=5, routed)           0.231     2.380    vga/VGA_CONTROL/VGA_BLUE[2]_i_2_n_0
    SLICE_X30Y34         LUT5 (Prop_lut5_I4_O)        0.045     2.425 r  vga/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.425    vga/VGA_CONTROL_n_641
    SLICE_X30Y34         FDRE                                         r  vga/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.826     1.953    vga/CLK_VGA
    SLICE_X30Y34         FDRE                                         r  vga/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.170     1.879    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.121     2.000    vga/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.040ns  (logic 0.231ns (22.205%)  route 0.809ns (77.795%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/left_reg/Q
                         net (fo=6, routed)           0.525     2.104    vga/VGA_CONTROL/mouseLeft
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.149 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_2/O
                         net (fo=5, routed)           0.284     2.433    vga/VGA_CONTROL/VGA_BLUE[2]_i_2_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.045     2.478 r  vga/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.478    vga/VGA_CONTROL_n_643
    SLICE_X35Y32         FDRE                                         r  vga/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X35Y32         FDRE                                         r  vga/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.186ns (16.173%)  route 0.964ns (83.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/left_reg/Q
                         net (fo=6, routed)           0.964     2.543    vga/VGA_CONTROL/mouseLeft
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.588 r  vga/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000     2.588    vga/VGA_CONTROL_n_658
    SLICE_X30Y34         FDRE                                         r  vga/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.826     1.953    vga/CLK_VGA
    SLICE_X30Y34         FDRE                                         r  vga/VGA_BLUE_reg[0]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.170     1.879    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.120     1.999    vga/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.231ns (20.584%)  route 0.891ns (79.416%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/left_reg/Q
                         net (fo=6, routed)           0.525     2.104    vga/VGA_CONTROL/mouseLeft
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.149 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_2/O
                         net (fo=5, routed)           0.366     2.515    vga/VGA_CONTROL/VGA_BLUE[2]_i_2_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.560 r  vga/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.560    vga/VGA_CONTROL_n_636
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.826     1.953    vga/CLK_VGA
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.170     1.879    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.092     1.971    vga/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.231ns (20.522%)  route 0.895ns (79.478%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/left_reg/Q
                         net (fo=6, routed)           0.525     2.104    vga/VGA_CONTROL/mouseLeft
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.149 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_2/O
                         net (fo=5, routed)           0.370     2.519    vga/VGA_CONTROL/VGA_BLUE[2]_i_2_n_0
    SLICE_X32Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.564 r  vga/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.564    vga/VGA_CONTROL_n_642
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 mc/mc/left_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.224ns  (logic 0.231ns (18.873%)  route 0.993ns (81.127%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y19         FDRE                                         r  mc/mc/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/left_reg/Q
                         net (fo=6, routed)           0.525     2.104    vga/VGA_CONTROL/mouseLeft
    SLICE_X30Y33         LUT3 (Prop_lut3_I1_O)        0.045     2.149 f  vga/VGA_CONTROL/VGA_BLUE[2]_i_2/O
                         net (fo=5, routed)           0.468     2.617    vga/VGA_CONTROL/VGA_BLUE[2]_i_2_n_0
    SLICE_X39Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.662 r  vga/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.662    vga/VGA_CONTROL_n_635
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.826     1.953    vga/CLK_VGA
    SLICE_X39Y34         FDRE                                         r  vga/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.170     1.879    
    SLICE_X39Y34         FDRE (Hold_fdre_C_D)         0.092     1.971    vga/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.662    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.321ns (22.049%)  route 1.135ns (77.951%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.386     1.965    mc/mc/mouseXPos[1]
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.010 r  mc/mc/VGA_RED[3]_i_40/O
                         net (fo=1, routed)           0.193     2.203    vga/VGA_CONTROL/xpos_reg[3]
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.248 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.222     2.470    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.515 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.334     2.849    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.894 r  vga/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.894    vga/VGA_CONTROL_n_637
    SLICE_X30Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.826     1.953    vga/CLK_VGA
    SLICE_X30Y34         FDRE                                         r  vga/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.709    
                         clock uncertainty            0.170     1.879    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.121     2.000    vga/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.000    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.441ns  (logic 0.321ns (22.269%)  route 1.120ns (77.731%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.386     1.965    mc/mc/mouseXPos[1]
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.010 r  mc/mc/VGA_RED[3]_i_40/O
                         net (fo=1, routed)           0.193     2.203    vga/VGA_CONTROL/xpos_reg[3]
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.248 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.222     2.470    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.515 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.319     2.835    cs/v_cntr_reg_reg[6]
    SLICE_X28Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.880 r  cs/VGA_RED[3]_i_2/O
                         net (fo=1, routed)           0.000     2.880    vga/background_reg[2]_0
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.828     1.955    vga/CLK_VGA
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.711    
                         clock uncertainty            0.170     1.881    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.092     1.973    vga/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.880    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.945ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.480ns  (logic 0.321ns (21.691%)  route 1.159ns (78.309%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.386     1.965    mc/mc/mouseXPos[1]
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.010 r  mc/mc/VGA_RED[3]_i_40/O
                         net (fo=1, routed)           0.193     2.203    vga/VGA_CONTROL/xpos_reg[3]
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.248 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.222     2.470    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.515 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.358     2.873    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X28Y36         LUT6 (Prop_lut6_I4_O)        0.045     2.918 r  vga/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.918    vga/VGA_CONTROL_n_644
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.828     1.955    vga/CLK_VGA
    SLICE_X28Y36         FDRE                                         r  vga/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.711    
                         clock uncertainty            0.170     1.881    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.092     1.973    vga/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.918    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.952ns  (arrival time - required time)
  Source:                 mc/mc/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.482ns  (logic 0.366ns (24.696%)  route 1.116ns (75.304%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    mc/mc/CLOCK_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  mc/mc/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  mc/mc/xpos_reg[1]/Q
                         net (fo=14, routed)          0.386     1.965    mc/mc/mouseXPos[1]
    SLICE_X28Y35         LUT5 (Prop_lut5_I3_O)        0.045     2.010 r  mc/mc/VGA_RED[3]_i_40/O
                         net (fo=1, routed)           0.193     2.203    vga/VGA_CONTROL/xpos_reg[3]
    SLICE_X30Y34         LUT6 (Prop_lut6_I1_O)        0.045     2.248 r  vga/VGA_CONTROL/VGA_RED[3]_i_16/O
                         net (fo=2, routed)           0.222     2.470    vga/VGA_CONTROL/VGA_RED[3]_i_16_n_0
    SLICE_X35Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.515 r  vga/VGA_CONTROL/VGA_RED[3]_i_5/O
                         net (fo=9, routed)           0.145     2.660    vga/VGA_CONTROL/VGA_BLUE_reg[0]_2
    SLICE_X35Y32         LUT4 (Prop_lut4_I3_O)        0.045     2.705 r  vga/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=2, routed)           0.170     2.875    vga/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X32Y31         LUT5 (Prop_lut5_I0_O)        0.045     2.920 r  vga/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.920    vga/VGA_CONTROL_n_639
    SLICE_X32Y31         FDRE                                         r  vga/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    vga/VGA_CLK_108M/CLOCK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  vga/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    vga/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  vga/VGA_CLK_108M/clkout1_buf/O
                         net (fo=172, routed)         0.823     1.950    vga/CLK_VGA
    SLICE_X32Y31         FDRE                                         r  vga/VGA_RED_reg[1]/C
                         clock pessimism             -0.244     1.706    
                         clock uncertainty            0.170     1.876    
    SLICE_X32Y31         FDRE (Hold_fdre_C_D)         0.092     1.968    vga/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.920    
  -------------------------------------------------------------------
                         slack                                  0.952    





