// Seed: 536226713
module module_0 (
    output uwire id_0,
    input uwire id_1,
    input wor id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input wand id_10,
    output supply1 id_11
);
  assign id_8 = id_7;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri1 id_4,
    output wire id_5,
    output tri0 id_6,
    output uwire id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_2,
      id_3,
      id_2,
      id_1,
      id_3,
      id_2,
      id_1,
      id_0
  );
  genvar id_10;
endmodule
