// Seed: 1556761506
module module_0 (
    output wand  id_0,
    output wand  id_1,
    output uwire id_2,
    output tri0  id_3,
    output wor   id_4
);
  id_6(
      .id_0(1 == 1), .id_1(id_0 != 1 - id_0)
  );
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    input  wor   id_2,
    input  tri0  id_3,
    output uwire id_4
);
  module_0(
      id_0, id_0, id_4, id_4, id_0
  );
  wor   id_6 = id_6 > "";
  uwire id_7 = 1;
endmodule
module module_0 (
    input wand id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri id_4,
    input tri module_2,
    output tri1 id_6,
    output wand id_7,
    input wand id_8,
    input supply0 id_9
    , id_55,
    output supply0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input wire id_13,
    input tri id_14,
    input tri0 id_15,
    output wand id_16,
    input wand id_17,
    output supply0 id_18,
    input wire id_19,
    output tri1 id_20,
    output wor id_21,
    output tri0 id_22,
    output wire id_23,
    input wire id_24,
    output supply0 id_25,
    output wand id_26,
    input tri1 id_27,
    input tri0 id_28,
    input uwire id_29,
    output wand id_30,
    input wand id_31,
    input wor id_32,
    input wire id_33,
    input wor id_34,
    input wor id_35,
    output tri0 id_36,
    output tri id_37,
    output tri id_38,
    input wor id_39,
    output supply0 id_40,
    output supply1 id_41,
    input tri id_42,
    output wand id_43,
    output tri1 id_44,
    input uwire id_45,
    input supply0 id_46,
    input tri0 id_47,
    output wor id_48,
    input tri1 id_49,
    input supply0 id_50,
    input wand id_51,
    input wor id_52,
    input supply1 id_53
);
  assign id_48 = id_50;
  module_0(
      id_43, id_18, id_25, id_44, id_43
  );
endmodule
