{"Source Block": ["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@98:125@HdlStmProcess", "    'hd: if (i_q_filtered_valid) count <= 'h00;\n    endcase\n  end\nend\n\nalways @(posedge clk) begin\n  case (count)\n  'h0: dma_wr_data <= phase;\n  'h1: dma_wr_data <= {8'h00,data[23:0]};\n  'h2: dma_wr_data <= data_filtered;\n  'h3: dma_wr_data <= i_q;\n  'h4: dma_wr_data <= i_q;\n  'h5: dma_wr_data <= i_q_filtered;\n  'h6: dma_wr_data <= i_q_filtered;\n  'h7: dma_wr_data <= phase;\n  'h8: dma_wr_data <= {8'h00,data[23:0]};\n  'h9: dma_wr_data <= data_filtered;\n  'ha: dma_wr_data <= i_q;\n  'hb: dma_wr_data <= i_q;\n  'hc: dma_wr_data <= i_q_filtered;\n  'hd: dma_wr_data <= i_q_filtered;\n  endcase\nend\n\nalways @(posedge clk) begin\n  if (processing_resetn == 1'b0 || channel_enable[count] == 1'b0) begin\n    dma_wr_en <= 1'b0;\n  end else begin\n"], "Clone Blocks": [["hdl/library/cn0363/cn0363_dma_sequencer/cn0363_dma_sequencer.v@117:148", "  'hc: dma_wr_data <= i_q_filtered;\n  'hd: dma_wr_data <= i_q_filtered;\n  endcase\nend\n\nalways @(posedge clk) begin\n  if (processing_resetn == 1'b0 || channel_enable[count] == 1'b0) begin\n    dma_wr_en <= 1'b0;\n  end else begin\n    case (count)\n    'h0: dma_wr_en <= phase_valid;\n    'h1: dma_wr_en <= data_valid;\n    'h2: dma_wr_en <= data_filtered_valid;\n    'h3: dma_wr_en <= i_q_valid;\n    'h4: dma_wr_en <= i_q_valid;\n    'h5: dma_wr_en <= i_q_filtered_valid;\n    'h6: dma_wr_en <= i_q_filtered_valid;\n    'h7: dma_wr_en <= phase_valid;\n    'h8: dma_wr_en <= data_valid;\n    'h9: dma_wr_en <= data_filtered_valid;\n    'ha: dma_wr_en <= i_q_valid;\n    'hb: dma_wr_en <= i_q_valid;\n    'hc: dma_wr_en <= i_q_filtered_valid;\n    'hd: dma_wr_en <= i_q_filtered_valid;\n    endcase\n  end\nend\n\nalways @(posedge clk) begin\n  if (count == 'h00) begin\n    dma_wr_sync <= 1'b1;\n  end else if (dma_wr_en == 1'b1) begin\n"]], "Diff Content": {"Delete": [[103, "always @(posedge clk) begin\n"], [104, "  case (count)\n"], [105, "  'h0: dma_wr_data <= phase;\n"], [106, "  'h1: dma_wr_data <= {8'h00,data[23:0]};\n"], [107, "  'h2: dma_wr_data <= data_filtered;\n"], [108, "  'h3: dma_wr_data <= i_q;\n"], [109, "  'h4: dma_wr_data <= i_q;\n"], [110, "  'h5: dma_wr_data <= i_q_filtered;\n"], [111, "  'h6: dma_wr_data <= i_q_filtered;\n"], [112, "  'h7: dma_wr_data <= phase;\n"], [113, "  'h8: dma_wr_data <= {8'h00,data[23:0]};\n"], [114, "  'h9: dma_wr_data <= data_filtered;\n"], [115, "  'ha: dma_wr_data <= i_q;\n"], [116, "  'hb: dma_wr_data <= i_q;\n"], [117, "  'hc: dma_wr_data <= i_q_filtered;\n"], [118, "  'hd: dma_wr_data <= i_q_filtered;\n"], [119, "  endcase\n"], [120, "end\n"]], "Add": []}}