// Seed: 2820270348
module module_0 (
    output tri0 id_0,
    input  tri0 module_0,
    input  tri0 id_2,
    input  wor  id_3,
    input  wand id_4,
    input  tri0 id_5,
    output wire id_6,
    input  wor  id_7,
    output wand id_8
);
  logic [7:0] id_10;
  assign id_10[1] = id_5;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  wire id_0
    , id_5,
    input  tri  id_1,
    output tri0 id_2,
    input  tri1 id_3
    , id_6
);
  assign id_5[1] = id_5;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_2,
      id_3,
      id_2
  );
endmodule
