{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701134029691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701134029692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 20:13:49 2023 " "Processing started: Mon Nov 27 20:13:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701134029692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701134029692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sseg_neg -c sseg_neg " "Command: quartus_map --read_settings_files=on --write_settings_files=off sseg_neg -c sseg_neg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701134029692 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701134029959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg_neg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg_neg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg_neg-Behavior " "Found design unit 1: sseg_neg-Behavior" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701134030279 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg_neg " "Found entity 1: sseg_neg" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701134030279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701134030279 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sseg_neg " "Elaborating entity \"sseg_neg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701134030302 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "neg sseg_neg.vhd(15) " "VHDL Process Statement warning at sseg_neg.vhd(15): signal \"neg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1701134030303 "|sseg_neg"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "signleds\[7\] GND " "Pin \"signleds\[7\]\" is stuck at GND" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701134030505 "|sseg_neg|signleds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signleds\[6\] GND " "Pin \"signleds\[6\]\" is stuck at GND" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701134030505 "|sseg_neg|signleds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signleds\[5\] GND " "Pin \"signleds\[5\]\" is stuck at GND" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701134030505 "|sseg_neg|signleds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signleds\[4\] GND " "Pin \"signleds\[4\]\" is stuck at GND" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701134030505 "|sseg_neg|signleds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signleds\[3\] GND " "Pin \"signleds\[3\]\" is stuck at GND" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701134030505 "|sseg_neg|signleds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signleds\[2\] GND " "Pin \"signleds\[2\]\" is stuck at GND" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701134030505 "|sseg_neg|signleds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "signleds\[1\] GND " "Pin \"signleds\[1\]\" is stuck at GND" {  } { { "sseg_neg.vhd" "" { Text "C:/altera/13.0sp1/lab6/SSEG/sseg_neg.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1701134030505 "|sseg_neg|signleds[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1701134030505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701134030619 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701134030619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "35 " "Implemented 35 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701134030635 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701134030635 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701134030635 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701134030635 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4623 " "Peak virtual memory: 4623 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701134030646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 20:13:50 2023 " "Processing ended: Mon Nov 27 20:13:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701134030646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701134030646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701134030646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701134030646 ""}
