Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov 23 17:08:21 2018
| Host         : YC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab9_3_1_control_sets_placed.rpt
| Design       : lab9_3_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      6 |            3 |
|      8 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |              40 |            5 |
| No           | Yes                   | No                     |              50 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              20 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+---------------+----------------------------------------------------------------+------------------+----------------+
|          Clock Signal         | Enable Signal |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+-------------------------------+---------------+----------------------------------------------------------------+------------------+----------------+
|  nolabel_line29/inst/clk_out1 |               |                                                                |                1 |              4 |
|  nolabel_line30/CLK           |               |                                                                |                3 |              6 |
|  nolabel_line30/CLK           | CE0           | CLOCK4/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              6 |
|  nolabel_line30/CLK           | CE00_out      | CLOCK3/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              6 |
|  nolabel_line30/CLK           |               | CLOCK1/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  nolabel_line30/CLK           | CE02_out      | CLOCK2/U0/i_synth/i_baseblox.i_baseblox_counter/clear_count__0 |                1 |              8 |
|  nolabel_line29/inst/clk_out1 |               | nolabel_line30/clear                                           |                5 |             40 |
|  nolabel_line29/inst/clk_out1 |               | nolabel_line36/cnt[0]_i_1_n_0                                  |                6 |             42 |
+-------------------------------+---------------+----------------------------------------------------------------+------------------+----------------+


