// Seed: 3312104341
module module_0 ();
  final begin
    wait (id_1);
  end
  assign id_2 = 1 ? 1 : 1;
  assign id_2 = 1'b0 == 1;
  assign id_2 = 1 - (id_2) ? "" == id_2 : id_2;
  wire id_3;
  wand id_4;
  always @(1'b0 or posedge 1) id_4 = id_2 + 1;
  final $display(id_3);
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri1 id_3;
  assign id_3 = id_2;
  assign id_3 = 1 == id_2;
  module_0();
endmodule
