#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep 13 22:47:22 2023
# Process ID: 13888
# Current directory: D:/SMD/FPGA/signed_multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17784 D:\SMD\FPGA\signed_multiplier\signed_multiplier.xpr
# Log file: D:/SMD/FPGA/signed_multiplier/vivado.log
# Journal file: D:/SMD/FPGA/signed_multiplier\vivado.jou
#-----------------------------------------------------------
start_guioopen_project D:/SMD/FPGA/signed_multiplier/signed_multiplier.xprSScanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VERILOG/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:01:49 ; elapsed = 00:01:36 . Memory (MB): peak = 922.512 ; gain = 261.926
update_compile_order -fileset sources_1
add_files -norecurse {D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/sign_multiplier.v] -no_script -reset -force -quiet
remove_files  D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/sign_multiplier.v
export_ip_user_files -of_objects  [get_files D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signed_multiplier.v] -no_script -reset -force -quiet
remove_files  D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signed_multiplier.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/sign_multiplier_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/sign_multiplier_tb.v
close [ open D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v w ]
add_files D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <signedmultiplier> not found while processing module instance <uut> [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 979.598 ; gain = 13.582
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <signedmultiplier> not found while processing module instance <uut> [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:8]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 979.598 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'result' on this module [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 979.598 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'a' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "signed_multiplier_tb_behav -key {Behavioral:sim_1:Functional:signed_multiplier_tb} -tclbatch {signed_multiplier_tb.tcl} -view {D:/SMD/FPGA/signed_multiplier/sign_multiplier_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config D:/SMD/FPGA/signed_multiplier/sign_multiplier_tb_behav.wcfg
WARNING: Simulation object /sign_multiplier_tb/A was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/B was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/PRODUCT was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/PARTIAL_PRODUCTS was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/SUM was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/SUM_1 was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/SUM_2 was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/SUM_3 was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/SUM_4 was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/SUM_5 was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/SUM_6 was not found in the design.
WARNING: Simulation object /sign_multiplier_tb/mult/SUM_7 was not found in the design.
source signed_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A = 11111110
B = 11111110
Product = xxxxxxxx00000100
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.895 ; gain = 44.297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signed_multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 1023.895 ; gain = 44.297
relaunch_sim
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1027.793 ; gain = 0.000
INFO: [Common 17-344] 'suspend_sim' was cancelled
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-344] 'relaunch_sim' was cancelled
export_ip_user_files -of_objects  [get_files D:/SMD/FPGA/signed_multiplier/sign_multiplier_tb_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/SMD/FPGA/signed_multiplier/sign_multiplier_tb_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'a' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "signed_multiplier_tb_behav -key {Behavioral:sim_1:Functional:signed_multiplier_tb} -tclbatch {signed_multiplier_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source signed_multiplier_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
A = 11111110
B = 11111110
Product = xxxxxxxx00000100
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
INFO: [USF-XSim-96] XSim completed. Design snapshot 'signed_multiplier_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1029.621 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/signed_multiplier_tb/uut/PRODUCT}} {{/signed_multiplier_tb/uut/PARTIAL_PRODUCTS}} {{/signed_multiplier_tb/uut/SUM}} {{/signed_multiplier_tb/uut/SUM_1}} {{/signed_multiplier_tb/uut/SUM_2}} {{/signed_multiplier_tb/uut/SUM_3}} {{/signed_multiplier_tb/uut/SUM_4}} {{/signed_multiplier_tb/uut/SUM_5}} {{/signed_multiplier_tb/uut/SUM_6}} {{/signed_multiplier_tb/uut/SUM_7}} {{/signed_multiplier_tb/uut/t}} {{/signed_multiplier_tb/uut/x}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'a' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v:43]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = xxxxxxxx00000100
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1032.891 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim/xsim.dir/signed_multiplier_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 13 23:40:37 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.742 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = 1111111000000100
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1036.742 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111110
B = 11111110
Product = 1111111000000100
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1038.512 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/signed_multiplier_tb/uut/y}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001011
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.500 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1040.500 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.500 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1040.500 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1040.500 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/signed_multiplier_tb/uut/PP}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1040.500 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.281 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1041.316 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1042.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.078 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1042.078 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1042.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1042.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1042.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1042.621 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1042.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1042.621 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1043.012 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1043.012 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.012 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1043.012 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1043.012 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1043.270 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110100001001
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1043.270 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110000001010
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110000001010
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110000001010
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 11111101
Product = 1111110000001010
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = 0000101111010101
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = 0000101111010101
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.164 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = 0000010111011100
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = 0000011111010110
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1061.164 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = 1111111111010110
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:33 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.164 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = 1111111111010110
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_xsim_kernel: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.164 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = 1111111111010110
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:39 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
WARNING: [VRFC 10-5021] port 'b' is not connected on this instance [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v:63]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.164 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = xxxxxxxxxxxxxxxx
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:29 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
WARNING: [VRFC 10-5021] port 'b' is not connected on this instance [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v:65]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1061.164 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
A = 11111101
B = 00001111
Product = xxxxxxxxxxxxxxxx
$finish called at time : 10 ns : File "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" Line 24
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 1061.164 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'signed_multiplier_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj signed_multiplier_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/fa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ha
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/ripple_carry16/ripple_carry16.srcs/sources_1/new/ripple.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sources_1/new/signedmultiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signedmultiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signed_multiplier_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1061.164 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SMD/FPGA/signed_multiplier/signed_multiplier.sim/sim_1/behav/xsim'
"xelab -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/VERILOG/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto bc773ef819014012936c37780c2155b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot signed_multiplier_tb_behav xil_defaultlib.signed_multiplier_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 17 for port 'PRODUCT' [D:/SMD/FPGA/signed_multiplier/signed_multiplier.srcs/sim_1/new/signed_multiplier_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.fa
Compiling module xil_defaultlib.ripple
Compiling module xil_defaultlib.signedmultiplier
Compiling module xil_defaultlib.signed_multiplier_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot signed_multiplier_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.164 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1061.164 ; gain = 0.000
