{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484704081517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484704081518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 17 20:48:01 2017 " "Processing started: Tue Jan 17 20:48:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484704081518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704081518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704081518 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704098991 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1484704099181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sdc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sdc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdc_controller " "Found entity 1: sdc_controller" {  } { { "ip/sd_cont/sdc_controller.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_fifo_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_fifo_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_filler " "Found entity 1: sd_fifo_filler" {  } { { "ip/sd_cont/sd_fifo_filler.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_fifo_filler.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_xfer_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_xfer_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_xfer_trig " "Found entity 1: sd_data_xfer_trig" {  } { { "ip/sd_cont/sd_data_xfer_trig.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_data_xfer_trig.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_serial_host " "Found entity 1: sd_data_serial_host" {  } { { "ip/sd_cont/sd_data_serial_host.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_data_serial_host.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_master " "Found entity 1: sd_data_master" {  } { { "ip/sd_cont/sd_data_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_data_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_crc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_crc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_16 " "Found entity 1: sd_crc_16" {  } { { "ip/sd_cont/sd_crc_16.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_crc_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_crc_7.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_crc_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_7 " "Found entity 1: sd_crc_7" {  } { { "ip/sd_cont/sd_crc_7.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_crc_7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_controller_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_controller_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_wb " "Found entity 1: sd_controller_wb" {  } { { "ip/sd_cont/sd_controller_wb.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_controller_wb.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cont " "Found entity 1: sd_cont" {  } { { "ip/sd_cont/sd_cont.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cmd_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cmd_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_serial_host " "Found entity 1: sd_cmd_serial_host" {  } { { "ip/sd_cont/sd_cmd_serial_host.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cmd_serial_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busy_check BUSY_CHECK sd_cmd_master.v(80) " "Verilog HDL Declaration information at sd_cmd_master.v(80): object \"busy_check\" differs only in case from object \"BUSY_CHECK\" in the same scope" {  } { { "ip/sd_cont/sd_cmd_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cmd_master.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cmd_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cmd_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_master " "Found entity 1: sd_cmd_master" {  } { { "ip/sd_cont/sd_cmd_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cmd_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clock_divider " "Found entity 1: sd_clock_divider" {  } { { "ip/sd_cont/sd_clock_divider.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_clock_divider.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/monostable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/monostable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable_domain_cross " "Found entity 1: monostable_domain_cross" {  } { { "ip/sd_cont/monostable_domain_cross.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/monostable_domain_cross.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/generic_fifo_dc_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/generic_fifo_dc_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_fifo_dc_gray " "Found entity 1: generic_fifo_dc_gray" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/generic_fifo_dc_gray.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122475 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do generic_dpram.v(123) " "Verilog HDL Declaration warning at generic_dpram.v(123): \"do\" is SystemVerilog-2005 keyword" {  } { { "ip/sd_cont/generic_dpram.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/generic_dpram.v" 123 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1484704122481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/generic_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/generic_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_dpram " "Found entity 1: generic_dpram" {  } { { "ip/sd_cont/generic_dpram.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/generic_dpram.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "ip/sd_cont/edge_detect.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/edge_detect.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/bistable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/bistable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 bistable_domain_cross " "Found entity 1: bistable_domain_cross" {  } { { "ip/sd_cont/bistable_domain_cross.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/bistable_domain_cross.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/ece423_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/ece423_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS " "Found entity 1: ECE423_QSYS" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_001 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter " "Found entity 1: ECE423_QSYS_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_timing_adapter_0 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_timing_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_irq_mapper " "Found entity 1: ECE423_QSYS_irq_mapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1 " "Found entity 1: ECE423_QSYS_mm_interconnect_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_014.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_014.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122758 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux_013.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_demux_013 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_demux_013" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux_013.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux_013.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122853 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122853 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122853 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122853 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122853 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122915 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_017_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_017_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122934 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_017 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_017" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122940 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122942 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_008 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_008" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_007_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_007_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122951 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_007 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_007" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122951 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122960 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_004 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_004" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122960 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122967 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122970 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_003 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122970 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122979 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_002 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122985 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122987 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_001 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704122993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122996 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704122996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704122996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_pll " "Found entity 1: ECE423_QSYS_video_pll" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_fifo.v 3 3 " "Found 3 design units, including 3 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_fifo_dual_clock_fifo " "Found entity 1: ECE423_QSYS_video_fifo_dual_clock_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123029 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_video_fifo_dcfifo_with_controls " "Found entity 2: ECE423_QSYS_video_fifo_dcfifo_with_controls" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123029 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_video_fifo " "Found entity 3: ECE423_QSYS_video_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_dma " "Found entity 1: ECE423_QSYS_video_dma" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "ECE423_QSYS/synthesis/submodules/read_burst_control.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "ECE423_QSYS/synthesis/submodules/csr_block.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "ECE423_QSYS/synthesis/submodules/response_block.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "ECE423_QSYS/synthesis/submodules/read_signal_breakout.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "ECE423_QSYS/synthesis/submodules/write_signal_breakout.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_video_sync_generator " "Found entity 1: altera_avalon_video_sync_generator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_timer_1 " "Found entity 1: ECE423_QSYS_timer_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_timer_0 " "Found entity 1: ECE423_QSYS_timer_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sysid " "Found entity 1: ECE423_QSYS_sysid" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer " "Found entity 1: ECE423_QSYS_sram_sharer" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123182 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer_arbiter " "Found entity 1: ECE423_QSYS_sram_sharer_arbiter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer_pin_sharer " "Found entity 1: ECE423_QSYS_sram_sharer_pin_sharer" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_bridge " "Found entity 1: ECE423_QSYS_sram_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram " "Found entity 1: ECE423_QSYS_sram" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cont " "Found entity 1: sd_cont" {  } { { "ECE423_QSYS/synthesis/submodules/sd_cont.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/pixel_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/pixel_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Conv " "Found entity 1: Pixel_Conv" {  } { { "ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2 " "Found entity 1: ECE423_QSYS_lpddr2" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0 " "Found entity 1: ECE423_QSYS_lpddr2_s0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123339 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123339 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_irq_mapper " "Found entity 1: ECE423_QSYS_lpddr2_s0_irq_mapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123455 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123461 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123464 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123464 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123474 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123480 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123483 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123493 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123501 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123504 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123504 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123511 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123515 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123568 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123577 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484704123584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123587 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_clock_pair_generator " "Found entity 1: ECE423_QSYS_lpddr2_p0_clock_pair_generator" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_memphy " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_memphy" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_ldc " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_ldc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_io_pads " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_io_pads" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_generic_ddio " "Found entity 1: ECE423_QSYS_lpddr2_p0_generic_ddio" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_reset " "Found entity 1: ECE423_QSYS_lpddr2_p0_reset" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_reset_sync " "Found entity 1: ECE423_QSYS_lpddr2_p0_reset_sync" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_phy_csr " "Found entity 1: ECE423_QSYS_lpddr2_p0_phy_csr" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_iss_probe " "Found entity 1: ECE423_QSYS_lpddr2_p0_iss_probe" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0 " "Found entity 1: ECE423_QSYS_lpddr2_p0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_altdqdqs " "Found entity 1: ECE423_QSYS_lpddr2_p0_altdqdqs" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_pll0 " "Found entity 1: ECE423_QSYS_lpddr2_pll0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_ledg " "Found entity 1: ECE423_QSYS_ledg" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_key " "Found entity 1: ECE423_QSYS_key" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: ECE423_QSYS_jtag_uart_sim_scfifo_w" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123963 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_jtag_uart_scfifo_w " "Found entity 2: ECE423_QSYS_jtag_uart_scfifo_w" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123963 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: ECE423_QSYS_jtag_uart_sim_scfifo_r" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123963 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE423_QSYS_jtag_uart_scfifo_r " "Found entity 4: ECE423_QSYS_jtag_uart_scfifo_r" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123963 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE423_QSYS_jtag_uart " "Found entity 5: ECE423_QSYS_jtag_uart" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_i2c_sda " "Found entity 1: ECE423_QSYS_i2c_sda" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_i2c_scl " "Found entity 1: ECE423_QSYS_i2c_scl" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu " "Found entity 1: ECE423_QSYS_cpu" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704123990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704123990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_ic_data_module " "Found entity 1: ECE423_QSYS_cpu_cpu_ic_data_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_cpu_cpu_ic_tag_module " "Found entity 2: ECE423_QSYS_cpu_cpu_ic_tag_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_cpu_cpu_bht_module " "Found entity 3: ECE423_QSYS_cpu_cpu_bht_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE423_QSYS_cpu_cpu_register_bank_a_module " "Found entity 4: ECE423_QSYS_cpu_cpu_register_bank_a_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE423_QSYS_cpu_cpu_register_bank_b_module " "Found entity 5: ECE423_QSYS_cpu_cpu_register_bank_b_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "6 ECE423_QSYS_cpu_cpu_dc_tag_module " "Found entity 6: ECE423_QSYS_cpu_cpu_dc_tag_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "7 ECE423_QSYS_cpu_cpu_dc_data_module " "Found entity 7: ECE423_QSYS_cpu_cpu_dc_data_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "8 ECE423_QSYS_cpu_cpu_dc_victim_module " "Found entity 8: ECE423_QSYS_cpu_cpu_dc_victim_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "9 ECE423_QSYS_cpu_cpu_nios2_oci_debug " "Found entity 9: ECE423_QSYS_cpu_cpu_nios2_oci_debug" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "10 ECE423_QSYS_cpu_cpu_nios2_oci_break " "Found entity 10: ECE423_QSYS_cpu_cpu_nios2_oci_break" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "11 ECE423_QSYS_cpu_cpu_nios2_oci_xbrk " "Found entity 11: ECE423_QSYS_cpu_cpu_nios2_oci_xbrk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "12 ECE423_QSYS_cpu_cpu_nios2_oci_dbrk " "Found entity 12: ECE423_QSYS_cpu_cpu_nios2_oci_dbrk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "13 ECE423_QSYS_cpu_cpu_nios2_oci_itrace " "Found entity 13: ECE423_QSYS_cpu_cpu_nios2_oci_itrace" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "14 ECE423_QSYS_cpu_cpu_nios2_oci_td_mode " "Found entity 14: ECE423_QSYS_cpu_cpu_nios2_oci_td_mode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "15 ECE423_QSYS_cpu_cpu_nios2_oci_dtrace " "Found entity 15: ECE423_QSYS_cpu_cpu_nios2_oci_dtrace" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "16 ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "17 ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "18 ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "19 ECE423_QSYS_cpu_cpu_nios2_oci_fifo " "Found entity 19: ECE423_QSYS_cpu_cpu_nios2_oci_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "20 ECE423_QSYS_cpu_cpu_nios2_oci_pib " "Found entity 20: ECE423_QSYS_cpu_cpu_nios2_oci_pib" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "21 ECE423_QSYS_cpu_cpu_nios2_oci_im " "Found entity 21: ECE423_QSYS_cpu_cpu_nios2_oci_im" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "22 ECE423_QSYS_cpu_cpu_nios2_performance_monitors " "Found entity 22: ECE423_QSYS_cpu_cpu_nios2_performance_monitors" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "23 ECE423_QSYS_cpu_cpu_nios2_avalon_reg " "Found entity 23: ECE423_QSYS_cpu_cpu_nios2_avalon_reg" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "24 ECE423_QSYS_cpu_cpu_ociram_sp_ram_module " "Found entity 24: ECE423_QSYS_cpu_cpu_ociram_sp_ram_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "25 ECE423_QSYS_cpu_cpu_nios2_ocimem " "Found entity 25: ECE423_QSYS_cpu_cpu_nios2_ocimem" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "26 ECE423_QSYS_cpu_cpu_nios2_oci " "Found entity 26: ECE423_QSYS_cpu_cpu_nios2_oci" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""} { "Info" "ISGN_ENTITY_NAME" "27 ECE423_QSYS_cpu_cpu " "Found entity 27: ECE423_QSYS_cpu_cpu" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704126856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_sysclk " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_sysclk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704126877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_tck " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_tck" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704126887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_wrapper " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704126900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_mult_cell " "Found entity 1: ECE423_QSYS_cpu_cpu_mult_cell" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704126911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_test_bench " "Found entity 1: ECE423_QSYS_cpu_cpu_test_bench" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484704126924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704126924 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\".\";  expecting \")\" ECE423_C5G.v(106) " "Verilog HDL syntax error at ECE423_C5G.v(106) near text: \".\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 106 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1484704126933 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ECE423_C5G ECE423_C5G.v(6) " "Ignored design unit \"ECE423_C5G\" at ECE423_C5G.v(6) due to previous errors" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1484704126934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_c5g.v 0 0 " "Found 0 design units, including 0 entities, in source file ece423_c5g.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704126935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.map.smsg " "Generated suppressed messages file C:/Users/ggowripa/Documents/PortableGit/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704127468 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "934 " "Peak virtual memory: 934 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484704130118 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 17 20:48:50 2017 " "Processing ended: Tue Jan 17 20:48:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484704130118 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484704130118 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484704130118 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704130118 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484704130902 ""}
