$date
	Sat Sep 16 22:24:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module q3_tb $end
$var wire 1 ! F2 $end
$var wire 1 " F1 $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " F1 $end
$var wire 1 ! F2 $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$var wire 1 ) t4 $end
$var wire 1 * t5 $end
$var wire 1 + t6 $end
$var wire 1 , t7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x,
x+
x*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0"
1+
0,
0!
0(
0)
0*
0&
0'
0%
0$
0#
#10
1"
1,
1)
1%
#15
1'
0%
1$
#20
0"
0,
0+
1!
1(
1%
#25
1"
1,
1+
0!
0(
0%
0$
1#
#30
0"
0,
0+
1!
1(
1%
#35
0(
1&
0%
1$
#40
1"
1(
1*
1%
#45
