SoC_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/SoC/ip/SoC_processing_system7_0_0/sim/SoC_processing_system7_0_0.v,incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ip/SoC_processing_system7_0_0"
SoC_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/SoC/ip/SoC_axi_gpio_0_0/sim/SoC_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ip/SoC_processing_system7_0_0"
SoC_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/SoC/ip/SoC_auto_pc_0/sim/SoC_auto_pc_0.v,incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ip/SoC_processing_system7_0_0"
SoC_rst_ps7_0_50M_0.vhd,vhdl,xil_defaultlib,../../../bd/SoC/ip/SoC_rst_ps7_0_50M_0/sim/SoC_rst_ps7_0_50M_0.vhd,incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ip/SoC_processing_system7_0_0"
SoC.v,verilog,xil_defaultlib,../../../bd/SoC/sim/SoC.v,incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="$ref_dir/../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/ec67/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ipshared/70cf/hdl"incdir="../../../../SoC_project_2.srcs/sources_1/bd/SoC/ip/SoC_processing_system7_0_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
