module cpu_ram (input logic [15:0] address, 
					 input Clk,
					 input WE,
					 input [7:0] data_in,
					 output [7:0] read_data
					 );

logic [7:0] mem[2047:0];
always @ (posedge Clk) 
begin
if (WE)
mem[address] <= data_in;
read_data <= mem[address];
end
endmodule 
