
*** Running vivado
    with args -log test_rgb_led_controller.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_rgb_led_controller.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source test_rgb_led_controller.tcl -notrace
Command: synth_design -top test_rgb_led_controller -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10880 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 351.512 ; gain = 99.227
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_rgb_led_controller' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/test_rgb_led_controller.vhd:19]
INFO: [Synth 8-638] synthesizing module 'debouncer' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/debouncer.vhd:15]
	Parameter NR_OF_CLKS bound to: 4095 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/debouncer.vhd:15]
INFO: [Synth 8-638] synthesizing module 'rgb_led_controller' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/rgb_led_controller.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'rgb_led_controller' (2#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/rgb_led_controller.vhd:16]
INFO: [Synth 8-638] synthesizing module 'pwm_module' [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/pwm_module.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'pwm_module' (3#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/pwm_module.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'test_rgb_led_controller' (4#1) [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/test_rgb_led_controller.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 403.938 ; gain = 151.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 403.938 ; gain = 151.652
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/test_rgb_led_controller.xdc]
Finished Parsing XDC File [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/test_rgb_led_controller.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/test_rgb_led_controller.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_rgb_led_controller_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_rgb_led_controller_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 755.426 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 755.426 ; gain = 503.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 755.426 ; gain = 503.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 755.426 ; gain = 503.141
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/debouncer.vhd:27]
INFO: [Synth 8-802] inferred FSM for state register 'ActualState_reg' in module 'rgb_led_controller'
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "PR_FC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ActualState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ActualState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ActualState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ActualState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element prescalerCnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/pwm_module.vhd:21]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                     red |                              001 |                              001
                   green |                              010 |                              010
                    blue |                              011 |                              011
                    fade |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ActualState_reg' using encoding 'sequential' in module 'rgb_led_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 755.426 ; gain = 503.141
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'U_PWM_RED_LED1' (pwm_module) to 'U_PWM_RED_LED2'
INFO: [Synth 8-223] decloning instance 'U_PWM_GREEN_LED1' (pwm_module) to 'U_PWM_GREEN_LED2'
INFO: [Synth 8-223] decloning instance 'U_PWM_BLUE_LED1' (pwm_module) to 'U_PWM_BLUE_LED2'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module rgb_led_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module pwm_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "U_DEBOUNCER/cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_DEBOUNCER/stble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U_RGB_LED_CONTROLLER/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U_RGB_LED_CONTROLLER/PR_FC" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U_RGB_LED_CONTROLLER/step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_RGB_LED_CONTROLLER/step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U_RGB_LED_CONTROLLER/step" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U_DEBOUNCER/cnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/debouncer.vhd:27]
WARNING: [Synth 8-6014] Unused sequential element U_PWM_RED_LED1/prescalerCnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/pwm_module.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element U_PWM_GREEN_LED1/prescalerCnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/pwm_module.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element U_PWM_BLUE_LED1/prescalerCnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/pwm_module.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element U_PWM_GREEN_LED1/prescalerCnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/pwm_module.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element U_PWM_BLUE_LED1/prescalerCnt_reg was removed.  [V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/pwm_module.vhd:21]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 755.426 ; gain = 503.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 755.426 ; gain = 503.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 760.320 ; gain = 508.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 770.785 ; gain = 518.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 770.785 ; gain = 518.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 770.785 ; gain = 518.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 770.785 ; gain = 518.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 770.785 ; gain = 518.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 770.785 ; gain = 518.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 770.785 ; gain = 518.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    14|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |     4|
|6     |LUT4   |    74|
|7     |LUT5   |    45|
|8     |LUT6   |    39|
|9     |MUXF7  |     3|
|10    |MUXF8  |     1|
|11    |FDCE   |    79|
|12    |FDPE   |     8|
|13    |FDRE   |    47|
|14    |IBUF   |     3|
|15    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |   333|
|2     |  U_DEBOUNCER          |debouncer          |    25|
|3     |  U_PWM_BLUE_LED1      |pwm_module         |     1|
|4     |  U_PWM_GREEN_LED1     |pwm_module_0       |     1|
|5     |  U_PWM_RED_LED1       |pwm_module_1       |    30|
|6     |  U_RGB_LED_CONTROLLER |rgb_led_controller |   266|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 770.785 ; gain = 518.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 770.785 ; gain = 167.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 770.785 ; gain = 518.500
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 771.043 ; gain = 531.320
INFO: [Common 17-1381] The checkpoint 'V:/Programacion/RepositoriosGit/NexysA7FreeProjects/RgbLedFade/ProyectoVivado/ProyectoVivado.runs/synth_1/test_rgb_led_controller.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_rgb_led_controller_utilization_synth.rpt -pb test_rgb_led_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 771.043 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jul  4 12:58:24 2024...
