
*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 356.336 ; gain = 99.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:46]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
WARNING: [Synth 8-5640] Port 'inst0' is missing in component declaration [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:58]
WARNING: [Synth 8-5640] Port 'instaddr' is missing in component declaration [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:58]
WARNING: [Synth 8-5640] Port 'next_ia' is missing in component declaration [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:58]
WARNING: [Synth 8-5640] Port 'curr_ia' is missing in component declaration [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:58]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:26]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:172]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:210]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:224]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:237]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:46]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 411.574 ; gain = 154.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 411.574 ; gain = 154.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 411.574 ; gain = 154.426
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 738.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 738.734 ; gain = 481.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 738.734 ; gain = 481.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 738.734 ; gain = 481.586
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ClkOut_reg' into 'clockStatus_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element ClkOut_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 738.734 ; gain = 481.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 738.734 ; gain = 481.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 738.734 ; gain = 481.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 757.250 ; gain = 500.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 759.688 ; gain = 502.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 759.688 ; gain = 502.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 759.688 ; gain = 502.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 759.688 ; gain = 502.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 759.688 ; gain = 502.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 759.688 ; gain = 502.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 759.688 ; gain = 502.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 759.688 ; gain = 502.539
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 759.688 ; gain = 175.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 759.688 ; gain = 502.539
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 759.688 ; gain = 515.043
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 759.688 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 01:50:47 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8344 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 356.379 ; gain = 98.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:46]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:26]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:151]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:159]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:187]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:193]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:209]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:223]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:236]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:46]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 411.250 ; gain = 153.809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 411.250 ; gain = 153.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 411.250 ; gain = 153.809
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 738.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 738.363 ; gain = 480.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 738.363 ; gain = 480.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 738.363 ; gain = 480.922
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ClkOut_reg' into 'clockStatus_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element ClkOut_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 738.363 ; gain = 480.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 738.363 ; gain = 480.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 738.363 ; gain = 480.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:43 . Memory (MB): peak = 760.602 ; gain = 503.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 762.824 ; gain = 505.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 762.824 ; gain = 505.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 762.824 ; gain = 505.383
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 762.824 ; gain = 505.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 762.824 ; gain = 505.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 762.824 ; gain = 505.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 762.824 ; gain = 505.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 762.824 ; gain = 505.383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 762.824 ; gain = 178.270
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 762.824 ; gain = 505.383
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 762.930 ; gain = 518.559
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.377 . Memory (MB): peak = 762.930 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 21:12:21 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 356.336 ; gain = 99.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:46]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:26]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:166]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:172]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:188]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:194]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:210]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:224]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:237]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:46]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 411.949 ; gain = 154.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 411.949 ; gain = 154.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 411.949 ; gain = 154.668
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 739.102 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 739.102 ; gain = 481.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 739.102 ; gain = 481.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 739.102 ; gain = 481.820
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ClkOut_reg' into 'clockStatus_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element ClkOut_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 739.102 ; gain = 481.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 739.102 ; gain = 481.820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 739.102 ; gain = 481.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 757.715 ; gain = 500.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 760.031 ; gain = 502.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 760.031 ; gain = 502.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 760.031 ; gain = 502.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 760.031 ; gain = 502.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 760.031 ; gain = 502.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 760.031 ; gain = 502.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 760.031 ; gain = 502.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 760.031 ; gain = 502.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 760.031 ; gain = 175.598
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 760.031 ; gain = 502.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:40 . Memory (MB): peak = 761.551 ; gain = 517.336
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.483 . Memory (MB): peak = 761.551 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 21:38:20 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13216 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 355.969 ; gain = 98.707
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:46]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:77]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:83]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:87]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:26]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:162]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:168]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:174]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:191]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:227]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:240]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:46]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 411.844 ; gain = 154.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 411.844 ; gain = 154.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 411.844 ; gain = 154.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 739.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 739.203 ; gain = 481.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 739.203 ; gain = 481.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 739.203 ; gain = 481.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ClkOut_reg' into 'clockStatus_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element ClkOut_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 739.203 ; gain = 481.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/Count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clockStatus" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 739.203 ; gain = 481.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 739.203 ; gain = 481.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 760.320 ; gain = 503.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 762.574 ; gain = 505.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 762.574 ; gain = 505.312
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 762.574 ; gain = 505.312
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 762.574 ; gain = 505.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 762.574 ; gain = 505.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 762.574 ; gain = 505.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 762.574 ; gain = 505.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 762.574 ; gain = 505.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 762.574 ; gain = 177.953
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 762.574 ; gain = 505.312
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:34 . Memory (MB): peak = 762.574 ; gain = 518.148
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 762.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:08:15 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15912 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 356.191 ; gain = 98.902
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] r6 is not declared [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:238]
ERROR: [Synth 8-1031] r5 is not declared [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:239]
ERROR: [Synth 8-1031] r4 is not declared [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:240]
ERROR: [Synth 8-1031] r3 is not declared [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:241]
ERROR: [Synth 8-1031] r2 is not declared [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:242]
ERROR: [Synth 8-1031] r1 is not declared [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:243]
ERROR: [Synth 8-1031] r0 is not declared [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:244]
INFO: [Synth 8-2810] unit behavioral ignored due to previous errors [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 409.371 ; gain = 152.082
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
3 Infos, 0 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:31:24 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20380 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 356.270 ; gain = 98.566
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:38]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:184]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:200]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:214]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 412.180 ; gain = 154.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.180 ; gain = 154.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 412.180 ; gain = 154.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Reg7[0]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg7[0]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg7[1]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg7[1]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg7[2]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg7[2]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg7[3]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Reg7[3]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[0]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[0]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[1]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[1]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[2]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[2]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[3]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[3]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[4]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[4]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[5]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[5]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[6]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Seg7[6]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ResetPush'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ResetPush'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 737.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 737.766 ; gain = 480.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 737.766 ; gain = 480.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 737.766 ; gain = 480.062
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 737.766 ; gain = 480.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 737.766 ; gain = 480.062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 737.766 ; gain = 480.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 755.031 ; gain = 497.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 757.574 ; gain = 499.871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 757.574 ; gain = 174.285
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 757.574 ; gain = 499.871
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 48 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:31 . Memory (MB): peak = 757.574 ; gain = 512.699
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 757.574 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:33:15 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 356.555 ; gain = 98.793
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:38]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:184]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:200]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:214]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 412.328 ; gain = 154.566
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 412.328 ; gain = 154.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 412.328 ; gain = 154.566
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Seg7[3]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 738.363 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 738.363 ; gain = 480.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 738.363 ; gain = 480.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 738.363 ; gain = 480.602
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 738.363 ; gain = 480.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 738.363 ; gain = 480.602
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 738.363 ; gain = 480.602
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 755.586 ; gain = 497.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 758.141 ; gain = 500.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 758.141 ; gain = 500.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 758.141 ; gain = 500.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 758.141 ; gain = 500.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 758.141 ; gain = 500.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 758.141 ; gain = 500.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 758.141 ; gain = 500.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 758.141 ; gain = 500.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 758.141 ; gain = 174.344
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 758.141 ; gain = 500.379
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 25 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 758.141 ; gain = 513.297
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 758.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:41:59 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 356.137 ; gain = 98.828
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:38]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:141]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:149]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:155]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:161]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:165]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:20]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:184]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:200]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:214]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:227]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 411.660 ; gain = 154.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 411.660 ; gain = 154.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 411.660 ; gain = 154.352
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 738.930 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 738.930 ; gain = 481.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 738.930 ; gain = 481.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 738.930 ; gain = 481.621
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 738.930 ; gain = 481.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 738.930 ; gain = 481.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:59 . Memory (MB): peak = 738.930 ; gain = 481.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 758.547 ; gain = 501.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:01:00 . Memory (MB): peak = 760.898 ; gain = 503.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 760.898 ; gain = 503.590
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 760.898 ; gain = 503.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 760.898 ; gain = 503.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 760.898 ; gain = 503.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 760.898 ; gain = 503.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 760.898 ; gain = 503.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:01:03 . Memory (MB): peak = 760.898 ; gain = 503.590
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 760.898 ; gain = 176.320
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:01:04 . Memory (MB): peak = 760.898 ; gain = 503.590
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:01:11 . Memory (MB): peak = 760.898 ; gain = 516.496
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.476 . Memory (MB): peak = 760.898 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 22:45:46 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17444 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 356.449 ; gain = 99.094
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:38]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 411.961 ; gain = 154.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 411.961 ; gain = 154.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 411.961 ; gain = 154.605
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 738.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 738.922 ; gain = 481.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 738.922 ; gain = 481.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 738.922 ; gain = 481.566
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 738.922 ; gain = 481.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:35 . Memory (MB): peak = 738.922 ; gain = 481.566
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 738.922 ; gain = 481.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:49 . Memory (MB): peak = 757.961 ; gain = 500.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:49 . Memory (MB): peak = 760.531 ; gain = 503.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 760.531 ; gain = 503.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 760.531 ; gain = 503.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 760.531 ; gain = 503.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 760.531 ; gain = 503.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 760.531 ; gain = 503.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 760.531 ; gain = 503.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:51 . Memory (MB): peak = 760.531 ; gain = 503.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 760.531 ; gain = 176.215
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:52 . Memory (MB): peak = 760.531 ; gain = 503.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:01:00 . Memory (MB): peak = 760.531 ; gain = 515.824
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.572 . Memory (MB): peak = 760.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 23:59:46 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14892 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 356.578 ; gain = 99.164
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:38]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 412.395 ; gain = 154.980
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 412.395 ; gain = 154.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 412.395 ; gain = 154.980
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 739.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 739.414 ; gain = 482.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 739.414 ; gain = 482.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:30 . Memory (MB): peak = 739.414 ; gain = 482.000
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:32 . Memory (MB): peak = 739.414 ; gain = 482.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design System has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design System has port Anode[0] driven by constant 0
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 739.414 ; gain = 482.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 739.414 ; gain = 482.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 758.973 ; gain = 501.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:44 . Memory (MB): peak = 761.254 ; gain = 503.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 761.254 ; gain = 503.840
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:45 . Memory (MB): peak = 761.254 ; gain = 503.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 761.254 ; gain = 503.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 761.254 ; gain = 503.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 761.254 ; gain = 503.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 761.254 ; gain = 503.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   126|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 761.254 ; gain = 503.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 761.254 ; gain = 176.820
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:46 . Memory (MB): peak = 761.254 ; gain = 503.840
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:51 . Memory (MB): peak = 761.254 ; gain = 516.750
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.363 . Memory (MB): peak = 761.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 09:28:22 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 356.062 ; gain = 99.211
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:38]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 411.852 ; gain = 155.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 411.852 ; gain = 155.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 411.852 ; gain = 155.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[0]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[1]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[2]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Anode[3]'. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 739.730 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 739.730 ; gain = 482.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 739.730 ; gain = 482.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 739.730 ; gain = 482.879
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 739.730 ; gain = 482.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 739.730 ; gain = 482.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 741.508 ; gain = 484.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 763.250 ; gain = 506.398
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:37 . Memory (MB): peak = 765.730 ; gain = 508.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 765.730 ; gain = 508.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 765.730 ; gain = 508.879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 765.730 ; gain = 508.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 765.730 ; gain = 508.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 765.730 ; gain = 508.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 765.730 ; gain = 508.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   122|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 765.730 ; gain = 508.879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 765.730 ; gain = 181.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:38 . Memory (MB): peak = 765.730 ; gain = 508.879
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 24 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 765.730 ; gain = 521.621
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.497 . Memory (MB): peak = 765.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 10:58:22 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 356.637 ; gain = 99.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:38]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:14]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 412.145 ; gain = 154.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 412.145 ; gain = 154.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 412.145 ; gain = 154.629
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 737.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 737.590 ; gain = 480.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 737.590 ; gain = 480.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 737.590 ; gain = 480.074
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 737.590 ; gain = 480.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 737.590 ; gain = 480.074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 737.590 ; gain = 480.074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 753.621 ; gain = 496.105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:46 . Memory (MB): peak = 756.289 ; gain = 498.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 756.289 ; gain = 498.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 756.289 ; gain = 498.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 756.289 ; gain = 498.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 756.289 ; gain = 498.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 756.289 ; gain = 498.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 756.289 ; gain = 498.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   122|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 756.289 ; gain = 498.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:34 . Memory (MB): peak = 756.289 ; gain = 173.328
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 756.289 ; gain = 498.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:54 . Memory (MB): peak = 756.289 ; gain = 511.609
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.345 . Memory (MB): peak = 756.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 11:06:48 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 356.512 ; gain = 99.367
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:13]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:37]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:13]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 412.066 ; gain = 154.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 412.066 ; gain = 154.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 412.066 ; gain = 154.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 739.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 739.191 ; gain = 482.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 739.191 ; gain = 482.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 739.191 ; gain = 482.047
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 739.191 ; gain = 482.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 739.191 ; gain = 482.047
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 740.414 ; gain = 483.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 762.070 ; gain = 504.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:38 . Memory (MB): peak = 764.680 ; gain = 507.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 764.680 ; gain = 507.535
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 764.680 ; gain = 507.535
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 764.680 ; gain = 507.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 764.680 ; gain = 507.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 764.680 ; gain = 507.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 764.680 ; gain = 507.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   122|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:38 . Memory (MB): peak = 764.680 ; gain = 507.535
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 764.680 ; gain = 180.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:39 . Memory (MB): peak = 764.680 ; gain = 507.535
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 764.680 ; gain = 520.559
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 764.680 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Jun 12 11:22:51 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 356.773 ; gain = 98.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:13]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:37]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:13]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 411.938 ; gain = 154.133
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 411.938 ; gain = 154.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 411.938 ; gain = 154.133
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 739.191 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 739.191 ; gain = 481.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 739.191 ; gain = 481.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 739.191 ; gain = 481.387
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 739.191 ; gain = 481.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 739.191 ; gain = 481.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 739.191 ; gain = 481.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:42 . Memory (MB): peak = 758.055 ; gain = 500.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 760.965 ; gain = 503.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 760.965 ; gain = 503.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 760.965 ; gain = 503.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 760.965 ; gain = 503.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 760.965 ; gain = 503.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 760.965 ; gain = 503.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 760.965 ; gain = 503.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   122|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:44 . Memory (MB): peak = 760.965 ; gain = 503.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 760.965 ; gain = 175.906
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 760.965 ; gain = 503.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:50 . Memory (MB): peak = 760.965 ; gain = 516.039
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 760.965 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 20:14:56 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23252 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 356.855 ; gain = 99.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:13]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:37]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:13]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 412.609 ; gain = 155.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 412.609 ; gain = 155.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 412.609 ; gain = 155.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 737.918 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 737.918 ; gain = 480.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 737.918 ; gain = 480.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:01:03 . Memory (MB): peak = 737.918 ; gain = 480.684
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 737.918 ; gain = 480.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:10 . Memory (MB): peak = 737.918 ; gain = 480.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:01:39 . Memory (MB): peak = 737.918 ; gain = 480.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:01:40 . Memory (MB): peak = 759.520 ; gain = 502.285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:01:40 . Memory (MB): peak = 762.078 ; gain = 504.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:01:45 . Memory (MB): peak = 762.078 ; gain = 504.844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:01:45 . Memory (MB): peak = 762.078 ; gain = 504.844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:01:45 . Memory (MB): peak = 762.078 ; gain = 504.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:01:45 . Memory (MB): peak = 762.078 ; gain = 504.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:01:45 . Memory (MB): peak = 762.078 ; gain = 504.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:01:45 . Memory (MB): peak = 762.078 ; gain = 504.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   122|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:01:45 . Memory (MB): peak = 762.078 ; gain = 504.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:01:12 . Memory (MB): peak = 762.078 ; gain = 179.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:01:46 . Memory (MB): peak = 762.078 ; gain = 504.844
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:02:01 . Memory (MB): peak = 762.078 ; gain = 517.895
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.684 . Memory (MB): peak = 762.078 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun 14 23:01:57 2023...

*** Running vivado
    with args -log System.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source System.tcl -notrace
Command: synth_design -top System -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19372 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 356.395 ; gain = 98.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:13]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:5' bound to instance 'LUT' of component 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:37]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (1#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/LUT_16_7.vhd:9]
INFO: [Synth 8-3491] module 'Slow_Clock' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:4' bound to instance 'Slow_Clock_0' of component 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Slow_Clock' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clock' (2#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:10]
INFO: [Synth 8-3491] module 'Nano_Processor' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:4' bound to instance 'Processor' of component 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-3491] module 'Reg_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:4' bound to instance 'Program_Counter' of component 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:140]
INFO: [Synth 8-638] synthesizing module 'Reg_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Reg_3bit' (3#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Adder_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:4' bound to instance 'Adder_3bit_0' of component 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Adder_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:27]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA0' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:24]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'HA' (4#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:11]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/HA.vhd:4' bound to instance 'HA1' of component 'HA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FA' (5#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:12]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:35]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA_2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Adder_3bit' (6#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Adder_3bit.vhd:11]
INFO: [Synth 8-3491] module 'Mux_2_to_1_3bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:4' bound to instance 'Mux_2_to_1_3bit_0' of component 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_3bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_3bit' (7#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_3bit.vhd:13]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:6' bound to instance 'Program_ROM_0' of component 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:160]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Program_ROM.vhd:12]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:4' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'decoder' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (10#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Instruction_Decoder.vhd:19]
INFO: [Synth 8-3491] module 'Mux_2_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:4' bound to instance 'Mux_2_to_1_4bit_0' of component 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:177]
INFO: [Synth 8-638] synthesizing module 'Mux_2_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_to_1_4bit' (11#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_2_to_1_4bit.vhd:13]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:4' bound to instance 'Reg_Bank_0' of component 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_1' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Reg_4bit' (12#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:12]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_2' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_3' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:62]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_4' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:71]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_5' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:79]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_6' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Reg_4bit.vhd:4' bound to instance 'Reg_7' of component 'Reg_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:4' bound to instance 'Decoder' of component 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:25]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_2_to_4.vhd:4' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (13#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Decoder_3_to_8.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (14#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Register_Bank.vhd:20]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_A' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_to_1_4bit' (15#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:19]
INFO: [Synth 8-3491] module 'Mux_8_to_1_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:4' bound to instance 'Mux_B' of component 'Mux_8_to_1_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:213]
INFO: [Synth 8-3491] module 'ASU_4bit' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:4' bound to instance 'ASU_4bit_0' of component 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:226]
INFO: [Synth 8-638] synthesizing module 'ASU_4bit' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA0' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:30]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA1' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:38]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA2' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:46]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/FA.vhd:4' bound to instance 'FA3' of component 'FA' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ASU_4bit' (16#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/AS_4bit.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (17#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Nano_Processor.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'System' (18#1) [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/System.vhd:13]
WARNING: [Synth 8-3331] design Register_Bank has unconnected port En
WARNING: [Synth 8-3331] design Adder_3bit has unconnected port En
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 411.488 ; gain = 153.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 411.488 ; gain = 153.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 411.488 ; gain = 153.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Projects/Lab 9 Final/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 740.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 740.117 ; gain = 482.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 740.117 ; gain = 482.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 740.117 ; gain = 482.375
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'Clk_Out_reg' into 'clock_status_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
WARNING: [Synth 8-6014] Unused sequential element Clk_Out_reg was removed.  [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Slow_Clock.vhd:21]
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Instruction_ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Output_reg' [E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.srcs/sources_1/new/Mux_8_to_1_4bit.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 740.117 ; gain = 482.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
	   3 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
Module Slow_Clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Reg_3bit 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module Mux_2_to_1_3bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Mux_2_to_1_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Reg_4bit 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module ASU_4bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Slow_Clock_0/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Slow_Clock_0/clock_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_A/Output_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[2]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Mux_B/Output_reg[0]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 740.117 ; gain = 482.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 741.309 ; gain = 483.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 763.094 ; gain = 505.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[1]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[1] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[0]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[0] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[3]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[3] )
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_5/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Processor/Reg_Bank_0/Reg_6/Q_reg[2]' (FDRE) to 'Processor/Reg_Bank_0/Reg_4/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Processor/Reg_Bank_0/Reg_4/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module System.
WARNING: [Synth 8-3332] Sequential element (Processor/Reg_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module System.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 765.137 ; gain = 507.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 765.137 ; gain = 507.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 765.137 ; gain = 507.395
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 765.137 ; gain = 507.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 765.137 ; gain = 507.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 765.137 ; gain = 507.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 765.137 ; gain = 507.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT3   |     7|
|5     |LUT4   |    21|
|6     |LUT5   |     9|
|7     |LUT6   |     8|
|8     |FDRE   |    52|
|9     |IBUF   |     2|
|10    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------------+------+
|      |Instance            |Module         |Cells |
+------+--------------------+---------------+------+
|1     |top                 |               |   122|
|2     |  Processor         |Nano_Processor |    54|
|3     |    Program_Counter |Reg_3bit       |    25|
|4     |    Reg_Bank_0      |Register_Bank  |    29|
|5     |      Reg_1         |Reg_4bit       |     4|
|6     |      Reg_2         |Reg_4bit_0     |    10|
|7     |      Reg_3         |Reg_4bit_1     |     4|
|8     |      Reg_7         |Reg_4bit_2     |    11|
|9     |  Slow_Clock_0      |Slow_Clock     |    52|
+------+--------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 765.137 ; gain = 507.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 765.137 ; gain = 178.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 765.137 ; gain = 507.395
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
100 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 765.137 ; gain = 520.289
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Projects/Nano Processor Final/Nano Processor Final.runs/synth_1/System.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_utilization_synth.rpt -pb System_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 765.137 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Jun 15 10:10:31 2023...
