{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1464451210756 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Laboratorio5 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Laboratorio5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464451210767 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464451210846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464451210846 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 36 15625 0 0 " "Implementing clock multiplication of 36, clock division of 15625, and phase shift of 0 degrees (0 ps) for RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464451211122 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] 12 15625 0 0 " "Implementing clock multiplication of 12, clock division of 15625, and phase shift of 0 degrees (0 ps) for RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 241 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464451211122 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464451211122 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 3 15625 0 0 " "Implementing clock multiplication of 3, clock division of 15625, and phase shift of 0 degrees (0 ps) for RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464451211127 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] 3 31250 0 0 " "Implementing clock multiplication of 3, clock division of 31250, and phase shift of 0 degrees (0 ps) for RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 220 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464451211127 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464451211127 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 36 15625 0 0 " "Implementing clock multiplication of 36, clock division of 15625, and phase shift of 0 degrees (0 ps) for RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464451211147 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] 12 15625 0 0 " "Implementing clock multiplication of 12, clock division of 15625, and phase shift of 0 degrees (0 ps) for RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 185 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464451211147 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464451211147 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] 3 15625 0 0 " "Implementing clock multiplication of 3, clock division of 15625, and phase shift of 0 degrees (0 ps) for RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464451211150 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] 3 31250 0 0 " "Implementing clock multiplication of 3, clock division of 31250, and phase shift of 0 degrees (0 ps) for RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 164 10611 11489 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1464451211150 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1464451211150 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464451211624 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1464451211627 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464451211758 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464451211758 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 473 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464451211760 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 475 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464451211760 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 477 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464451211760 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 479 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464451211760 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/15.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 481 10611 11489 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1464451211760 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1464451211760 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1464451211762 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1464451211814 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 17 " "No exact pin location assignment(s) for 8 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1464451212845 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "The parameters of the PLL RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and the PLL RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 36 " "The value of the parameter \"M\" for the PLL atom RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 36" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 11073 " "The value of the parameter \"Min Lock Period\" for the PLL atom RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 11073" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212845 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 219 10611 11489 0 0 ""} { 0 { 0 ""} 0 240 10611 11489 0 0 ""}  }  } } { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 93 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1464451212845 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "Successfully merged PLL RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_RX:Practica_RX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1" {  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1464451212856 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The parameters of the PLL RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and the PLL RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 36 " "The value of the parameter \"M\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 36" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 11073 " "The value of the parameter \"Min Lock Period\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 11073" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212857 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""} { 0 { 0 ""} 0 219 10611 11489 0 0 ""}  }  } } { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 93 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1464451212857 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "Successfully merged PLL RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and PLL RS232_RX:Practica_RX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" {  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1464451212858 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 " "The parameters of the PLL RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 and the PLL RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 36 " "The value of the parameter \"M\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 36" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 11073 " "The value of the parameter \"Min Lock Period\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 11073" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 and PLL RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1464451212859 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""} { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } } { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 93 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1464451212859 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1 0 Pin_Y2 " "PLL \"RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "Laboratorio5.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Laboratorio5.vhd" 46 0 0 } } { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1464451212863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Laboratorio5.sdc " "Synopsys Design Constraints File file not found: 'Laboratorio5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1464451213215 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464451213217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1464451213220 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1464451213220 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Practica_RX\|FREQ_SEL\|Mux0  from: datac  to: combout " "Cell: Practica_RX\|FREQ_SEL\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1464451213222 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Practica_TX\|FREQ_SEL\|Mux0  from: datac  to: combout " "Cell: Practica_TX\|FREQ_SEL\|Mux0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1464451213222 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1464451213222 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1464451213223 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1464451213224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1464451213225 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464451213244 ""}  } { { "Laboratorio5.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Laboratorio5.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 447 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464451213244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464451213244 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464451213244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1) " "Automatically promoted node RS232_TX:Practica_TX\|PLL1:PLL_115_384\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464451213244 ""}  } { { "db/pll1_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll1_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 184 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464451213244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3) " "Automatically promoted node RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464451213244 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464451213244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_3) " "Automatically promoted node RS232_TX:Practica_TX\|PLL2:PLL96_48\|altpll:altpll_component\|PLL2_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464451213245 ""}  } { { "db/pll2_altpll.v" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/db/pll2_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 163 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464451213245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS232_TX:Practica_TX\|MUX_4_1:FREQ_SEL\|Mux0  " "Automatically promoted node RS232_TX:Practica_TX\|MUX_4_1:FREQ_SEL\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464451213245 ""}  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/MUX_4_1.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 161 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464451213245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RS232_RX:Practica_RX\|MUX_4_1:FREQ_SEL\|Mux0  " "Automatically promoted node RS232_RX:Practica_RX\|MUX_4_1:FREQ_SEL\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1464451213245 ""}  } { { "MUX_4_1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/MUX_4_1.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 0 { 0 ""} 0 204 10611 11489 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1464451213245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1464451213745 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464451213756 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464451213757 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464451213761 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1464451213764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1464451213765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1464451213765 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1464451213765 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1464451213866 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1464451213866 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464451213866 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 2.5V 0 8 0 " "Number of I/O pins in group: 8 (unused VREF, 2.5V VCCIO, 0 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1464451213866 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1464451213866 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1464451213866 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464451213876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464451213876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464451213876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464451213876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 5 60 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464451213876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464451213876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464451213876 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1464451213876 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1464451213876 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1464451213876 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TX_OUT " "Node \"TX_OUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TX_OUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1464451213946 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1464451213946 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464451213946 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1464451213959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464451218540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464451218872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464451218952 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464451224506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464451224506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464451224966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X58_Y0 X68_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11" {  } { { "loc" "" { Generic "E:/Mega/Facultad/FPGA/Laboratorio5/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X58_Y0 to location X68_Y11"} { { 12 { 0 ""} 58 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1464451229589 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464451229589 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1464451231393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464451231393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464451231393 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.92 " "Total time spent on timing analysis during the Fitter is 0.92 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1464451231483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464451231573 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464451231973 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1464451232043 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1464451232384 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464451232859 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1464451233374 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Mega/Facultad/FPGA/Laboratorio5/output_files/Laboratorio5.fit.smsg " "Generated suppressed messages file E:/Mega/Facultad/FPGA/Laboratorio5/output_files/Laboratorio5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464451233497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1323 " "Peak virtual memory: 1323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464451234035 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 28 13:00:34 2016 " "Processing ended: Sat May 28 13:00:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464451234035 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464451234035 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464451234035 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464451234035 ""}
