

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Tue May  2 08:00:07 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_float
* Solution:       matmul_5b_32x32
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16537|  16537|  16538|  16538|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- L_col   |  16535|  16535|       168|         16|          1|  1024|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1359|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     10|     696|    690|
|Memory           |       32|      -|       0|      0|
|Multiplexer      |        -|      -|       -|   1890|
|Register         |        -|      -|    2886|    813|
+-----------------+---------+-------+--------+-------+
|Total            |       32|     10|    3582|   4752|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       11|      4|       2|      7|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |matmul_hw_fadd_32dEe_U1  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fadd_32dEe_U2  |matmul_hw_fadd_32dEe  |        0|      2|  205|  205|
    |matmul_hw_fmul_32eOg_U3  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    |matmul_hw_fmul_32eOg_U4  |matmul_hw_fmul_32eOg  |        0|      3|  143|  140|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     10|  696|  690|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |       Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |b_copy_0_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_1_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_2_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_3_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_4_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_5_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_6_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_7_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_8_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_9_U   |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_10_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_11_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_12_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_13_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_14_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_15_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_16_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_17_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_18_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_19_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_20_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_21_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_22_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_23_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_24_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_25_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_26_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_27_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_28_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_29_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_30_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    |b_copy_31_U  |matmul_hw_b_copy_0  |        1|  0|   0|    32|   32|     1|         1024|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                    |       32|  0|   0|  1024| 1024|    32|        32768|
    +-------------+--------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_1705_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_1699_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_2589_p2                  |     +    |      0|  0|   6|           6|           1|
    |tmp_39_fu_1791_p2               |     +    |      0|  0|   7|           7|           6|
    |tmp_41_fu_1887_p2               |     +    |      0|  0|   8|           8|           7|
    |tmp_43_fu_2002_p2               |     +    |      0|  0|   8|           8|           8|
    |tmp_45_fu_2119_p2               |     +    |      0|  0|   9|           9|           8|
    |tmp_47_fu_2234_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_49_fu_2348_p2               |     +    |      0|  0|   9|           9|           9|
    |tmp_52_fu_2577_p2               |     +    |      0|  0|  10|          10|           9|
    |tmp_53_fu_2700_p2               |     +    |      0|  0|  12|          12|          12|
    |exitcond_flatten_fu_1693_p2     |   icmp   |      0|  0|   5|          11|          12|
    |exitcond_fu_1711_p2             |   icmp   |      0|  0|   3|           6|           7|
    |tmp1_fu_1731_p2                 |   icmp   |      0|  0|   3|           6|           1|
    |tmp_3_fu_1818_p2                |   icmp   |      0|  0|   3|           6|           1|
    |tmp_mid1_fu_1725_p2             |   icmp   |      0|  0|   3|           6|           1|
    |tmp_10_fu_1803_p2               |    or    |      0|  0|  14|          10|           2|
    |tmp_12_fu_1843_p2               |    or    |      0|  0|  14|          10|           2|
    |tmp_14_fu_1905_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_16_fu_1961_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_18_fu_2019_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_20_fu_2075_p2               |    or    |      0|  0|  14|          10|           3|
    |tmp_22_fu_2137_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_24_fu_2193_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_26_fu_2251_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_28_fu_2307_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_30_fu_2365_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_32_fu_2421_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_34_fu_2477_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_36_fu_2533_p2               |    or    |      0|  0|  14|          10|           4|
    |tmp_7_fu_1773_p2                |    or    |      0|  0|  14|          10|           1|
    |a_row_load_10_fu_2444_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_11_fu_2500_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_12_fu_2556_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_13_fu_2659_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_14_fu_2652_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_15_fu_2645_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_16_fu_1858_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_17_fu_1920_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_18_fu_1976_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_19_fu_2034_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_1_fu_1928_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_20_fu_2090_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_21_fu_2152_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_22_fu_2208_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_23_fu_2266_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_24_fu_2322_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_25_fu_2380_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_26_fu_2436_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_27_fu_2492_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_28_fu_2548_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_29_fu_2637_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_2_fu_1984_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_30_fu_2630_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_31_fu_2623_p3        |  select  |      0|  0|  32|           1|          32|
    |a_row_load_3_fu_2042_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_4_fu_2098_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_5_fu_2160_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_6_fu_2216_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_7_fu_2274_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_8_fu_2330_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_9_fu_2388_p3         |  select  |      0|  0|  32|           1|          32|
    |a_row_load_fu_1866_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_1717_p3               |  select  |      0|  0|   6|           1|           1|
    |tmp_1_mid2_v_fu_1745_p3         |  select  |      0|  0|   6|           1|           6|
    |tmp_mid2_fu_1737_p3             |  select  |      0|  0|   1|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|1359|         315|        1174|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |a_0_Addr_A_orig                |  160|         17|   32|        544|
    |a_1_Addr_A_orig                |  160|         17|   32|        544|
    |ap_NS_fsm                      |   15|         19|    1|         19|
    |ap_enable_reg_pp0_iter10       |    1|          2|    1|          2|
    |b_0_Addr_A_orig                |  160|         17|   32|        544|
    |b_1_Addr_A_orig                |  160|         17|   32|        544|
    |b_copy_0_address0              |    5|          3|    5|         15|
    |b_copy_10_address0             |    5|          3|    5|         15|
    |b_copy_11_address0             |    5|          3|    5|         15|
    |b_copy_12_address0             |    5|          3|    5|         15|
    |b_copy_13_address0             |    5|          3|    5|         15|
    |b_copy_14_address0             |    5|          3|    5|         15|
    |b_copy_15_address0             |    5|          3|    5|         15|
    |b_copy_16_address0             |    5|          3|    5|         15|
    |b_copy_17_address0             |    5|          3|    5|         15|
    |b_copy_18_address0             |    5|          3|    5|         15|
    |b_copy_19_address0             |    5|          3|    5|         15|
    |b_copy_1_address0              |    5|          3|    5|         15|
    |b_copy_20_address0             |    5|          3|    5|         15|
    |b_copy_21_address0             |    5|          3|    5|         15|
    |b_copy_22_address0             |    5|          3|    5|         15|
    |b_copy_23_address0             |    5|          3|    5|         15|
    |b_copy_24_address0             |    5|          3|    5|         15|
    |b_copy_25_address0             |    5|          3|    5|         15|
    |b_copy_26_address0             |    5|          3|    5|         15|
    |b_copy_27_address0             |    5|          3|    5|         15|
    |b_copy_28_address0             |    5|          3|    5|         15|
    |b_copy_29_address0             |    5|          3|    5|         15|
    |b_copy_2_address0              |    5|          3|    5|         15|
    |b_copy_30_address0             |    5|          3|    5|         15|
    |b_copy_31_address0             |    5|          3|    5|         15|
    |b_copy_3_address0              |    5|          3|    5|         15|
    |b_copy_4_address0              |    5|          3|    5|         15|
    |b_copy_5_address0              |    5|          3|    5|         15|
    |b_copy_6_address0              |    5|          3|    5|         15|
    |b_copy_7_address0              |    5|          3|    5|         15|
    |b_copy_8_address0              |    5|          3|    5|         15|
    |b_copy_9_address0              |    5|          3|    5|         15|
    |c_WEN_A                        |    4|          2|    4|          8|
    |grp_fu_1577_p0                 |   32|          7|   32|        224|
    |grp_fu_1577_p1                 |  160|         17|   32|        544|
    |grp_fu_1582_p0                 |   32|          7|   32|        224|
    |grp_fu_1582_p1                 |  160|         17|   32|        544|
    |grp_fu_1586_p0                 |  160|         17|   32|        544|
    |grp_fu_1586_p1                 |  160|         17|   32|        544|
    |grp_fu_1591_p0                 |  160|         17|   32|        544|
    |grp_fu_1591_p1                 |  160|         17|   32|        544|
    |i_phi_fu_1559_p4               |    6|          2|    6|         12|
    |i_reg_1555                     |    6|          2|    6|         12|
    |indvar_flatten_phi_fu_1548_p4  |   11|          2|   11|         22|
    |indvar_flatten_reg_1544        |   11|          2|   11|         22|
    |j_phi_fu_1570_p4               |    6|          2|    6|         12|
    |j_reg_1566                     |    6|          2|    6|         12|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 1890|        315|  596|       6489|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |a_row_load_017_fu_140                       |  32|   0|   32|          0|
    |a_row_load_14_reg_3926                      |  32|   0|   32|          0|
    |a_row_load_15_reg_3921                      |  32|   0|   32|          0|
    |a_row_load_30_reg_3911                      |  32|   0|   32|          0|
    |a_row_load_31_reg_3906                      |  32|   0|   32|          0|
    |a_row_load_32_fu_260                        |  32|   0|   32|          0|
    |a_row_load_33_fu_256                        |  32|   0|   32|          0|
    |a_row_load_34_fu_252                        |  32|   0|   32|          0|
    |a_row_load_35_fu_248                        |  32|   0|   32|          0|
    |a_row_load_36_fu_244                        |  32|   0|   32|          0|
    |a_row_load_37_fu_240                        |  32|   0|   32|          0|
    |a_row_load_38_fu_236                        |  32|   0|   32|          0|
    |a_row_load_39_fu_232                        |  32|   0|   32|          0|
    |a_row_load_40_fu_228                        |  32|   0|   32|          0|
    |a_row_load_41_fu_224                        |  32|   0|   32|          0|
    |a_row_load_42_fu_220                        |  32|   0|   32|          0|
    |a_row_load_43_fu_216                        |  32|   0|   32|          0|
    |a_row_load_44_fu_212                        |  32|   0|   32|          0|
    |a_row_load_45_fu_208                        |  32|   0|   32|          0|
    |a_row_load_46_fu_204                        |  32|   0|   32|          0|
    |a_row_load_47_fu_200                        |  32|   0|   32|          0|
    |a_row_load_48_fu_196                        |  32|   0|   32|          0|
    |a_row_load_49_fu_192                        |  32|   0|   32|          0|
    |a_row_load_50_fu_188                        |  32|   0|   32|          0|
    |a_row_load_51_fu_184                        |  32|   0|   32|          0|
    |a_row_load_52_fu_180                        |  32|   0|   32|          0|
    |a_row_load_53_fu_176                        |  32|   0|   32|          0|
    |a_row_load_54_fu_172                        |  32|   0|   32|          0|
    |a_row_load_55_fu_168                        |  32|   0|   32|          0|
    |a_row_load_56_fu_164                        |  32|   0|   32|          0|
    |a_row_load_57_fu_160                        |  32|   0|   32|          0|
    |a_row_load_58_fu_156                        |  32|   0|   32|          0|
    |a_row_load_59_fu_152                        |  32|   0|   32|          0|
    |a_row_load_60_fu_148                        |  32|   0|   32|          0|
    |a_row_load_61_fu_144                        |  32|   0|   32|          0|
    |a_row_load_s_fu_264                         |  32|   0|   32|          0|
    |ap_CS_fsm                                   |  18|   0|   18|          0|
    |ap_enable_reg_pp0_iter0                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_2_4_reg_3571  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_2_5_reg_3631  |  32|   0|   32|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_2_6_reg_3691  |  32|   0|   32|          0|
    |exitcond_flatten_reg_2902                   |   1|   0|    1|          0|
    |i_reg_1555                                  |   6|   0|    6|          0|
    |indvar_flatten_next_reg_2906                |  11|   0|   11|          0|
    |indvar_flatten_reg_1544                     |  11|   0|   11|          0|
    |j_1_reg_3901                                |   6|   0|    6|          0|
    |j_mid2_reg_2911                             |   6|   0|    6|          0|
    |j_reg_1566                                  |   6|   0|    6|          0|
    |reg_1626                                    |  32|   0|   32|          0|
    |reg_1630                                    |  32|   0|   32|          0|
    |reg_1634                                    |  32|   0|   32|          0|
    |reg_1638                                    |  32|   0|   32|          0|
    |reg_1642                                    |  32|   0|   32|          0|
    |reg_1647                                    |  32|   0|   32|          0|
    |reg_1652                                    |  32|   0|   32|          0|
    |reg_1657                                    |  32|   0|   32|          0|
    |reg_1662                                    |  32|   0|   32|          0|
    |reg_1667                                    |  32|   0|   32|          0|
    |reg_1672                                    |  32|   0|   32|          0|
    |reg_1677                                    |  32|   0|   32|          0|
    |reg_1682                                    |  32|   0|   32|          0|
    |reg_1687                                    |  32|   0|   32|          0|
    |tmp_1_mid2_v_reg_2934                       |   6|   0|    6|          0|
    |tmp_1_reg_2940                              |   6|   0|   10|          4|
    |tmp_2_10_reg_3971                           |  32|   0|   32|          0|
    |tmp_2_11_reg_4001                           |  32|   0|   32|          0|
    |tmp_2_12_reg_4021                           |  32|   0|   32|          0|
    |tmp_2_13_reg_4031                           |  32|   0|   32|          0|
    |tmp_2_14_reg_4041                           |  32|   0|   32|          0|
    |tmp_2_15_reg_3340                           |  32|   0|   32|          0|
    |tmp_2_16_reg_3406                           |  32|   0|   32|          0|
    |tmp_2_17_reg_3466                           |  32|   0|   32|          0|
    |tmp_2_18_reg_3526                           |  32|   0|   32|          0|
    |tmp_2_19_reg_3586                           |  32|   0|   32|          0|
    |tmp_2_1_reg_3391                            |  32|   0|   32|          0|
    |tmp_2_20_reg_3646                           |  32|   0|   32|          0|
    |tmp_2_21_reg_3706                           |  32|   0|   32|          0|
    |tmp_2_22_reg_3766                           |  32|   0|   32|          0|
    |tmp_2_23_reg_3826                           |  32|   0|   32|          0|
    |tmp_2_24_reg_3886                           |  32|   0|   32|          0|
    |tmp_2_25_reg_3956                           |  32|   0|   32|          0|
    |tmp_2_26_reg_3986                           |  32|   0|   32|          0|
    |tmp_2_27_reg_4011                           |  32|   0|   32|          0|
    |tmp_2_28_reg_4026                           |  32|   0|   32|          0|
    |tmp_2_29_reg_4036                           |  32|   0|   32|          0|
    |tmp_2_2_reg_3451                            |  32|   0|   32|          0|
    |tmp_2_30_reg_4046                           |  32|   0|   32|          0|
    |tmp_2_3_reg_3511                            |  32|   0|   32|          0|
    |tmp_2_4_reg_3571                            |  32|   0|   32|          0|
    |tmp_2_5_reg_3631                            |  32|   0|   32|          0|
    |tmp_2_6_reg_3691                            |  32|   0|   32|          0|
    |tmp_2_7_reg_3751                            |  32|   0|   32|          0|
    |tmp_2_8_reg_3811                            |  32|   0|   32|          0|
    |tmp_2_9_reg_3871                            |  32|   0|   32|          0|
    |tmp_2_s_reg_3941                            |  32|   0|   32|          0|
    |tmp_3_reg_3045                              |   1|   0|    1|          0|
    |tmp_43_reg_3260                             |   8|   0|    8|          0|
    |tmp_53_reg_3936                             |  12|   0|   12|          0|
    |tmp_5_14_reg_4051                           |  32|   0|   32|          0|
    |tmp_6_cast6_cast_reg_3155                   |   6|   0|    8|          2|
    |tmp_6_cast6_reg_3375                        |   6|   0|    9|          3|
    |tmp_6_reg_2969                              |   6|   0|   64|         58|
    |tmp_9_reg_3091                              |   6|   0|   64|         58|
    |tmp_mid2_reg_2930                           |   1|   0|    1|          0|
    |tmp_s_reg_3325                              |  32|   0|   32|          0|
    |exitcond_flatten_reg_2902                   |   0|   1|    1|          0|
    |tmp_2_10_reg_3971                           |   0|  32|   32|          0|
    |tmp_2_11_reg_4001                           |   0|  32|   32|          0|
    |tmp_2_12_reg_4021                           |   0|  32|   32|          0|
    |tmp_2_13_reg_4031                           |   0|  32|   32|          0|
    |tmp_2_14_reg_4041                           |   0|  32|   32|          0|
    |tmp_2_15_reg_3340                           |   0|  32|   32|          0|
    |tmp_2_16_reg_3406                           |   0|  32|   32|          0|
    |tmp_2_17_reg_3466                           |   0|  32|   32|          0|
    |tmp_2_18_reg_3526                           |   0|  32|   32|          0|
    |tmp_2_19_reg_3586                           |   0|  32|   32|          0|
    |tmp_2_20_reg_3646                           |   0|  32|   32|          0|
    |tmp_2_21_reg_3706                           |   0|  32|   32|          0|
    |tmp_2_22_reg_3766                           |   0|  32|   32|          0|
    |tmp_2_23_reg_3826                           |   0|  32|   32|          0|
    |tmp_2_24_reg_3886                           |   0|  32|   32|          0|
    |tmp_2_25_reg_3956                           |   0|  32|   32|          0|
    |tmp_2_26_reg_3986                           |   0|  32|   32|          0|
    |tmp_2_27_reg_4011                           |   0|  32|   32|          0|
    |tmp_2_28_reg_4026                           |   0|  32|   32|          0|
    |tmp_2_29_reg_4036                           |   0|  32|   32|          0|
    |tmp_2_30_reg_4046                           |   0|  32|   32|          0|
    |tmp_2_7_reg_3751                            |   0|  32|   32|          0|
    |tmp_2_8_reg_3811                            |   0|  32|   32|          0|
    |tmp_2_9_reg_3871                            |   0|  32|   32|          0|
    |tmp_2_s_reg_3941                            |   0|  32|   32|          0|
    |tmp_53_reg_3936                             |   0|  12|   12|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |2886| 813| 3824|        125|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst      |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle     | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready    | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_0_Addr_A  | out |   32|    bram    |      a_0     |     array    |
|a_0_EN_A    | out |    1|    bram    |      a_0     |     array    |
|a_0_WEN_A   | out |    4|    bram    |      a_0     |     array    |
|a_0_Din_A   | out |   32|    bram    |      a_0     |     array    |
|a_0_Dout_A  |  in |   32|    bram    |      a_0     |     array    |
|a_0_Clk_A   | out |    1|    bram    |      a_0     |     array    |
|a_0_Rst_A   | out |    1|    bram    |      a_0     |     array    |
|a_1_Addr_A  | out |   32|    bram    |      a_1     |     array    |
|a_1_EN_A    | out |    1|    bram    |      a_1     |     array    |
|a_1_WEN_A   | out |    4|    bram    |      a_1     |     array    |
|a_1_Din_A   | out |   32|    bram    |      a_1     |     array    |
|a_1_Dout_A  |  in |   32|    bram    |      a_1     |     array    |
|a_1_Clk_A   | out |    1|    bram    |      a_1     |     array    |
|a_1_Rst_A   | out |    1|    bram    |      a_1     |     array    |
|b_0_Addr_A  | out |   32|    bram    |      b_0     |     array    |
|b_0_EN_A    | out |    1|    bram    |      b_0     |     array    |
|b_0_WEN_A   | out |    4|    bram    |      b_0     |     array    |
|b_0_Din_A   | out |   32|    bram    |      b_0     |     array    |
|b_0_Dout_A  |  in |   32|    bram    |      b_0     |     array    |
|b_0_Clk_A   | out |    1|    bram    |      b_0     |     array    |
|b_0_Rst_A   | out |    1|    bram    |      b_0     |     array    |
|b_1_Addr_A  | out |   32|    bram    |      b_1     |     array    |
|b_1_EN_A    | out |    1|    bram    |      b_1     |     array    |
|b_1_WEN_A   | out |    4|    bram    |      b_1     |     array    |
|b_1_Din_A   | out |   32|    bram    |      b_1     |     array    |
|b_1_Dout_A  |  in |   32|    bram    |      b_1     |     array    |
|b_1_Clk_A   | out |    1|    bram    |      b_1     |     array    |
|b_1_Rst_A   | out |    1|    bram    |      b_1     |     array    |
|c_Addr_A    | out |   32|    bram    |       c      |     array    |
|c_EN_A      | out |    1|    bram    |       c      |     array    |
|c_WEN_A     | out |    4|    bram    |       c      |     array    |
|c_Din_A     | out |   32|    bram    |       c      |     array    |
|c_Dout_A    |  in |   32|    bram    |       c      |     array    |
|c_Clk_A     | out |    1|    bram    |       c      |     array    |
|c_Rst_A     | out |    1|    bram    |       c      |     array    |
+------------+-----+-----+------------+--------------+--------------+

