couple of combinational and sequential circuits (FSMs) designed in Vivado using SystemVerilog