
Cadence Innovus(TM) Implementation System.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v18.11-s100_1, built Mon Sep 17 18:39:52 PDT 2018
Options:	-common_ui 
Date:		Thu Nov 15 10:55:35 2018
Host:		sx4 (x86_64 w/Linux 2.6.18-417.el5) (4cores*16cpus*Intel(R) Xeon(R) CPU X5560 @ 2.80GHz 8192KB)
OS:		CentOS release 5.11 (Final)

License:
		invs	Innovus Implementation System	18.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.

***************************************************************************************
***************************************************************************************

Create and set the environment variable TMPDIR to /tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG.

Change the soft stacksize limit to 0.2%RAM (80 mbytes). Set global soft_stack_size_limit to change the value.
Loading fill procedures ...

**INFO:  MMMC transition support version v31-84 

@innovus 1> 
@innovus 1> 

@innovus 1> gedit raifes_dtm.io

@innovus 2> source pr_easy.tcl
#@ Begin verbose source pr_easy.tcl
@file(pr_easy.tcl) 1: set_multi_cpu_usage -local_cpu 8
@file(pr_easy.tcl) 5: set TARGET_SKEW 1.750
@file(pr_easy.tcl) 6: set TARGET_TRANSITION 2.5
@file(pr_easy.tcl) 7: set MAX_LAYER 4
@file(pr_easy.tcl) 8: set REPORT_DIRpr reports
@file(pr_easy.tcl) 9: set RESULT_DIRpr results
@file(pr_easy.tcl) 10: set TOP_CELL_NAME raifes_dtm
@file(pr_easy.tcl) 15: set_db / .route_design_top_routing_layer $MAX_LAYER
@file(pr_easy.tcl) 16: set_db / .route_design_with_timing_driven 1
@file(pr_easy.tcl) 17: set_db / .extract_rc_engine pre_route
@file(pr_easy.tcl) 19: set_db init_ground_nets gndd!
@file(pr_easy.tcl) 20: set_db init_power_nets vddd!
@file(pr_easy.tcl) 22: source ../prINNO/INNO/raifes_dtm.invs_setup.tcl
#@ Begin verbose source ../prINNO/INNO/raifes_dtm.invs_setup.tcl
@file(raifes_dtm.invs_setup.tcl) 14: source ../prINNO/INNO/raifes_dtm.flowkit_settings.tcl
#@ Begin verbose source ../prINNO/INNO/raifes_dtm.flowkit_settings.tcl
@file(raifes_dtm.flowkit_settings.tcl) 16: if {[is_attribute flow_edit_wildcard_end_steps -obj_type root]} {set_db flow_edit_wildcard_end_steps {}}
@file(raifes_dtm.flowkit_settings.tcl) 17: if {[is_attribute flow_edit_wildcard_start_steps -obj_type root]} {set_db flow_edit_wildcard_start_steps {}}
@file(raifes_dtm.flowkit_settings.tcl) 18: if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
@file(raifes_dtm.flowkit_settings.tcl) 19: if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
@file(raifes_dtm.flowkit_settings.tcl) 20: if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
@file(raifes_dtm.flowkit_settings.tcl) 21: if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
@file(raifes_dtm.flowkit_settings.tcl) 22: if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
@file(raifes_dtm.flowkit_settings.tcl) 23: if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
@file(raifes_dtm.flowkit_settings.tcl) 24: if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
@file(raifes_dtm.flowkit_settings.tcl) 25: if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
@file(raifes_dtm.flowkit_settings.tcl) 26: if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
@file(raifes_dtm.flowkit_settings.tcl) 27: if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
@file(raifes_dtm.flowkit_settings.tcl) 28: if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
@file(raifes_dtm.flowkit_settings.tcl) 29: if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
@file(raifes_dtm.flowkit_settings.tcl) 35: if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
@file(raifes_dtm.flowkit_settings.tcl) 36: if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
@file(raifes_dtm.flowkit_settings.tcl) 37: if {[is_attribute flow_current -obj_type root]} {set_db flow_current {}}
@file(raifes_dtm.flowkit_settings.tcl) 38: if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
@file(raifes_dtm.flowkit_settings.tcl) 39: if {[is_attribute flow_database_directory -obj_type root]} {set_db flow_database_directory dbs}
@file(raifes_dtm.flowkit_settings.tcl) 40: if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
@file(raifes_dtm.flowkit_settings.tcl) 41: if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
@file(raifes_dtm.flowkit_settings.tcl) 42: if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
@file(raifes_dtm.flowkit_settings.tcl) 43: if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
@file(raifes_dtm.flowkit_settings.tcl) 44: if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
@file(raifes_dtm.flowkit_settings.tcl) 45: if {[is_attribute flow_metrics_file -obj_type root]} {set_db flow_metrics_file {}}
@file(raifes_dtm.flowkit_settings.tcl) 46: if {[is_attribute flow_metrics_snapshot_parent_uuid -obj_type root]} {set_db flow_metrics_snapshot_parent_uuid {}}
@file(raifes_dtm.flowkit_settings.tcl) 47: if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 17a44532-2565-43e0-8290-2ce8fbaa2845}
@file(raifes_dtm.flowkit_settings.tcl) 48: if {[is_attribute flow_overwrite_database -obj_type root]} {set_db flow_overwrite_database false}
@file(raifes_dtm.flowkit_settings.tcl) 49: if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
@file(raifes_dtm.flowkit_settings.tcl) 50: if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
@file(raifes_dtm.flowkit_settings.tcl) 51: if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
@file(raifes_dtm.flowkit_settings.tcl) 52: if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
@file(raifes_dtm.flowkit_settings.tcl) 53: if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
@file(raifes_dtm.flowkit_settings.tcl) 54: if {[is_attribute flow_status_file -obj_type root]} {set_db flow_status_file {}}
@file(raifes_dtm.flowkit_settings.tcl) 55: if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
@file(raifes_dtm.flowkit_settings.tcl) 56: if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
@file(raifes_dtm.flowkit_settings.tcl) 57: if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
@file(raifes_dtm.flowkit_settings.tcl) 58: if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
@file(raifes_dtm.flowkit_settings.tcl) 59: if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
@file(raifes_dtm.flowkit_settings.tcl) 60: if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
@file(raifes_dtm.flowkit_settings.tcl) 61: if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
#@ End verbose source ../prINNO/INNO/raifes_dtm.flowkit_settings.tcl
@file(raifes_dtm.invs_setup.tcl) 16: source ../prINNO/INNO/raifes_dtm.invs_init.tcl
#@ Begin verbose source ../prINNO/INNO/raifes_dtm.invs_init.tcl
@file(raifes_dtm.invs_init.tcl) 9: read_mmmc ../prINNO/INNO/raifes_dtm.mmmc.tcl
#@ Begin verbose source ../prINNO/INNO/raifes_dtm.mmmc.tcl
@file(raifes_dtm.mmmc.tcl) 8: create_library_set -name slow_ss_lib \
    -timing { /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis//L035dc.lib }
@file(raifes_dtm.mmmc.tcl) 12: create_timing_condition -name slow_ss_timing \
    -opcond c4 \
    -opcond_library l035_db \
    -library_sets { slow_ss_lib }
@file(raifes_dtm.mmmc.tcl) 16: create_timing_condition -name fast_ff_timing \
    -opcond c1 \
    -opcond_library l035_db \
    -library_sets { slow_ss_lib }
@file(raifes_dtm.mmmc.tcl) 20: create_timing_condition -name typical_timing \
    -opcond c0 \
    -opcond_library l035_db \
    -library_sets { slow_ss_lib }
@file(raifes_dtm.mmmc.tcl) 26: create_rc_corner -name rc_corner_slow \
    -temperature 150.0 \
    -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file(raifes_dtm.mmmc.tcl) 38: create_rc_corner -name rc_corner_typ \
    -temperature 25.0 \
    -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file(raifes_dtm.mmmc.tcl) 50: create_rc_corner -name rc_corner_fast \
    -temperature -40.0 \
    -cap_table /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0}
@file(raifes_dtm.mmmc.tcl) 64: create_delay_corner -name slow_ss_delay \
    -early_timing_condition { slow_ss_timing } \
    -late_timing_condition { slow_ss_timing } \
    -early_rc_corner rc_corner_slow \
    -late_rc_corner rc_corner_slow
@file(raifes_dtm.mmmc.tcl) 69: create_delay_corner -name fast_ff_delay \
    -early_timing_condition { fast_ff_timing } \
    -late_timing_condition { fast_ff_timing } \
    -early_rc_corner rc_corner_fast \
    -late_rc_corner rc_corner_fast
@file(raifes_dtm.mmmc.tcl) 74: create_delay_corner -name typical_delay \
    -early_timing_condition { typical_timing } \
    -late_timing_condition { typical_timing } \
    -early_rc_corner rc_corner_typ \
    -late_rc_corner rc_corner_typ
@file(raifes_dtm.mmmc.tcl) 81: create_constraint_mode -name timing_constraints \
    -sdc_files { ../prINNO/INNO//raifes_dtm.timing_constraints.sdc }
@file(raifes_dtm.mmmc.tcl) 85: create_analysis_view -name slow_ss \
    -constraint_mode timing_constraints \
    -delay_corner slow_ss_delay
@file(raifes_dtm.mmmc.tcl) 88: create_analysis_view -name fast_ff \
    -constraint_mode timing_constraints \
    -delay_corner fast_ff_delay
@file(raifes_dtm.mmmc.tcl) 91: create_analysis_view -name typical \
    -constraint_mode timing_constraints \
    -delay_corner typical_delay
@file(raifes_dtm.mmmc.tcl) 96: set_analysis_view -setup { slow_ss } \
                  -hold { fast_ff }
#@ End verbose source ../prINNO/INNO/raifes_dtm.mmmc.tcl
Starting library reading in 'Multi-threaded flow' (with '8' threads)

Threads Configured:8
Reading slow_ss_lib timing library /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV2' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV3' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV5' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF2' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INV4' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF4' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'INVXL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF3' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF5' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND22' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'BF8' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND2XL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND2' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND3XL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND4XL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND4' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND3' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND21O' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'O' of cell 'AND2N1OXL' is not defined in the library. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLD'. The cell will only be used for analysis. (File /sw/lx_sw/lxcad/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib)
Read 146 cells in library L035dc.
Library reading multithread flow ended.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
@file(raifes_dtm.invs_init.tcl) 11: read_physical -lef {/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef}

Loading LEF file /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout/L035dc.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 1440.

viaInitial starts at Thu Nov 15 10:58:00 2018
viaInitial ends at Thu Nov 15 10:58:00 2018
@file(raifes_dtm.invs_init.tcl) 13: read_netlist ../prINNO/INNO/raifes_dtm.v
#% Begin Load netlist data ... (date=11/15 10:58:00, mem=473.0M)
*** Begin netlist parsing (mem=673.1M) ***
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'GNDTIE' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'GNDTIE' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'VDDTIE' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'VDDTIE' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'HOLD' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'HOLD' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'TLATX3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'TLATX3' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT50E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT50E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT50' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT50' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT25E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT25E' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT25' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTTE' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTTE' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\gndd! ' of cell 'SCHMTT' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin '\vddd! ' of cell 'SCHMTT' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 146 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../prINNO/INNO/raifes_dtm.v'

*** Memory Usage v#1 (Current mem = 673.148M, initial mem = 268.430M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=673.1M) ***
#% End Load netlist data ... (date=11/15 10:58:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=477.6M, current mem=477.6M)
Top level cell is raifes_dtm.
Hooked 146 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell raifes_dtm ...
*** Netlist is unique.
** info: there are 161 modules.
** info: there are 812 stdCell insts.

*** Memory Usage v#1 (Current mem = 682.562M, initial mem = 268.430M) ***
@file(raifes_dtm.invs_init.tcl) 15: init_design
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: (IMPFP-3961):	The techSite 'blocksite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'tp_iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'tp_cornersite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bp_iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bp_cornersite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 3.6 in MTL4 is different from 3.24 defined in technology file in preferred direction.
slow_ss fast_ff typical
slow_ss fast_ff typical
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
Cap table was created using Encounter 05.20-s274_1.
Process name: L035MAX.
Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
Cap table was created using Encounter 05.20-s274_1.
Process name: L035MAX.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: slow_ss
    RC-Corner Name        : rc_corner_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
 
 Analysis View: fast_ff
    RC-Corner Name        : rc_corner_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
Reading timing constraints file '../prINNO/INNO//raifes_dtm.timing_constraints.sdc' ...
Current (total cpu=0:00:25.9, real=0:02:27, peak res=619.0M, current mem=619.0M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../prINNO/INNO//raifes_dtm.timing_constraints.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../prINNO/INNO//raifes_dtm.timing_constraints.sdc, Line 10).

raifes_dtm
INFO (CTE): Reading of timing constraints file ../prINNO/INNO//raifes_dtm.timing_constraints.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=636.6M, current mem=636.6M)
Current (total cpu=0:00:26.0, real=0:02:27, peak res=636.6M, current mem=636.6M)
Total number of combinational cells: 111
Total number of sequential cells: 26
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BF BF2 BF3 BF4 BF5 BF8
Total number of usable buffers: 6
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV INVXL INV2 INV3 INV4 INV5
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL_20NS_RC DEL_10NS_RC DEL_50NS_RC DEL_30NS_RC DEL20 DEL3RC DEL10
Total number of identified unusable delay cells: 7
All delay cells are dont_use. Buffers will be used to fix hold violations.
slow_ss fast_ff typical
slow_ss fast_ff typical
slow_ss fast_ff typical
#@ End verbose source ../prINNO/INNO/raifes_dtm.invs_init.tcl
@file(raifes_dtm.invs_setup.tcl) 20: read_metric -id current ../prINNO/INNO/raifes_dtm.metrics.json 
@file(raifes_dtm.invs_setup.tcl) 23: source ../prINNO/INNO/raifes_dtm.attrs.tcl
#@ Begin verbose source ../prINNO/INNO/raifes_dtm.attrs.tcl
@file(raifes_dtm.attrs.tcl) 1: if {! [is_attribute wlec_internal_to_write_lec_db_for_invocation -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_db_for_invocation}
@file(raifes_dtm.attrs.tcl) 2: if {! [is_attribute wlec_internal_to_write_lec_db_for_label -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_db_for_label}
@file(raifes_dtm.attrs.tcl) 3: if {! [is_attribute wlec_internal_to_write_lec_label_data -obj_type root]} {define_attribute -obj_type root -category lec -data_type string -help_string {Capture internal write_lec variables.} wlec_internal_to_write_lec_label_data}
@file(raifes_dtm.attrs.tcl) 4: set_db wlec_internal_to_write_lec_db_for_invocation {write_lec {raifes_dtm {fvdir fv/raifes_dtm current_label fv_map exit_at_end 1 dofile_replace 0 dofile_name fv/raifes_dtm/rtl_to_fv_map.do logfile_name fv/raifes_dtm/rtl_to_fv_map.log outdir {} verbose 0 save_session {} checkpoint {} no_dft 0 no_lp 0 sim_lib {} sim_plus_lib 0 env_vars {} pre_read {} pre_design_read {} pre_compare {} pre_exit {} dft_constraint_file {} cw_sim {} golden_cpf {} revised_cpf {} golden_1801 {} revised_1801 {} golden_design rtl revised_design fv/raifes_dtm/fv_map.v.gz revised_design_legacy {} hier_compare 1 flat_compare 0 no_insert_iso_in_dof 0 lp_ec_flow 0 lp_cpf_flow 0 lp_1801_flow 0 pipeline_comp_exists 0 need_retiming_lec 0 jtag_macro_exists_in_golden 0 cw_comp_list {} pipeline_comps {} vhdl_specified_as_golden {} hdl_param {} share_dp_analysis {} dft_constraints {} top_design_in_rtl raifes_dtm top_design_in_lec raifes_dtm start_time 1542275688573242 label_list {rtl fv_map} revised_design_normalized /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/synGENUS/fv/raifes_dtm/fv_map.v.gz imp_label_rev fv_map rtl_top {} auto_analyze true analyze_abort false analyze_setup false cg_declone_hier_compare true name_for_alias_flow original_name alias_flow true add_golden_driver_info true cut_point none add_noblack_box_retime_subdesign true parallel_threads 4 hier_comp_threshold 50 low_power_analysis false write_cpf_lp_ec_flow true use_cpf_for_library true stop_after_syn_eqn_mismatch false set_cdn_synth_root false composite_compare true ncprotect_keydb true uniquify true retimed_module_uniquify true use_io_pad true use_constant_function_timing_model true use_lec_model true one_hot_mux false g1_has_iso_inserted false use_extconst false golden_is_rtl 1 golden_cpf_files {} revised_cpf_files {} golden_1801_files {} revised_1801_files {} fvdir_list fv/raifes_dtm cw_vhdllib_list {} cw_model_list {} auto_verilog_detect_is_used {} all_clk tck all_test_clk {} pincon_rvz {} pincon_gdn {} rcv_vi_index 1 need_datapath_lec 1 hier_dofile_index 1}}}
@file(raifes_dtm.attrs.tcl) 5: set_db wlec_internal_to_write_lec_db_for_label {write_lec {raifes_dtm {fv_map {do_set_vars {{set env(RC_VERSION)     "17.22-s017_1"} {set env(CDN_SYNTH_ROOT) "/sw/lx_sw/lxcad/genus17.22.000/tools"} {set CDN_SYNTH_ROOT      "/sw/lx_sw/lxcad/genus17.22.000/tools"} {set env(CW_DIR) "/sw/lx_sw/lxcad/genus17.22.000/tools/lib/chipware"} {set CW_DIR      "/sw/lx_sw/lxcad/genus17.22.000/tools/lib/chipware"}} do_set_naming {{set_naming_style rc -golden} {set_naming_rule "%s\[%d\]" -instance_array -golden} {set_naming_rule "%s_reg" -register -golden} {set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden} {set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden}} do_set_hdl_options {{# Align LEC's treatment of mismatched port widths with constant} {# connections with Genus's. Genus message CDFG-467 and LEC message} {# HRC3.6 may indicate the presence of this issue. This option is} {# only available with LEC 17.20-d301 or later.} {set lec_version_required "17.20301"} if\ \{\$lec_version\ >=\ \$lec_version_required\}\ \{ {    set_hdl_options -const_port_extend} \} {set_hdl_options -VERILOG_INCLUDE_DIR "incdir:sep:src:cwd"}} do_set_undriven {{set_undriven_signal Z -golden}} do_set_undefined {{# default is to error out when module definitions are missing} {set_undefined_cell black_box -noascend -both}} do_read_library {{add_search_path . /sw/lx_sw/lxcad/genus17.22.000/tools/lib/tech -library -both} {read_library -liberty -both   /sw/ims_db/lib/L035/l035v0v6dc/.lib/synthesis/L035dc.lib}} do_read_design_golden {{delete_search_path -all -design -golden} {add_search_path /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src -design -golden} {read_design   -define SYNTHESIS -keep_unreach -merge bbox -golden -lastmod -noelab -verilog2k /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/src/raifes_dtm.v} {elaborate_design -golden -root {raifes_dtm} -rootonly }} do_read_design_revised {{read_design -verilog95   -revised -lastmod -noelab fv/raifes_dtm/fv_map.v.gz} {elaborate_design -revised -root {raifes_dtm}}} do_uniquify {{uniquify -all -nolib -golden}} do_int_reports {report_design_data report_black_box} do_flatten {{set_flatten_model -seq_constant} {set_flatten_model -seq_constant_x_to 0} {set_flatten_model -nodff_to_dlat_zero} {set_flatten_model -nodff_to_dlat_feedback} {set_flatten_model -hier_seq_merge}} alias_file_name {singlebit {original_name fv/raifes_dtm/fv_map.singlebit.original_name.alias.json.gz hdl_name fv/raifes_dtm/fv_map.singlebit.hdl_name.alias.json.gz}} do_alias_mapping {{#add_name_alias fv/raifes_dtm/fv_map.singlebit.original_name.alias.json.gz -revised} {#set_mapping_method -alias -revised} {#add_renaming_rule r1alias _reg((\\\[%w\\\])*(/U\\\$%d)*)$ @1 -type dff -both}} revised_hier_compare 1 retimed_modules {} unresolved_modules {} partial_sum_outputs_modules {} lock true}}}}
@file(raifes_dtm.attrs.tcl) 6: set_db wlec_internal_to_write_lec_label_data {{calling_function write_lec top_design raifes_dtm label rtl fvdir fv/raifes_dtm filename N/A filename_absolute N/A} {calling_function write_lec top_design raifes_dtm label fv_map fvdir fv/raifes_dtm filename fv/raifes_dtm/fv_map.v.gz filename_absolute /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/synGENUS/fv/raifes_dtm/fv_map.v.gz}}
#@ End verbose source ../prINNO/INNO/raifes_dtm.attrs.tcl
@file(raifes_dtm.invs_setup.tcl) 28: source ../prINNO/INNO/raifes_dtm.mode
#@ Begin verbose source ../prINNO/INNO/raifes_dtm.mode
@file(raifes_dtm.mode) 12: set_db timing_apply_default_primary_input_assertion false
@file(raifes_dtm.mode) 13: set_db timing_clock_phase_propagation both
@file(raifes_dtm.mode) 14: set_db timing_analysis_async_checks no_async
@file(raifes_dtm.mode) 15: set_db extract_rc_layer_independent 1
@file(raifes_dtm.mode) 16: set_db place_global_reorder_scan false
@file(raifes_dtm.mode) 17: set_db extract_rc_engine pre_route
#@ End verbose source ../prINNO/INNO/raifes_dtm.mode
@file(raifes_dtm.invs_setup.tcl) 32: if {[is_attribute -obj_type port original_name] && [is_attribute -obj_type pin original_name] && [is_attribute -obj_type pin is_phase_inverted]} {
  source ../prINNO/INNO/raifes_dtm.wnm_attrs.tcl
}
#@ Begin verbose source ../prINNO/INNO/raifes_dtm.wnm_attrs.tcl
@file(raifes_dtm.wnm_attrs.tcl) 1: set_db port:raifes_dtm/tck .original_name {tck}
@file(raifes_dtm.wnm_attrs.tcl) 2: set_db port:raifes_dtm/tms .original_name {tms}
@file(raifes_dtm.wnm_attrs.tcl) 3: set_db port:raifes_dtm/tdi .original_name {tdi}
@file(raifes_dtm.wnm_attrs.tcl) 4: set_db {port:raifes_dtm/dmi_rdata[31]} .original_name {dmi_rdata[31]}
@file(raifes_dtm.wnm_attrs.tcl) 5: set_db {port:raifes_dtm/dmi_rdata[30]} .original_name {dmi_rdata[30]}
@file(raifes_dtm.wnm_attrs.tcl) 6: set_db {port:raifes_dtm/dmi_rdata[29]} .original_name {dmi_rdata[29]}
@file(raifes_dtm.wnm_attrs.tcl) 7: set_db {port:raifes_dtm/dmi_rdata[28]} .original_name {dmi_rdata[28]}
@file(raifes_dtm.wnm_attrs.tcl) 8: set_db {port:raifes_dtm/dmi_rdata[27]} .original_name {dmi_rdata[27]}
@file(raifes_dtm.wnm_attrs.tcl) 9: set_db {port:raifes_dtm/dmi_rdata[26]} .original_name {dmi_rdata[26]}
@file(raifes_dtm.wnm_attrs.tcl) 10: set_db {port:raifes_dtm/dmi_rdata[25]} .original_name {dmi_rdata[25]}
@file(raifes_dtm.wnm_attrs.tcl) 11: set_db {port:raifes_dtm/dmi_rdata[24]} .original_name {dmi_rdata[24]}
@file(raifes_dtm.wnm_attrs.tcl) 12: set_db {port:raifes_dtm/dmi_rdata[23]} .original_name {dmi_rdata[23]}
@file(raifes_dtm.wnm_attrs.tcl) 13: set_db {port:raifes_dtm/dmi_rdata[22]} .original_name {dmi_rdata[22]}
@file(raifes_dtm.wnm_attrs.tcl) 14: set_db {port:raifes_dtm/dmi_rdata[21]} .original_name {dmi_rdata[21]}
@file(raifes_dtm.wnm_attrs.tcl) 15: set_db {port:raifes_dtm/dmi_rdata[20]} .original_name {dmi_rdata[20]}
@file(raifes_dtm.wnm_attrs.tcl) 16: set_db {port:raifes_dtm/dmi_rdata[19]} .original_name {dmi_rdata[19]}
@file(raifes_dtm.wnm_attrs.tcl) 17: set_db {port:raifes_dtm/dmi_rdata[18]} .original_name {dmi_rdata[18]}
@file(raifes_dtm.wnm_attrs.tcl) 18: set_db {port:raifes_dtm/dmi_rdata[17]} .original_name {dmi_rdata[17]}
@file(raifes_dtm.wnm_attrs.tcl) 19: set_db {port:raifes_dtm/dmi_rdata[16]} .original_name {dmi_rdata[16]}
@file(raifes_dtm.wnm_attrs.tcl) 20: set_db {port:raifes_dtm/dmi_rdata[15]} .original_name {dmi_rdata[15]}
@file(raifes_dtm.wnm_attrs.tcl) 21: set_db {port:raifes_dtm/dmi_rdata[14]} .original_name {dmi_rdata[14]}
@file(raifes_dtm.wnm_attrs.tcl) 22: set_db {port:raifes_dtm/dmi_rdata[13]} .original_name {dmi_rdata[13]}
@file(raifes_dtm.wnm_attrs.tcl) 23: set_db {port:raifes_dtm/dmi_rdata[12]} .original_name {dmi_rdata[12]}
@file(raifes_dtm.wnm_attrs.tcl) 24: set_db {port:raifes_dtm/dmi_rdata[11]} .original_name {dmi_rdata[11]}
@file(raifes_dtm.wnm_attrs.tcl) 25: set_db {port:raifes_dtm/dmi_rdata[10]} .original_name {dmi_rdata[10]}
@file(raifes_dtm.wnm_attrs.tcl) 26: set_db {port:raifes_dtm/dmi_rdata[9]} .original_name {dmi_rdata[9]}
@file(raifes_dtm.wnm_attrs.tcl) 27: set_db {port:raifes_dtm/dmi_rdata[8]} .original_name {dmi_rdata[8]}
@file(raifes_dtm.wnm_attrs.tcl) 28: set_db {port:raifes_dtm/dmi_rdata[7]} .original_name {dmi_rdata[7]}
@file(raifes_dtm.wnm_attrs.tcl) 29: set_db {port:raifes_dtm/dmi_rdata[6]} .original_name {dmi_rdata[6]}
@file(raifes_dtm.wnm_attrs.tcl) 30: set_db {port:raifes_dtm/dmi_rdata[5]} .original_name {dmi_rdata[5]}
@file(raifes_dtm.wnm_attrs.tcl) 31: set_db {port:raifes_dtm/dmi_rdata[4]} .original_name {dmi_rdata[4]}
@file(raifes_dtm.wnm_attrs.tcl) 32: set_db {port:raifes_dtm/dmi_rdata[3]} .original_name {dmi_rdata[3]}
@file(raifes_dtm.wnm_attrs.tcl) 33: set_db {port:raifes_dtm/dmi_rdata[2]} .original_name {dmi_rdata[2]}
@file(raifes_dtm.wnm_attrs.tcl) 34: set_db {port:raifes_dtm/dmi_rdata[1]} .original_name {dmi_rdata[1]}
@file(raifes_dtm.wnm_attrs.tcl) 35: set_db {port:raifes_dtm/dmi_rdata[0]} .original_name {dmi_rdata[0]}
@file(raifes_dtm.wnm_attrs.tcl) 36: set_db port:raifes_dtm/dmi_error .original_name {dmi_error}
@file(raifes_dtm.wnm_attrs.tcl) 37: set_db port:raifes_dtm/dmi_dm_busy .original_name {dmi_dm_busy}
@file(raifes_dtm.wnm_attrs.tcl) 38: set_db {port:raifes_dtm/adc_data[15]} .original_name {adc_data[15]}
@file(raifes_dtm.wnm_attrs.tcl) 39: set_db {port:raifes_dtm/adc_data[14]} .original_name {adc_data[14]}
@file(raifes_dtm.wnm_attrs.tcl) 40: set_db {port:raifes_dtm/adc_data[13]} .original_name {adc_data[13]}
@file(raifes_dtm.wnm_attrs.tcl) 41: set_db {port:raifes_dtm/adc_data[12]} .original_name {adc_data[12]}
@file(raifes_dtm.wnm_attrs.tcl) 42: set_db {port:raifes_dtm/adc_data[11]} .original_name {adc_data[11]}
@file(raifes_dtm.wnm_attrs.tcl) 43: set_db {port:raifes_dtm/adc_data[10]} .original_name {adc_data[10]}
@file(raifes_dtm.wnm_attrs.tcl) 44: set_db {port:raifes_dtm/adc_data[9]} .original_name {adc_data[9]}
@file(raifes_dtm.wnm_attrs.tcl) 45: set_db {port:raifes_dtm/adc_data[8]} .original_name {adc_data[8]}
@file(raifes_dtm.wnm_attrs.tcl) 46: set_db {port:raifes_dtm/adc_data[7]} .original_name {adc_data[7]}
@file(raifes_dtm.wnm_attrs.tcl) 47: set_db {port:raifes_dtm/adc_data[6]} .original_name {adc_data[6]}
@file(raifes_dtm.wnm_attrs.tcl) 48: set_db {port:raifes_dtm/adc_data[5]} .original_name {adc_data[5]}
@file(raifes_dtm.wnm_attrs.tcl) 49: set_db {port:raifes_dtm/adc_data[4]} .original_name {adc_data[4]}
@file(raifes_dtm.wnm_attrs.tcl) 50: set_db {port:raifes_dtm/adc_data[3]} .original_name {adc_data[3]}
@file(raifes_dtm.wnm_attrs.tcl) 51: set_db {port:raifes_dtm/adc_data[2]} .original_name {adc_data[2]}
@file(raifes_dtm.wnm_attrs.tcl) 52: set_db {port:raifes_dtm/adc_data[1]} .original_name {adc_data[1]}
@file(raifes_dtm.wnm_attrs.tcl) 53: set_db {port:raifes_dtm/adc_data[0]} .original_name {adc_data[0]}
@file(raifes_dtm.wnm_attrs.tcl) 54: set_db port:raifes_dtm/tdo .original_name {tdo}
@file(raifes_dtm.wnm_attrs.tcl) 55: set_db {port:raifes_dtm/dmi_addr[6]} .original_name {dmi_addr[6]}
@file(raifes_dtm.wnm_attrs.tcl) 56: set_db {port:raifes_dtm/dmi_addr[5]} .original_name {dmi_addr[5]}
@file(raifes_dtm.wnm_attrs.tcl) 57: set_db {port:raifes_dtm/dmi_addr[4]} .original_name {dmi_addr[4]}
@file(raifes_dtm.wnm_attrs.tcl) 58: set_db {port:raifes_dtm/dmi_addr[3]} .original_name {dmi_addr[3]}
@file(raifes_dtm.wnm_attrs.tcl) 59: set_db {port:raifes_dtm/dmi_addr[2]} .original_name {dmi_addr[2]}
@file(raifes_dtm.wnm_attrs.tcl) 60: set_db {port:raifes_dtm/dmi_addr[1]} .original_name {dmi_addr[1]}
@file(raifes_dtm.wnm_attrs.tcl) 61: set_db {port:raifes_dtm/dmi_addr[0]} .original_name {dmi_addr[0]}
@file(raifes_dtm.wnm_attrs.tcl) 62: set_db {port:raifes_dtm/dmi_wdata[31]} .original_name {dmi_wdata[31]}
@file(raifes_dtm.wnm_attrs.tcl) 63: set_db {port:raifes_dtm/dmi_wdata[30]} .original_name {dmi_wdata[30]}
@file(raifes_dtm.wnm_attrs.tcl) 64: set_db {port:raifes_dtm/dmi_wdata[29]} .original_name {dmi_wdata[29]}
@file(raifes_dtm.wnm_attrs.tcl) 65: set_db {port:raifes_dtm/dmi_wdata[28]} .original_name {dmi_wdata[28]}
@file(raifes_dtm.wnm_attrs.tcl) 66: set_db {port:raifes_dtm/dmi_wdata[27]} .original_name {dmi_wdata[27]}
@file(raifes_dtm.wnm_attrs.tcl) 67: set_db {port:raifes_dtm/dmi_wdata[26]} .original_name {dmi_wdata[26]}
@file(raifes_dtm.wnm_attrs.tcl) 68: set_db {port:raifes_dtm/dmi_wdata[25]} .original_name {dmi_wdata[25]}
@file(raifes_dtm.wnm_attrs.tcl) 69: set_db {port:raifes_dtm/dmi_wdata[24]} .original_name {dmi_wdata[24]}
@file(raifes_dtm.wnm_attrs.tcl) 70: set_db {port:raifes_dtm/dmi_wdata[23]} .original_name {dmi_wdata[23]}
@file(raifes_dtm.wnm_attrs.tcl) 71: set_db {port:raifes_dtm/dmi_wdata[22]} .original_name {dmi_wdata[22]}
@file(raifes_dtm.wnm_attrs.tcl) 72: set_db {port:raifes_dtm/dmi_wdata[21]} .original_name {dmi_wdata[21]}
@file(raifes_dtm.wnm_attrs.tcl) 73: set_db {port:raifes_dtm/dmi_wdata[20]} .original_name {dmi_wdata[20]}
@file(raifes_dtm.wnm_attrs.tcl) 74: set_db {port:raifes_dtm/dmi_wdata[19]} .original_name {dmi_wdata[19]}
@file(raifes_dtm.wnm_attrs.tcl) 75: set_db {port:raifes_dtm/dmi_wdata[18]} .original_name {dmi_wdata[18]}
@file(raifes_dtm.wnm_attrs.tcl) 76: set_db {port:raifes_dtm/dmi_wdata[17]} .original_name {dmi_wdata[17]}
@file(raifes_dtm.wnm_attrs.tcl) 77: set_db {port:raifes_dtm/dmi_wdata[16]} .original_name {dmi_wdata[16]}
@file(raifes_dtm.wnm_attrs.tcl) 78: set_db {port:raifes_dtm/dmi_wdata[15]} .original_name {dmi_wdata[15]}
@file(raifes_dtm.wnm_attrs.tcl) 79: set_db {port:raifes_dtm/dmi_wdata[14]} .original_name {dmi_wdata[14]}
@file(raifes_dtm.wnm_attrs.tcl) 80: set_db {port:raifes_dtm/dmi_wdata[13]} .original_name {dmi_wdata[13]}
@file(raifes_dtm.wnm_attrs.tcl) 81: set_db {port:raifes_dtm/dmi_wdata[12]} .original_name {dmi_wdata[12]}
@file(raifes_dtm.wnm_attrs.tcl) 82: set_db {port:raifes_dtm/dmi_wdata[11]} .original_name {dmi_wdata[11]}
@file(raifes_dtm.wnm_attrs.tcl) 83: set_db {port:raifes_dtm/dmi_wdata[10]} .original_name {dmi_wdata[10]}
@file(raifes_dtm.wnm_attrs.tcl) 84: set_db {port:raifes_dtm/dmi_wdata[9]} .original_name {dmi_wdata[9]}
@file(raifes_dtm.wnm_attrs.tcl) 85: set_db {port:raifes_dtm/dmi_wdata[8]} .original_name {dmi_wdata[8]}
@file(raifes_dtm.wnm_attrs.tcl) 86: set_db {port:raifes_dtm/dmi_wdata[7]} .original_name {dmi_wdata[7]}
@file(raifes_dtm.wnm_attrs.tcl) 87: set_db {port:raifes_dtm/dmi_wdata[6]} .original_name {dmi_wdata[6]}
@file(raifes_dtm.wnm_attrs.tcl) 88: set_db {port:raifes_dtm/dmi_wdata[5]} .original_name {dmi_wdata[5]}
@file(raifes_dtm.wnm_attrs.tcl) 89: set_db {port:raifes_dtm/dmi_wdata[4]} .original_name {dmi_wdata[4]}
@file(raifes_dtm.wnm_attrs.tcl) 90: set_db {port:raifes_dtm/dmi_wdata[3]} .original_name {dmi_wdata[3]}
@file(raifes_dtm.wnm_attrs.tcl) 91: set_db {port:raifes_dtm/dmi_wdata[2]} .original_name {dmi_wdata[2]}
@file(raifes_dtm.wnm_attrs.tcl) 92: set_db {port:raifes_dtm/dmi_wdata[1]} .original_name {dmi_wdata[1]}
@file(raifes_dtm.wnm_attrs.tcl) 93: set_db {port:raifes_dtm/dmi_wdata[0]} .original_name {dmi_wdata[0]}
@file(raifes_dtm.wnm_attrs.tcl) 94: set_db port:raifes_dtm/dmi_en .original_name {dmi_en}
@file(raifes_dtm.wnm_attrs.tcl) 95: set_db port:raifes_dtm/dmi_wen .original_name {dmi_wen}
@file(raifes_dtm.wnm_attrs.tcl) 96: set_db {port:raifes_dtm/adc_ctrl[15]} .original_name {adc_ctrl[15]}
@file(raifes_dtm.wnm_attrs.tcl) 97: set_db {port:raifes_dtm/adc_ctrl[14]} .original_name {adc_ctrl[14]}
@file(raifes_dtm.wnm_attrs.tcl) 98: set_db {port:raifes_dtm/adc_ctrl[13]} .original_name {adc_ctrl[13]}
@file(raifes_dtm.wnm_attrs.tcl) 99: set_db {port:raifes_dtm/adc_ctrl[12]} .original_name {adc_ctrl[12]}
@file(raifes_dtm.wnm_attrs.tcl) 100: set_db {port:raifes_dtm/adc_ctrl[11]} .original_name {adc_ctrl[11]}
@file(raifes_dtm.wnm_attrs.tcl) 101: set_db {port:raifes_dtm/adc_ctrl[10]} .original_name {adc_ctrl[10]}
@file(raifes_dtm.wnm_attrs.tcl) 102: set_db {port:raifes_dtm/adc_ctrl[9]} .original_name {adc_ctrl[9]}
@file(raifes_dtm.wnm_attrs.tcl) 103: set_db {port:raifes_dtm/adc_ctrl[8]} .original_name {adc_ctrl[8]}
@file(raifes_dtm.wnm_attrs.tcl) 104: set_db {port:raifes_dtm/adc_ctrl[7]} .original_name {adc_ctrl[7]}
@file(raifes_dtm.wnm_attrs.tcl) 105: set_db {port:raifes_dtm/adc_ctrl[6]} .original_name {adc_ctrl[6]}
@file(raifes_dtm.wnm_attrs.tcl) 106: set_db {port:raifes_dtm/adc_ctrl[5]} .original_name {adc_ctrl[5]}
@file(raifes_dtm.wnm_attrs.tcl) 107: set_db {port:raifes_dtm/adc_ctrl[4]} .original_name {adc_ctrl[4]}
@file(raifes_dtm.wnm_attrs.tcl) 108: set_db {port:raifes_dtm/adc_ctrl[3]} .original_name {adc_ctrl[3]}
@file(raifes_dtm.wnm_attrs.tcl) 109: set_db {port:raifes_dtm/adc_ctrl[2]} .original_name {adc_ctrl[2]}
@file(raifes_dtm.wnm_attrs.tcl) 110: set_db {port:raifes_dtm/adc_ctrl[1]} .original_name {adc_ctrl[1]}
@file(raifes_dtm.wnm_attrs.tcl) 111: set_db {port:raifes_dtm/adc_ctrl[0]} .original_name {adc_ctrl[0]}
@file(raifes_dtm.wnm_attrs.tcl) 112: set_db {port:raifes_dtm/puf_ctrl[31]} .original_name {puf_ctrl[31]}
@file(raifes_dtm.wnm_attrs.tcl) 113: set_db {port:raifes_dtm/puf_ctrl[30]} .original_name {puf_ctrl[30]}
@file(raifes_dtm.wnm_attrs.tcl) 114: set_db {port:raifes_dtm/puf_ctrl[29]} .original_name {puf_ctrl[29]}
@file(raifes_dtm.wnm_attrs.tcl) 115: set_db {port:raifes_dtm/puf_ctrl[28]} .original_name {puf_ctrl[28]}
@file(raifes_dtm.wnm_attrs.tcl) 116: set_db {port:raifes_dtm/puf_ctrl[27]} .original_name {puf_ctrl[27]}
@file(raifes_dtm.wnm_attrs.tcl) 117: set_db {port:raifes_dtm/puf_ctrl[26]} .original_name {puf_ctrl[26]}
@file(raifes_dtm.wnm_attrs.tcl) 118: set_db {port:raifes_dtm/puf_ctrl[25]} .original_name {puf_ctrl[25]}
@file(raifes_dtm.wnm_attrs.tcl) 119: set_db {port:raifes_dtm/puf_ctrl[24]} .original_name {puf_ctrl[24]}
@file(raifes_dtm.wnm_attrs.tcl) 120: set_db {port:raifes_dtm/puf_ctrl[23]} .original_name {puf_ctrl[23]}
@file(raifes_dtm.wnm_attrs.tcl) 121: set_db {port:raifes_dtm/puf_ctrl[22]} .original_name {puf_ctrl[22]}
@file(raifes_dtm.wnm_attrs.tcl) 122: set_db {port:raifes_dtm/puf_ctrl[21]} .original_name {puf_ctrl[21]}
@file(raifes_dtm.wnm_attrs.tcl) 123: set_db {port:raifes_dtm/puf_ctrl[20]} .original_name {puf_ctrl[20]}
@file(raifes_dtm.wnm_attrs.tcl) 124: set_db {port:raifes_dtm/puf_ctrl[19]} .original_name {puf_ctrl[19]}
@file(raifes_dtm.wnm_attrs.tcl) 125: set_db {port:raifes_dtm/puf_ctrl[18]} .original_name {puf_ctrl[18]}
@file(raifes_dtm.wnm_attrs.tcl) 126: set_db {port:raifes_dtm/puf_ctrl[17]} .original_name {puf_ctrl[17]}
@file(raifes_dtm.wnm_attrs.tcl) 127: set_db {port:raifes_dtm/puf_ctrl[16]} .original_name {puf_ctrl[16]}
@file(raifes_dtm.wnm_attrs.tcl) 128: set_db {port:raifes_dtm/puf_ctrl[15]} .original_name {puf_ctrl[15]}
@file(raifes_dtm.wnm_attrs.tcl) 129: set_db {port:raifes_dtm/puf_ctrl[14]} .original_name {puf_ctrl[14]}
@file(raifes_dtm.wnm_attrs.tcl) 130: set_db {port:raifes_dtm/puf_ctrl[13]} .original_name {puf_ctrl[13]}
@file(raifes_dtm.wnm_attrs.tcl) 131: set_db {port:raifes_dtm/puf_ctrl[12]} .original_name {puf_ctrl[12]}
@file(raifes_dtm.wnm_attrs.tcl) 132: set_db {port:raifes_dtm/puf_ctrl[11]} .original_name {puf_ctrl[11]}
@file(raifes_dtm.wnm_attrs.tcl) 133: set_db {port:raifes_dtm/puf_ctrl[10]} .original_name {puf_ctrl[10]}
@file(raifes_dtm.wnm_attrs.tcl) 134: set_db {port:raifes_dtm/puf_ctrl[9]} .original_name {puf_ctrl[9]}
@file(raifes_dtm.wnm_attrs.tcl) 135: set_db {port:raifes_dtm/puf_ctrl[8]} .original_name {puf_ctrl[8]}
@file(raifes_dtm.wnm_attrs.tcl) 136: set_db {port:raifes_dtm/puf_ctrl[7]} .original_name {puf_ctrl[7]}
@file(raifes_dtm.wnm_attrs.tcl) 137: set_db {port:raifes_dtm/puf_ctrl[6]} .original_name {puf_ctrl[6]}
@file(raifes_dtm.wnm_attrs.tcl) 138: set_db {port:raifes_dtm/puf_ctrl[5]} .original_name {puf_ctrl[5]}
@file(raifes_dtm.wnm_attrs.tcl) 139: set_db {port:raifes_dtm/puf_ctrl[4]} .original_name {puf_ctrl[4]}
@file(raifes_dtm.wnm_attrs.tcl) 140: set_db {port:raifes_dtm/puf_ctrl[3]} .original_name {puf_ctrl[3]}
@file(raifes_dtm.wnm_attrs.tcl) 141: set_db {port:raifes_dtm/puf_ctrl[2]} .original_name {puf_ctrl[2]}
@file(raifes_dtm.wnm_attrs.tcl) 142: set_db {port:raifes_dtm/puf_ctrl[1]} .original_name {puf_ctrl[1]}
@file(raifes_dtm.wnm_attrs.tcl) 143: set_db {port:raifes_dtm/puf_ctrl[0]} .original_name {puf_ctrl[0]}
@file(raifes_dtm.wnm_attrs.tcl) 144: set_db {port:raifes_dtm/debug_state[3]} .original_name {debug_state[3]}
@file(raifes_dtm.wnm_attrs.tcl) 145: set_db {port:raifes_dtm/debug_state[2]} .original_name {debug_state[2]}
@file(raifes_dtm.wnm_attrs.tcl) 146: set_db {port:raifes_dtm/debug_state[1]} .original_name {debug_state[1]}
@file(raifes_dtm.wnm_attrs.tcl) 147: set_db {port:raifes_dtm/debug_state[0]} .original_name {debug_state[0]}
@file(raifes_dtm.wnm_attrs.tcl) 151: set_db {pin:raifes_dtm/DMI_reg[1]/Q} .original_name {DMI[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 152: set_db {pin:raifes_dtm/DMI_reg[28]/Q} .original_name {DMI[28]/q}
@file(raifes_dtm.wnm_attrs.tcl) 153: set_db {pin:raifes_dtm/DMI_reg[19]/Q} .original_name {DMI[19]/q}
@file(raifes_dtm.wnm_attrs.tcl) 154: set_db {pin:raifes_dtm/DMI_reg[21]/Q} .original_name {DMI[21]/q}
@file(raifes_dtm.wnm_attrs.tcl) 155: set_db {pin:raifes_dtm/DMI_reg[22]/Q} .original_name {DMI[22]/q}
@file(raifes_dtm.wnm_attrs.tcl) 156: set_db {pin:raifes_dtm/DMI_reg[23]/Q} .original_name {DMI[23]/q}
@file(raifes_dtm.wnm_attrs.tcl) 157: set_db {pin:raifes_dtm/DMI_reg[24]/Q} .original_name {DMI[24]/q}
@file(raifes_dtm.wnm_attrs.tcl) 158: set_db {pin:raifes_dtm/DMI_reg[25]/Q} .original_name {DMI[25]/q}
@file(raifes_dtm.wnm_attrs.tcl) 159: set_db {pin:raifes_dtm/DMI_reg[26]/Q} .original_name {DMI[26]/q}
@file(raifes_dtm.wnm_attrs.tcl) 160: set_db {pin:raifes_dtm/DMI_reg[27]/Q} .original_name {DMI[27]/q}
@file(raifes_dtm.wnm_attrs.tcl) 161: set_db {pin:raifes_dtm/DMI_reg[40]/Q} .original_name {DMI[40]/q}
@file(raifes_dtm.wnm_attrs.tcl) 162: set_db {pin:raifes_dtm/DMI_reg[29]/Q} .original_name {DMI[29]/q}
@file(raifes_dtm.wnm_attrs.tcl) 163: set_db {pin:raifes_dtm/DMI_reg[30]/Q} .original_name {DMI[30]/q}
@file(raifes_dtm.wnm_attrs.tcl) 164: set_db {pin:raifes_dtm/DMI_reg[31]/Q} .original_name {DMI[31]/q}
@file(raifes_dtm.wnm_attrs.tcl) 165: set_db {pin:raifes_dtm/DMI_reg[32]/Q} .original_name {DMI[32]/q}
@file(raifes_dtm.wnm_attrs.tcl) 166: set_db {pin:raifes_dtm/DMI_reg[33]/Q} .original_name {DMI[33]/q}
@file(raifes_dtm.wnm_attrs.tcl) 167: set_db {pin:raifes_dtm/DMI_reg[2]/Q} .original_name {DMI[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 168: set_db {pin:raifes_dtm/DMI_reg[3]/Q} .original_name {DMI[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 169: set_db {pin:raifes_dtm/DMI_reg[34]/Q} .original_name {DMI[34]/q}
@file(raifes_dtm.wnm_attrs.tcl) 170: set_db {pin:raifes_dtm/DMI_reg[39]/Q} .original_name {DMI[39]/q}
@file(raifes_dtm.wnm_attrs.tcl) 171: set_db {pin:raifes_dtm/DMI_reg[0]/Q} .original_name {DMI[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 172: set_db {pin:raifes_dtm/DMI_reg[36]/Q} .original_name {DMI[36]/q}
@file(raifes_dtm.wnm_attrs.tcl) 173: set_db {pin:raifes_dtm/DMI_reg[37]/Q} .original_name {DMI[37]/q}
@file(raifes_dtm.wnm_attrs.tcl) 174: set_db {pin:raifes_dtm/DMI_reg[20]/Q} .original_name {DMI[20]/q}
@file(raifes_dtm.wnm_attrs.tcl) 175: set_db {pin:raifes_dtm/DMI_reg[38]/Q} .original_name {DMI[38]/q}
@file(raifes_dtm.wnm_attrs.tcl) 176: set_db {pin:raifes_dtm/DMI_reg[4]/Q} .original_name {DMI[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 177: set_db {pin:raifes_dtm/DMI_reg[18]/Q} .original_name {DMI[18]/q}
@file(raifes_dtm.wnm_attrs.tcl) 178: set_db {pin:raifes_dtm/DMI_reg[17]/Q} .original_name {DMI[17]/q}
@file(raifes_dtm.wnm_attrs.tcl) 179: set_db {pin:raifes_dtm/DMI_reg[16]/Q} .original_name {DMI[16]/q}
@file(raifes_dtm.wnm_attrs.tcl) 180: set_db {pin:raifes_dtm/DMI_reg[15]/Q} .original_name {DMI[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 181: set_db {pin:raifes_dtm/DMI_reg[14]/Q} .original_name {DMI[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 182: set_db {pin:raifes_dtm/DMI_reg[13]/Q} .original_name {DMI[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 183: set_db {pin:raifes_dtm/DMI_reg[12]/Q} .original_name {DMI[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 184: set_db {pin:raifes_dtm/DMI_reg[11]/Q} .original_name {DMI[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 185: set_db {pin:raifes_dtm/DMI_reg[10]/Q} .original_name {DMI[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 186: set_db {pin:raifes_dtm/DMI_reg[9]/Q} .original_name {DMI[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 187: set_db {pin:raifes_dtm/DMI_reg[8]/Q} .original_name {DMI[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 188: set_db {pin:raifes_dtm/DMI_reg[7]/Q} .original_name {DMI[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 189: set_db {pin:raifes_dtm/DMI_reg[6]/Q} .original_name {DMI[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 190: set_db {pin:raifes_dtm/DMI_reg[5]/Q} .original_name {DMI[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 191: set_db {pin:raifes_dtm/DMI_reg[35]/Q} .original_name {DMI[35]/q}
@file(raifes_dtm.wnm_attrs.tcl) 192: set_db pin:raifes_dtm/tdo_r_reg/Q .original_name {tdo_r/q}
@file(raifes_dtm.wnm_attrs.tcl) 193: set_db {pin:raifes_dtm/DTM_reg[5]/Q} .original_name {DTM[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 194: set_db {pin:raifes_dtm/ADCDATA_reg[2]/Q} .original_name {ADCDATA[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 195: set_db {pin:raifes_dtm/ADCDATA_reg[3]/Q} .original_name {ADCDATA[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 196: set_db {pin:raifes_dtm/ADCDATA_reg[4]/Q} .original_name {ADCDATA[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 197: set_db {pin:raifes_dtm/ADCDATA_reg[5]/Q} .original_name {ADCDATA[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 198: set_db {pin:raifes_dtm/ADCDATA_reg[6]/Q} .original_name {ADCDATA[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 199: set_db {pin:raifes_dtm/ADCDATA_reg[1]/Q} .original_name {ADCDATA[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 200: set_db {pin:raifes_dtm/state_reg[0]/Q} .original_name {state[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 201: set_db {pin:raifes_dtm/ADCDATA_reg[9]/Q} .original_name {ADCDATA[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 202: set_db {pin:raifes_dtm/ADCDATA_reg[10]/Q} .original_name {ADCDATA[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 203: set_db {pin:raifes_dtm/ADCDATA_reg[11]/Q} .original_name {ADCDATA[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 204: set_db {pin:raifes_dtm/ADCDATA_reg[12]/Q} .original_name {ADCDATA[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 205: set_db {pin:raifes_dtm/ADCDATA_reg[13]/Q} .original_name {ADCDATA[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 206: set_db {pin:raifes_dtm/ADCDATA_reg[14]/Q} .original_name {ADCDATA[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 207: set_db {pin:raifes_dtm/DTM_reg[22]/Q} .original_name {DTM[22]/q}
@file(raifes_dtm.wnm_attrs.tcl) 208: set_db {pin:raifes_dtm/ADCDATA_reg[15]/Q} .original_name {ADCDATA[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 209: set_db {pin:raifes_dtm/ADCDATA_reg[0]/Q} .original_name {ADCDATA[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 210: set_db {pin:raifes_dtm/DTM_reg[2]/Q} .original_name {DTM[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 211: set_db {pin:raifes_dtm/DTM_reg[3]/Q} .original_name {DTM[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 212: set_db {pin:raifes_dtm/DTM_reg[7]/Q} .original_name {DTM[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 213: set_db {pin:raifes_dtm/DTM_reg[8]/Q} .original_name {DTM[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 214: set_db {pin:raifes_dtm/DTM_reg[9]/Q} .original_name {DTM[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 215: set_db {pin:raifes_dtm/DTM_reg[10]/Q} .original_name {DTM[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 216: set_db {pin:raifes_dtm/DTM_reg[11]/Q} .original_name {DTM[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 217: set_db {pin:raifes_dtm/DTM_reg[12]/Q} .original_name {DTM[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 218: set_db {pin:raifes_dtm/DTM_reg[14]/Q} .original_name {DTM[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 219: set_db {pin:raifes_dtm/DTM_reg[15]/Q} .original_name {DTM[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 220: set_db {pin:raifes_dtm/DTM_reg[18]/Q} .original_name {DTM[18]/q}
@file(raifes_dtm.wnm_attrs.tcl) 221: set_db {pin:raifes_dtm/DTM_reg[24]/Q} .original_name {DTM[24]/q}
@file(raifes_dtm.wnm_attrs.tcl) 222: set_db {pin:raifes_dtm/ADCDATA_reg[7]/Q} .original_name {ADCDATA[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 223: set_db {pin:raifes_dtm/DTM_reg[20]/Q} .original_name {DTM[20]/q}
@file(raifes_dtm.wnm_attrs.tcl) 224: set_db {pin:raifes_dtm/DTM_reg[21]/Q} .original_name {DTM[21]/q}
@file(raifes_dtm.wnm_attrs.tcl) 225: set_db {pin:raifes_dtm/DTM_reg[16]/Q} .original_name {DTM[16]/q}
@file(raifes_dtm.wnm_attrs.tcl) 226: set_db {pin:raifes_dtm/DTM_reg[17]/Q} .original_name {DTM[17]/q}
@file(raifes_dtm.wnm_attrs.tcl) 227: set_db {pin:raifes_dtm/DTM_reg[23]/Q} .original_name {DTM[23]/q}
@file(raifes_dtm.wnm_attrs.tcl) 228: set_db {pin:raifes_dtm/DTM_reg[1]/Q} .original_name {DTM[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 229: set_db {pin:raifes_dtm/DTM_reg[19]/Q} .original_name {DTM[19]/q}
@file(raifes_dtm.wnm_attrs.tcl) 230: set_db {pin:raifes_dtm/DTM_reg[30]/Q} .original_name {DTM[30]/q}
@file(raifes_dtm.wnm_attrs.tcl) 231: set_db {pin:raifes_dtm/DTM_reg[26]/Q} .original_name {DTM[26]/q}
@file(raifes_dtm.wnm_attrs.tcl) 232: set_db {pin:raifes_dtm/DTM_reg[27]/Q} .original_name {DTM[27]/q}
@file(raifes_dtm.wnm_attrs.tcl) 233: set_db {pin:raifes_dtm/DTM_reg[0]/Q} .original_name {DTM[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 234: set_db {pin:raifes_dtm/DTM_reg[4]/Q} .original_name {DTM[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 235: set_db {pin:raifes_dtm/DTM_reg[6]/Q} .original_name {DTM[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 236: set_db {pin:raifes_dtm/DTM_reg[13]/Q} .original_name {DTM[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 237: set_db {pin:raifes_dtm/DTM_reg[28]/Q} .original_name {DTM[28]/q}
@file(raifes_dtm.wnm_attrs.tcl) 238: set_db {pin:raifes_dtm/DTM_reg[25]/Q} .original_name {DTM[25]/q}
@file(raifes_dtm.wnm_attrs.tcl) 239: set_db {pin:raifes_dtm/DTM_reg[29]/Q} .original_name {DTM[29]/q}
@file(raifes_dtm.wnm_attrs.tcl) 240: set_db {pin:raifes_dtm/ADCDATA_reg[8]/Q} .original_name {ADCDATA[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 241: set_db {pin:raifes_dtm/ADCCTRL_reg[13]/Q} .original_name {ADCCTRL[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 242: set_db {pin:raifes_dtm/ADCCTRL_reg[6]/Q} .original_name {ADCCTRL[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 243: set_db {pin:raifes_dtm/ADCCTRL_reg[8]/Q} .original_name {ADCCTRL[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 244: set_db {pin:raifes_dtm/ADCCTRL_reg[4]/Q} .original_name {ADCCTRL[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 245: set_db {pin:raifes_dtm/ADCCTRL_reg[1]/Q} .original_name {ADCCTRL[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 246: set_db {pin:raifes_dtm/ADCCTRL_reg[0]/Q} .original_name {ADCCTRL[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 247: set_db {pin:raifes_dtm/ADCCTRL_reg[11]/Q} .original_name {ADCCTRL[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 248: set_db {pin:raifes_dtm/ADCCTRL_reg[9]/Q} .original_name {ADCCTRL[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 249: set_db {pin:raifes_dtm/ADCCTRL_reg[7]/Q} .original_name {ADCCTRL[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 250: set_db {pin:raifes_dtm/ADCCTRL_reg[5]/Q} .original_name {ADCCTRL[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 251: set_db {pin:raifes_dtm/DTM_reg[31]/Q} .original_name {DTM[31]/q}
@file(raifes_dtm.wnm_attrs.tcl) 252: set_db {pin:raifes_dtm/ADCCTRL_reg[3]/Q} .original_name {ADCCTRL[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 253: set_db {pin:raifes_dtm/ADCCTRL_reg[12]/Q} .original_name {ADCCTRL[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 254: set_db {pin:raifes_dtm/ADCCTRL_reg[10]/Q} .original_name {ADCCTRL[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 255: set_db {pin:raifes_dtm/ADCCTRL_reg[14]/Q} .original_name {ADCCTRL[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 256: set_db {pin:raifes_dtm/ADCCTRL_reg[2]/Q} .original_name {ADCCTRL[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 257: set_db {pin:raifes_dtm/IDCODE_reg[1]/Q} .original_name {IDCODE[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 258: set_db {pin:raifes_dtm/IDCODE_reg[2]/Q} .original_name {IDCODE[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 259: set_db {pin:raifes_dtm/IDCODE_reg[3]/Q} .original_name {IDCODE[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 260: set_db {pin:raifes_dtm/IDCODE_reg[21]/Q} .original_name {IDCODE[21]/q}
@file(raifes_dtm.wnm_attrs.tcl) 261: set_db {pin:raifes_dtm/IDCODE_reg[22]/Q} .original_name {IDCODE[22]/q}
@file(raifes_dtm.wnm_attrs.tcl) 262: set_db {pin:raifes_dtm/IDCODE_reg[23]/Q} .original_name {IDCODE[23]/q}
@file(raifes_dtm.wnm_attrs.tcl) 263: set_db {pin:raifes_dtm/IDCODE_reg[24]/Q} .original_name {IDCODE[24]/q}
@file(raifes_dtm.wnm_attrs.tcl) 264: set_db {pin:raifes_dtm/IDCODE_reg[25]/Q} .original_name {IDCODE[25]/q}
@file(raifes_dtm.wnm_attrs.tcl) 265: set_db {pin:raifes_dtm/IDCODE_reg[26]/Q} .original_name {IDCODE[26]/q}
@file(raifes_dtm.wnm_attrs.tcl) 266: set_db {pin:raifes_dtm/IDCODE_reg[27]/Q} .original_name {IDCODE[27]/q}
@file(raifes_dtm.wnm_attrs.tcl) 267: set_db {pin:raifes_dtm/IDCODE_reg[30]/Q} .original_name {IDCODE[30]/q}
@file(raifes_dtm.wnm_attrs.tcl) 268: set_db {pin:raifes_dtm/IDCODE_reg[0]/Q} .original_name {IDCODE[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 269: set_db {pin:raifes_dtm/IDCODE_reg[12]/Q} .original_name {IDCODE[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 270: set_db {pin:raifes_dtm/IDCODE_reg[4]/Q} .original_name {IDCODE[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 271: set_db {pin:raifes_dtm/state_reg[1]/Q} .original_name {state[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 272: set_db {pin:raifes_dtm/IDCODE_reg[5]/Q} .original_name {IDCODE[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 273: set_db {pin:raifes_dtm/state_reg[3]/Q} .original_name {state[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 274: set_db {pin:raifes_dtm/IDCODE_reg[6]/Q} .original_name {IDCODE[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 275: set_db {pin:raifes_dtm/IDCODE_reg[28]/Q} .original_name {IDCODE[28]/q}
@file(raifes_dtm.wnm_attrs.tcl) 276: set_db {pin:raifes_dtm/IDCODE_reg[7]/Q} .original_name {IDCODE[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 277: set_db {pin:raifes_dtm/IDCODE_reg[8]/Q} .original_name {IDCODE[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 278: set_db {pin:raifes_dtm/IDCODE_reg[9]/Q} .original_name {IDCODE[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 279: set_db {pin:raifes_dtm/IDCODE_reg[20]/Q} .original_name {IDCODE[20]/q}
@file(raifes_dtm.wnm_attrs.tcl) 280: set_db {pin:raifes_dtm/IDCODE_reg[10]/Q} .original_name {IDCODE[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 281: set_db {pin:raifes_dtm/IDCODE_reg[13]/Q} .original_name {IDCODE[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 282: set_db {pin:raifes_dtm/IDCODE_reg[14]/Q} .original_name {IDCODE[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 283: set_db {pin:raifes_dtm/IDCODE_reg[15]/Q} .original_name {IDCODE[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 284: set_db {pin:raifes_dtm/IDCODE_reg[17]/Q} .original_name {IDCODE[17]/q}
@file(raifes_dtm.wnm_attrs.tcl) 285: set_db {pin:raifes_dtm/IDCODE_reg[29]/Q} .original_name {IDCODE[29]/q}
@file(raifes_dtm.wnm_attrs.tcl) 286: set_db {pin:raifes_dtm/IDCODE_reg[16]/Q} .original_name {IDCODE[16]/q}
@file(raifes_dtm.wnm_attrs.tcl) 287: set_db {pin:raifes_dtm/IDCODE_reg[11]/Q} .original_name {IDCODE[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 288: set_db {pin:raifes_dtm/IDCODE_reg[18]/Q} .original_name {IDCODE[18]/q}
@file(raifes_dtm.wnm_attrs.tcl) 289: set_db {pin:raifes_dtm/IDCODE_reg[19]/Q} .original_name {IDCODE[19]/q}
@file(raifes_dtm.wnm_attrs.tcl) 290: set_db {pin:raifes_dtm/IR_shift_reg[0]/Q} .original_name {IR_shift[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 291: set_db {pin:raifes_dtm/ADCCTRL_reg[15]/Q} .original_name {ADCCTRL[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 292: set_db {pin:raifes_dtm/PUFCTRL_reg[20]/Q} .original_name {PUFCTRL[20]/q}
@file(raifes_dtm.wnm_attrs.tcl) 293: set_db {pin:raifes_dtm/PUFCTRL_reg[0]/Q} .original_name {PUFCTRL[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 294: set_db {pin:raifes_dtm/PUFCTRL_reg[1]/Q} .original_name {PUFCTRL[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 295: set_db {pin:raifes_dtm/PUFCTRL_reg[8]/Q} .original_name {PUFCTRL[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 296: set_db {pin:raifes_dtm/PUFCTRL_reg[2]/Q} .original_name {PUFCTRL[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 297: set_db {pin:raifes_dtm/PUFCTRL_reg[22]/Q} .original_name {PUFCTRL[22]/q}
@file(raifes_dtm.wnm_attrs.tcl) 298: set_db {pin:raifes_dtm/PUFCTRL_reg[14]/Q} .original_name {PUFCTRL[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 299: set_db {pin:raifes_dtm/PUFCTRL_reg[17]/Q} .original_name {PUFCTRL[17]/q}
@file(raifes_dtm.wnm_attrs.tcl) 300: set_db {pin:raifes_dtm/PUFCTRL_reg[4]/Q} .original_name {PUFCTRL[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 301: set_db {pin:raifes_dtm/PUFCTRL_reg[24]/Q} .original_name {PUFCTRL[24]/q}
@file(raifes_dtm.wnm_attrs.tcl) 302: set_db {pin:raifes_dtm/PUFCTRL_reg[29]/Q} .original_name {PUFCTRL[29]/q}
@file(raifes_dtm.wnm_attrs.tcl) 303: set_db {pin:raifes_dtm/PUFCTRL_reg[9]/Q} .original_name {PUFCTRL[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 304: set_db {pin:raifes_dtm/PUFCTRL_reg[10]/Q} .original_name {PUFCTRL[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 305: set_db {pin:raifes_dtm/PUFCTRL_reg[11]/Q} .original_name {PUFCTRL[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 306: set_db {pin:raifes_dtm/PUFCTRL_reg[13]/Q} .original_name {PUFCTRL[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 307: set_db {pin:raifes_dtm/PUFCTRL_reg[15]/Q} .original_name {PUFCTRL[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 308: set_db {pin:raifes_dtm/PUFCTRL_reg[16]/Q} .original_name {PUFCTRL[16]/q}
@file(raifes_dtm.wnm_attrs.tcl) 309: set_db {pin:raifes_dtm/PUFCTRL_reg[3]/Q} .original_name {PUFCTRL[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 310: set_db {pin:raifes_dtm/PUFCTRL_reg[19]/Q} .original_name {PUFCTRL[19]/q}
@file(raifes_dtm.wnm_attrs.tcl) 311: set_db {pin:raifes_dtm/PUFCTRL_reg[21]/Q} .original_name {PUFCTRL[21]/q}
@file(raifes_dtm.wnm_attrs.tcl) 312: set_db {pin:raifes_dtm/PUFCTRL_reg[25]/Q} .original_name {PUFCTRL[25]/q}
@file(raifes_dtm.wnm_attrs.tcl) 313: set_db {pin:raifes_dtm/PUFCTRL_reg[30]/Q} .original_name {PUFCTRL[30]/q}
@file(raifes_dtm.wnm_attrs.tcl) 314: set_db {pin:raifes_dtm/PUFCTRL_reg[27]/Q} .original_name {PUFCTRL[27]/q}
@file(raifes_dtm.wnm_attrs.tcl) 315: set_db {pin:raifes_dtm/PUFCTRL_reg[23]/Q} .original_name {PUFCTRL[23]/q}
@file(raifes_dtm.wnm_attrs.tcl) 316: set_db {pin:raifes_dtm/PUFCTRL_reg[12]/Q} .original_name {PUFCTRL[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 317: set_db {pin:raifes_dtm/PUFCTRL_reg[18]/Q} .original_name {PUFCTRL[18]/q}
@file(raifes_dtm.wnm_attrs.tcl) 318: set_db {pin:raifes_dtm/PUFCTRL_reg[5]/Q} .original_name {PUFCTRL[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 319: set_db {pin:raifes_dtm/PUFCTRL_reg[26]/Q} .original_name {PUFCTRL[26]/q}
@file(raifes_dtm.wnm_attrs.tcl) 320: set_db {pin:raifes_dtm/PUFCTRL_reg[28]/Q} .original_name {PUFCTRL[28]/q}
@file(raifes_dtm.wnm_attrs.tcl) 321: set_db {pin:raifes_dtm/PUFCTRL_reg[7]/Q} .original_name {PUFCTRL[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 322: set_db {pin:raifes_dtm/PUFCTRL_reg[6]/Q} .original_name {PUFCTRL[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 323: set_db {pin:raifes_dtm/dmi_addr_reg[2]/Q} .original_name {dmi_addr[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 324: set_db pin:raifes_dtm/dmi_wen_reg/Q .original_name {dmi_wen/q}
@file(raifes_dtm.wnm_attrs.tcl) 325: set_db {pin:raifes_dtm/dmi_wdata_reg[2]/Q} .original_name {dmi_wdata[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 326: set_db {pin:raifes_dtm/dmi_wdata_reg[10]/Q} .original_name {dmi_wdata[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 327: set_db {pin:raifes_dtm/dmi_wdata_reg[6]/Q} .original_name {dmi_wdata[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 328: set_db {pin:raifes_dtm/dmi_wdata_reg[21]/Q} .original_name {dmi_wdata[21]/q}
@file(raifes_dtm.wnm_attrs.tcl) 329: set_db {pin:raifes_dtm/dmi_wdata_reg[20]/Q} .original_name {dmi_wdata[20]/q}
@file(raifes_dtm.wnm_attrs.tcl) 330: set_db {pin:raifes_dtm/dmi_wdata_reg[19]/Q} .original_name {dmi_wdata[19]/q}
@file(raifes_dtm.wnm_attrs.tcl) 331: set_db {pin:raifes_dtm/dmi_wdata_reg[17]/Q} .original_name {dmi_wdata[17]/q}
@file(raifes_dtm.wnm_attrs.tcl) 332: set_db {pin:raifes_dtm/dmi_wdata_reg[16]/Q} .original_name {dmi_wdata[16]/q}
@file(raifes_dtm.wnm_attrs.tcl) 333: set_db {pin:raifes_dtm/dmi_wdata_reg[15]/Q} .original_name {dmi_wdata[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 334: set_db {pin:raifes_dtm/dmi_wdata_reg[28]/Q} .original_name {dmi_wdata[28]/q}
@file(raifes_dtm.wnm_attrs.tcl) 335: set_db {pin:raifes_dtm/dmi_wdata_reg[13]/Q} .original_name {dmi_wdata[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 336: set_db {pin:raifes_dtm/dmi_wdata_reg[12]/Q} .original_name {dmi_wdata[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 337: set_db {pin:raifes_dtm/dmi_addr_reg[1]/Q} .original_name {dmi_addr[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 338: set_db pin:raifes_dtm/dmi_en_reg/Q .original_name {dmi_en/q}
@file(raifes_dtm.wnm_attrs.tcl) 339: set_db {pin:raifes_dtm/dmi_addr_reg[0]/Q} .original_name {dmi_addr[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 340: set_db {pin:raifes_dtm/dmi_wdata_reg[14]/Q} .original_name {dmi_wdata[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 341: set_db {pin:raifes_dtm/dmi_wdata_reg[31]/Q} .original_name {dmi_wdata[31]/q}
@file(raifes_dtm.wnm_attrs.tcl) 342: set_db {pin:raifes_dtm/dmi_wdata_reg[30]/Q} .original_name {dmi_wdata[30]/q}
@file(raifes_dtm.wnm_attrs.tcl) 343: set_db {pin:raifes_dtm/dmi_wdata_reg[29]/Q} .original_name {dmi_wdata[29]/q}
@file(raifes_dtm.wnm_attrs.tcl) 344: set_db {pin:raifes_dtm/dmi_wdata_reg[0]/Q} .original_name {dmi_wdata[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 345: set_db {pin:raifes_dtm/dmi_wdata_reg[1]/Q} .original_name {dmi_wdata[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 346: set_db {pin:raifes_dtm/dmi_wdata_reg[3]/Q} .original_name {dmi_wdata[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 347: set_db {pin:raifes_dtm/dmi_wdata_reg[4]/Q} .original_name {dmi_wdata[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 348: set_db {pin:raifes_dtm/dmi_wdata_reg[5]/Q} .original_name {dmi_wdata[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 349: set_db {pin:raifes_dtm/dmi_wdata_reg[7]/Q} .original_name {dmi_wdata[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 350: set_db {pin:raifes_dtm/dmi_wdata_reg[8]/Q} .original_name {dmi_wdata[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 351: set_db {pin:raifes_dtm/dmi_wdata_reg[9]/Q} .original_name {dmi_wdata[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 352: set_db {pin:raifes_dtm/dmi_wdata_reg[24]/Q} .original_name {dmi_wdata[24]/q}
@file(raifes_dtm.wnm_attrs.tcl) 353: set_db {pin:raifes_dtm/dmi_wdata_reg[25]/Q} .original_name {dmi_wdata[25]/q}
@file(raifes_dtm.wnm_attrs.tcl) 354: set_db {pin:raifes_dtm/dmi_addr_reg[6]/Q} .original_name {dmi_addr[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 355: set_db {pin:raifes_dtm/dmi_addr_reg[3]/Q} .original_name {dmi_addr[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 356: set_db {pin:raifes_dtm/dmi_wdata_reg[11]/Q} .original_name {dmi_wdata[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 357: set_db {pin:raifes_dtm/dmi_addr_reg[4]/Q} .original_name {dmi_addr[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 358: set_db {pin:raifes_dtm/dmi_wdata_reg[27]/Q} .original_name {dmi_wdata[27]/q}
@file(raifes_dtm.wnm_attrs.tcl) 359: set_db {pin:raifes_dtm/dmi_addr_reg[5]/Q} .original_name {dmi_addr[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 360: set_db {pin:raifes_dtm/dmi_wdata_reg[26]/Q} .original_name {dmi_wdata[26]/q}
@file(raifes_dtm.wnm_attrs.tcl) 361: set_db {pin:raifes_dtm/dmi_wdata_reg[22]/Q} .original_name {dmi_wdata[22]/q}
@file(raifes_dtm.wnm_attrs.tcl) 362: set_db {pin:raifes_dtm/dmi_wdata_reg[18]/Q} .original_name {dmi_wdata[18]/q}
@file(raifes_dtm.wnm_attrs.tcl) 363: set_db {pin:raifes_dtm/dmi_wdata_reg[23]/Q} .original_name {dmi_wdata[23]/q}
@file(raifes_dtm.wnm_attrs.tcl) 364: set_db {pin:raifes_dtm/state_reg[2]/Q} .original_name {state[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 365: set_db {pin:raifes_dtm/PUFCTRL_reg[31]/Q} .original_name {PUFCTRL[31]/q}
@file(raifes_dtm.wnm_attrs.tcl) 366: set_db {pin:raifes_dtm/adc_ctrl_reg[13]/Q} .original_name {adc_ctrl[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 367: set_db {pin:raifes_dtm/adc_ctrl_reg[14]/Q} .original_name {adc_ctrl[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 368: set_db {pin:raifes_dtm/adc_ctrl_reg[9]/Q} .original_name {adc_ctrl[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 369: set_db {pin:raifes_dtm/adc_ctrl_reg[1]/Q} .original_name {adc_ctrl[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 370: set_db {pin:raifes_dtm/adc_ctrl_reg[10]/Q} .original_name {adc_ctrl[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 371: set_db {pin:raifes_dtm/adc_ctrl_reg[15]/Q} .original_name {adc_ctrl[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 372: set_db {pin:raifes_dtm/adc_ctrl_reg[2]/Q} .original_name {adc_ctrl[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 373: set_db {pin:raifes_dtm/adc_ctrl_reg[12]/Q} .original_name {adc_ctrl[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 374: set_db {pin:raifes_dtm/adc_ctrl_reg[11]/Q} .original_name {adc_ctrl[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 375: set_db {pin:raifes_dtm/adc_ctrl_reg[8]/Q} .original_name {adc_ctrl[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 376: set_db {pin:raifes_dtm/adc_ctrl_reg[7]/Q} .original_name {adc_ctrl[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 377: set_db {pin:raifes_dtm/adc_ctrl_reg[6]/Q} .original_name {adc_ctrl[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 378: set_db {pin:raifes_dtm/adc_ctrl_reg[5]/Q} .original_name {adc_ctrl[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 379: set_db {pin:raifes_dtm/adc_ctrl_reg[4]/Q} .original_name {adc_ctrl[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 380: set_db {pin:raifes_dtm/adc_ctrl_reg[3]/Q} .original_name {adc_ctrl[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 381: set_db {pin:raifes_dtm/adc_ctrl_reg[0]/Q} .original_name {adc_ctrl[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 382: set_db {pin:raifes_dtm/IDCODE_reg[31]/Q} .original_name {IDCODE[31]/q}
@file(raifes_dtm.wnm_attrs.tcl) 383: set_db {pin:raifes_dtm/puf_ctrl_reg[26]/Q} .original_name {puf_ctrl[26]/q}
@file(raifes_dtm.wnm_attrs.tcl) 384: set_db {pin:raifes_dtm/puf_ctrl_reg[19]/Q} .original_name {puf_ctrl[19]/q}
@file(raifes_dtm.wnm_attrs.tcl) 385: set_db {pin:raifes_dtm/puf_ctrl_reg[9]/Q} .original_name {puf_ctrl[9]/q}
@file(raifes_dtm.wnm_attrs.tcl) 386: set_db {pin:raifes_dtm/puf_ctrl_reg[15]/Q} .original_name {puf_ctrl[15]/q}
@file(raifes_dtm.wnm_attrs.tcl) 387: set_db {pin:raifes_dtm/puf_ctrl_reg[16]/Q} .original_name {puf_ctrl[16]/q}
@file(raifes_dtm.wnm_attrs.tcl) 388: set_db {pin:raifes_dtm/puf_ctrl_reg[20]/Q} .original_name {puf_ctrl[20]/q}
@file(raifes_dtm.wnm_attrs.tcl) 389: set_db {pin:raifes_dtm/puf_ctrl_reg[10]/Q} .original_name {puf_ctrl[10]/q}
@file(raifes_dtm.wnm_attrs.tcl) 390: set_db {pin:raifes_dtm/puf_ctrl_reg[12]/Q} .original_name {puf_ctrl[12]/q}
@file(raifes_dtm.wnm_attrs.tcl) 391: set_db {pin:raifes_dtm/puf_ctrl_reg[30]/Q} .original_name {puf_ctrl[30]/q}
@file(raifes_dtm.wnm_attrs.tcl) 392: set_db {pin:raifes_dtm/puf_ctrl_reg[27]/Q} .original_name {puf_ctrl[27]/q}
@file(raifes_dtm.wnm_attrs.tcl) 393: set_db {pin:raifes_dtm/puf_ctrl_reg[18]/Q} .original_name {puf_ctrl[18]/q}
@file(raifes_dtm.wnm_attrs.tcl) 394: set_db {pin:raifes_dtm/puf_ctrl_reg[31]/Q} .original_name {puf_ctrl[31]/q}
@file(raifes_dtm.wnm_attrs.tcl) 395: set_db {pin:raifes_dtm/IR_shift_reg[1]/Q} .original_name {IR_shift[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 396: set_db {pin:raifes_dtm/IR_shift_reg[3]/Q} .original_name {IR_shift[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 397: set_db {pin:raifes_dtm/IR_reg[2]/Q} .original_name {IR[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 398: set_db {pin:raifes_dtm/IR_shift_reg[2]/Q} .original_name {IR_shift[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 399: set_db {pin:raifes_dtm/puf_ctrl_reg[8]/Q} .original_name {puf_ctrl[8]/q}
@file(raifes_dtm.wnm_attrs.tcl) 400: set_db {pin:raifes_dtm/puf_ctrl_reg[25]/Q} .original_name {puf_ctrl[25]/q}
@file(raifes_dtm.wnm_attrs.tcl) 401: set_db {pin:raifes_dtm/puf_ctrl_reg[21]/Q} .original_name {puf_ctrl[21]/q}
@file(raifes_dtm.wnm_attrs.tcl) 402: set_db {pin:raifes_dtm/puf_ctrl_reg[17]/Q} .original_name {puf_ctrl[17]/q}
@file(raifes_dtm.wnm_attrs.tcl) 403: set_db {pin:raifes_dtm/puf_ctrl_reg[14]/Q} .original_name {puf_ctrl[14]/q}
@file(raifes_dtm.wnm_attrs.tcl) 404: set_db {pin:raifes_dtm/IR_reg[1]/Q} .original_name {IR[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 405: set_db {pin:raifes_dtm/puf_ctrl_reg[22]/Q} .original_name {puf_ctrl[22]/q}
@file(raifes_dtm.wnm_attrs.tcl) 406: set_db {pin:raifes_dtm/puf_ctrl_reg[29]/Q} .original_name {puf_ctrl[29]/q}
@file(raifes_dtm.wnm_attrs.tcl) 407: set_db {pin:raifes_dtm/puf_ctrl_reg[23]/Q} .original_name {puf_ctrl[23]/q}
@file(raifes_dtm.wnm_attrs.tcl) 408: set_db {pin:raifes_dtm/puf_ctrl_reg[0]/Q} .original_name {puf_ctrl[0]/q}
@file(raifes_dtm.wnm_attrs.tcl) 409: set_db {pin:raifes_dtm/puf_ctrl_reg[6]/Q} .original_name {puf_ctrl[6]/q}
@file(raifes_dtm.wnm_attrs.tcl) 410: set_db {pin:raifes_dtm/puf_ctrl_reg[24]/Q} .original_name {puf_ctrl[24]/q}
@file(raifes_dtm.wnm_attrs.tcl) 411: set_db {pin:raifes_dtm/puf_ctrl_reg[1]/Q} .original_name {puf_ctrl[1]/q}
@file(raifes_dtm.wnm_attrs.tcl) 412: set_db {pin:raifes_dtm/puf_ctrl_reg[2]/Q} .original_name {puf_ctrl[2]/q}
@file(raifes_dtm.wnm_attrs.tcl) 413: set_db {pin:raifes_dtm/puf_ctrl_reg[11]/Q} .original_name {puf_ctrl[11]/q}
@file(raifes_dtm.wnm_attrs.tcl) 414: set_db {pin:raifes_dtm/puf_ctrl_reg[7]/Q} .original_name {puf_ctrl[7]/q}
@file(raifes_dtm.wnm_attrs.tcl) 415: set_db {pin:raifes_dtm/puf_ctrl_reg[5]/Q} .original_name {puf_ctrl[5]/q}
@file(raifes_dtm.wnm_attrs.tcl) 416: set_db {pin:raifes_dtm/puf_ctrl_reg[4]/Q} .original_name {puf_ctrl[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 417: set_db {pin:raifes_dtm/puf_ctrl_reg[3]/Q} .original_name {puf_ctrl[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 418: set_db {pin:raifes_dtm/puf_ctrl_reg[13]/Q} .original_name {puf_ctrl[13]/q}
@file(raifes_dtm.wnm_attrs.tcl) 419: set_db {pin:raifes_dtm/puf_ctrl_reg[28]/Q} .original_name {puf_ctrl[28]/q}
@file(raifes_dtm.wnm_attrs.tcl) 420: set_db {pin:raifes_dtm/IR_shift_reg[4]/Q} .original_name {IR_shift[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 421: set_db {pin:raifes_dtm/IR_reg[3]/Q} .original_name {IR[3]/q}
@file(raifes_dtm.wnm_attrs.tcl) 422: set_db {pin:raifes_dtm/IR_reg[4]/Q} .original_name {IR[4]/q}
@file(raifes_dtm.wnm_attrs.tcl) 423: set_db {pin:raifes_dtm/IR_reg[0]/Q} .original_name {IR[0]/q}
#@ End verbose source ../prINNO/INNO/raifes_dtm.wnm_attrs.tcl
@file(raifes_dtm.invs_setup.tcl) 36: eval_enc { set edi_pe::pegConsiderMacroLayersUnblocked 1 }
@file(raifes_dtm.invs_setup.tcl) 37: eval_enc { set edi_pe::pegPreRouteWireWidthBasedDensityCalModel 1 }
#@ End verbose source ../prINNO/INNO/raifes_dtm.invs_setup.tcl
@file(pr_easy.tcl) 23: set init_design_uniquify {1}
@file(pr_easy.tcl) 24: source floorplan.tcl
#@ Begin verbose source floorplan.tcl
@file(floorplan.tcl) 1: set HEIGHT 500
@file(floorplan.tcl) 2: set WIDTH 410
@file(floorplan.tcl) 4: create_floorplan -flip s -die_size $WIDTH $HEIGHT 17 17 17 17 
Adjusting die size togrid(PlacementGrid): width :410.4 height : 500.28
**WARN: (IMPFP-4026):	Adjusting core to 'Left' to 17.280000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 17.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Right' to 17.280000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 17.160000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'blocksite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'tp_iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'tp_cornersite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bp_iosite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'bp_cornersite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Generated pitch 3.6 in MTL4 is different from 3.24 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file(floorplan.tcl) 5: read_io_file  -no_die_size_adjust ./raifes_dtm.io
Reading IO assignment file "./raifes_dtm.io" ...
@file(floorplan.tcl) 7: set_db add_rings_stacked_via_top_layer MTL2
@file(floorplan.tcl) 8: set_db add_rings_stacked_via_bottom_layer MTL1 
@file(floorplan.tcl) 10: create_pg_pin -on_die -net vddd!
@file(floorplan.tcl) 11: create_pg_pin -on_die -net gndd!
@file(floorplan.tcl) 13: add_rings -nets {vddd! gndd!} \
-layer {top MTL1 bottom MTL1 left MTL2 right MTL2} \
-offset 2 \
-spacing 2 \
-width 5 \
-jog_distance 0.72 \
-threshold 0.72
#% Begin add_rings (date=11/15 10:58:02, mem=660.8M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 855.6M)
Ring generation is complete.
vias are now being generated.
add_rings created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MTL1  |        4       |       NA       |
|  VIA1  |        8       |        0       |
|  MTL2  |        4       |       NA       |
+--------+----------------+----------------+
#% End add_rings (date=11/15 10:58:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=662.8M, current mem=662.8M)
@file(floorplan.tcl) 22: connect_global_net vddd! -type pg_pin -pin_base_name vddd! -all 
@file(floorplan.tcl) 23: connect_global_net gndd! -type pg_pin -pin_base_name gndd! -all 
@file(floorplan.tcl) 25: connect_global_net vddd! -type tie_hi -all 
@file(floorplan.tcl) 26: connect_global_net gndd! -type tie_lo -all 
@file(floorplan.tcl) 27: commit_global_net_rules
*** Checked 4 GNC rules.
*** Applying global-net connections...
net ignore based on current view = 0
*** Applied 4 GNC rules (cpu = 0:00:00.0)
#@ End verbose source floorplan.tcl
@file(pr_easy.tcl) 26: set_db / .design_process_node 180
Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	For post_route extract_rc_effort_level low extraction, the coupling_c_th value will be used only when the extract_rc_cap_filter_mode parameter of the set_db command is set to relative_and_coupling or relative_or_coupling. Default value of extract_rc_cap_filter_mode parameter in post_route extraction extract_rc_effort_level low is relative_only.
	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
Updating process node dependent CCOpt properties for the 180nm process node.
@file(pr_easy.tcl) 27: set_db / .design_flow_effort standard

@file(pr_easy.tcl) 29: set_db / .place_global_clock_gate_aware false
@file(pr_easy.tcl) 30: set_db / .place_global_cong_effort medium
@file(pr_easy.tcl) 31: set_db / .place_global_solver_effort medium
@file(pr_easy.tcl) 33: set_db / .design_early_clock_flow true

@file(pr_easy.tcl) 34: set_db / .opt_useful_skew true
@file(pr_easy.tcl) 35: set_db / .opt_effort medium
@file(pr_easy.tcl) 37: set_db / .ccopt_override_min_skew_target true
@file(pr_easy.tcl) 38: set_db / .cts_buffer_cells {BF BF2 BF3 BF4 BF5 BF8}
@file(pr_easy.tcl) 39: set_db / .cts_inverter_cells {INV INV2 INV3 INV4 INV5}
@file(pr_easy.tcl) 41: set_db / .cts_target_max_transition_time $TARGET_TRANSITION
@file(pr_easy.tcl) 43: set_db / .reorder_scan_clock_aware true
@file(pr_easy.tcl) 44: set_db / .reorder_scan_effort medium
@file(pr_easy.tcl) 46: set_db / .route_design_with_timing_driven true
@file(pr_easy.tcl) 47: set_db / .reorder_scan_swap_effort medium
@file(pr_easy.tcl) 49: set_db / .write_def_lef_out_version 5.6
@file(pr_easy.tcl) 50: set_db / .write_def_include_lef_vias true
@file(pr_easy.tcl) 51: set_db / .write_def_include_lef_ndr true
@file(pr_easy.tcl) 52: set_db / .generate_special_via_parameterized_via_only true
generate_special_via_parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
@file(pr_easy.tcl) 53: set_db / .route_design_detail_post_route_wire_widen widen
@file(pr_easy.tcl) 54: set_db / .route_design_detail_post_route_wire_widen_rule LayerWidth
@file(pr_easy.tcl) 55: set_db / .route_design_detail_min_length_for_widen_wire 0.1 
@file(pr_easy.tcl) 56: set_db / .opt_area_recovery false
@file(pr_easy.tcl) 61: delete_buffer_trees
*** Start delete_buffer_trees ***
Multithreaded Timing Analysis is initialized with 8 threads

Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
AAE DB initialization (MEM=1010.32 CPU=0:00:00.2 REAL=0:00:01.0) 
siFlow : Timing analysis mode is single, using late cdB files

*summary: 98 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.6) ***
@file(pr_easy.tcl) 62: delete_clock_trees [get_db clocks]
No clock trees defined.
@file(pr_easy.tcl) 64: place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
root: { place_global_clock_gate_aware {false} place_global_cong_effort {medium} place_global_reorder_scan {false}}
**INFO: user set opt options
root: { opt_area_recovery {false} opt_useful_skew {true}}
#optDebug: fT-E <X 2 3 1 0>
Estimated cell power/ground rail width = 1.650 um
Begin: Create ccopt clock spec
Creating clock tree spec for modes (timing configs): timing_constraints
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: .temp_ccopt_internal_auto_7293.spec
Extracting original clock gating for SYSCLK...
  clock_tree SYSCLK contains 273 sinks and 0 clock gates.
  Extraction for SYSCLK complete.
Extracting original clock gating for SYSCLK done.
The skew group SYSCLK/timing_constraints was created. It contains 273 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
End: Create ccopt clock spec
Clock Net NDR statistics after committing ccopt net attributes: --------------------------------------------------------------------------------
                Count | NDR-name                         Net Type        Bottom-Pref  Top-Pref     Extra-Space  Shield-Nets
                    2 | default                          Clock leaf      3            4            1            -
(commit_clock_tree_route_attributes): Committed routing attributes to 2 clock nets from 1 route_types.
Done: commit ccopt clock tree net attributes.
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 13.55% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
*** Start delete_buffer_trees ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 1 instances (buffers/inverters) removed
*** Finish delete_buffer_trees (0:00:00.1) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
Deleted 0 physical inst  (cell - / prefix -).
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
No user-set net weight.
Options: pinGuide congEffort=medium gpeffort=medium 
#std cell=713 (0 fixed + 713 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=766 #term=2686 #term/net=3.51, #fixedIo=147, #floatIo=0, #fixedPin=146, #floatPin=0
stdCell: 713 single + 0 double + 0 multi
Total standard cell length = 10.3550 (mm), area = 0.1367 (mm^2)
Average module density = 0.839.
Density for the design = 0.839.
       = stdcell_area 7191 sites (136687 um^2) / alloc_area 8575 sites (162994 um^2).
Pin Density = 0.2940.
            = total # of pins 2686 / total area 9135.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 6 
**WARN: (IMPSP-9531):	Turning off clkGateAware when timingDriven is off
Iteration  1: Total net bbox = 6.074e+04 (2.76e+04 3.31e+04)
              Est.  stn bbox = 6.380e+04 (2.89e+04 3.49e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1117.8M
Iteration  2: Total net bbox = 6.074e+04 (2.76e+04 3.31e+04)
              Est.  stn bbox = 6.380e+04 (2.89e+04 3.49e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1117.8M
Iteration  3: Total net bbox = 3.591e+04 (1.42e+04 2.17e+04)
              Est.  stn bbox = 4.292e+04 (1.71e+04 2.58e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1246.9M
Iteration  4: Total net bbox = 4.280e+04 (1.73e+04 2.55e+04)
              Est.  stn bbox = 5.017e+04 (2.03e+04 2.99e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1246.9M
Iteration  5: Total net bbox = 4.309e+04 (1.83e+04 2.48e+04)
              Est.  stn bbox = 5.143e+04 (2.21e+04 2.94e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1246.9M
Iteration  6: Total net bbox = 4.610e+04 (1.98e+04 2.63e+04)
              Est.  stn bbox = 5.509e+04 (2.38e+04 3.13e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1246.9M
Iteration  7: Total net bbox = 4.814e+04 (2.04e+04 2.77e+04)
              Est.  stn bbox = 5.726e+04 (2.44e+04 3.29e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 1246.9M
Iteration  8: Total net bbox = 5.066e+04 (2.14e+04 2.93e+04)
              Est.  stn bbox = 5.981e+04 (2.54e+04 3.44e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 1246.9M

Iteration  9: Total net bbox = 5.249e+04 (2.32e+04 2.93e+04)
              Est.  stn bbox = 6.173e+04 (2.72e+04 3.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.8M
Iteration 10: Total net bbox = 5.249e+04 (2.32e+04 2.93e+04)
              Est.  stn bbox = 6.173e+04 (2.72e+04 3.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.8M
Iteration 11: Total net bbox = 5.249e+04 (2.32e+04 2.93e+04)
              Est.  stn bbox = 6.173e+04 (2.72e+04 3.45e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1151.8M
Finished Global Placement (cpu=0:00:02.1, real=0:00:02.0, mem=1151.8M)
*** Starting place_detail (0:00:29.9 mem=1151.8M) ***
Total net bbox length = 5.458e+04 (2.519e+04 2.939e+04) (ext = 1.877e+04)
Move report: Detail placement moves 713 insts, mean move: 7.66 um, max move: 47.21 um
	Max move on inst (IDCODE_reg[24]): (219.61, 420.66) --> (234.72, 452.76)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1151.8MB
Summary Report:
Instances move: 713 (out of 713 movable)
Instances flipped: 0
Mean displacement: 7.66 um
Max displacement: 47.21 um (Instance: IDCODE_reg[24]) (219.606, 420.66) -> (234.72, 452.76)
	Length: 18 sites, height: 1 rows, site name: standard, cell type: DFSH
Total net bbox length = 5.174e+04 (2.190e+04 2.984e+04) (ext = 1.856e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1151.8MB
*** Finished place_detail (0:00:30.0 mem=1151.8M) ***
*** Finished Initial Placement (cpu=0:00:02.4, real=0:00:02.0, mem=1151.8M) ***
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   global_place
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] MTL1 has no routable track
[NR-eGR] MTL2 has single uniform track structure
[NR-eGR] MTL3 has single uniform track structure
[NR-eGR] MTL4 has single uniform track structure
[NR-eGR] Read 12 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=766  numIgnoredNets=0
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2 
[NR-eGR] Rule id: 1  Nets: 764 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 2 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.349200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 764 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 1.70% H + 0.00% V. EstWL: 5.418600e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]    MTL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL3  (3)         2( 0.18%)   ( 0.18%) 
[NR-eGR]    MTL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                2( 0.06%)   ( 0.06%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.17% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.20% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 2633
[NR-eGR]   MTL2  (2V) length: 3.236016e+04um, number of vias: 3801
[NR-eGR]   MTL3  (3H) length: 2.817220e+04um, number of vias: 453
[NR-eGR]   MTL4  (4V) length: 4.816680e+03um, number of vias: 0
[NR-eGR] Total length: 6.534904e+04um, number of vias: 6887
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6.937960e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1147.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.05 seconds
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 13.55% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or create_scan_chain.
***** Total cpu  0:0:3
***** Total real time  0:0:3
**place_design ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 1149.8M **
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           4.5              5                                      place_design
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
GigaOpt running with 8 threads.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 763.2M, totSessionCpu=0:00:32 **
*** Change effort level medium to high ***
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1157.8M)
Extraction called for design 'raifes_dtm' of instances=713 and nets=769 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 1151.824M)
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1273.45)
Total number of fetched objects 766
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1574.92 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1551.38 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:00:33.3 mem=1551.4M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 14.973  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   503   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     91 (91)      |   -0.868   |     93 (272)     |
|   max_tran     |     93 (303)     |   -8.343   |     93 (393)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.719%
------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 941.3M, totSessionCpu=0:00:33 **
** INFO : this run is activating medium effort placeOptDesign flow
set_db ccopt_up_skew_band_size_ideal_mode 1.0
set_db ccopt_down_skew_band_size_ideal_mode 1.0
set_db ccopt_useful_skew_clock_gate_movement_limit auto
Setting ::DelayCal::PrerouteDcFastMode 0
CCOpt: Pre-existing ccopt clock spec ...
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
set_db cts_clock_gating_cells *
set_db cts_trim_cell_lists true
CCOpt: Starting fast clustering ...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: 1 (default: false)
buffer_cells is set for at least one key
clock_gating_cells is set for at least one key
cts_def_lock_clock_network_after_resynthesis: 0 (default: true)
keep_test_enables_connected_throughout_icts: true (default: false)
manage_local_overskew: true (default: false)
reduce_clock_tree_power_after_constraint_analysis: true (default: false)
skip_reclustering_to_reduce_power: true (default: false)
skip_reducing_total_underdelay: false (default: true)
trim_cell_lists: true (default: false)
down_skew_band_size_ideal_mode: 1 (default: 0.5)
enable_locked_node_check_failure: 0 (default: true)
inverter_cells is set for at least one key
override_minimum_skew_target: 1 (default: false)
route_type is set for at least one key
source_driver is set for at least one key
target_max_trans is set for at least one key
up_skew_band_size_ideal_mode: 1 (default: 0.5)
useful_skew_clock_gate_movement_limit: auto (default: 10)
useful_skew_implement_move_sinks_up_into_windows: false (default: true)
Using cell based legalization.
ResetUserSetOptions processing autoEnableFGCUnder10nm
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_tree SYSCLK:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BF/A BF/O (default: )
For power domain auto-default:
  Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
  Inverters:   INV5 INV4 INV3 INV2 INV 
  Clock gates: TLATX3 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner slow_ss_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    2.500ns
  Slew time target (trunk):   2.500ns
  Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 1.028ns
  Buffer max distance: 10240.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
  Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}
  Clock gate: {lib_cell:TLATX3, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=3346.996um, saturatedSlew=2.162ns, speed=1672.077um per ns, cellArea=96.545um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
  Sources:                     pin tck
  Total number of sinks:       273
  Delay constrained sinks:     273
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_ss_delay:setup.late:
  Skew target:                 1.028ns
Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------------
Layer        Via Cell          Res.     Cap.     RC       Top of Stack
Range                          (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------------
MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
----------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Using cell based legalization.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
ResetUserSetOptions processing autoEnableFGCUnder10nm
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Updating latch analysis
Updating latch analysis done.
Validating CTS configuration...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Using cell based legalization.
ResetUserSetOptions processing autoEnableFGCUnder10nm
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.2 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Using cell based legalization.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  ResetUserSetOptions processing autoEnableFGCUnder10nm
  ResetUserSetOptions processing autoEnableFGCUnder10nm
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=38.016um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=38.016um^2
    Clock DAG library cell distribution before merging {count}:
       Invs: INV: 1 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=133.056um^2
    Clock DAG library cell distribution before clustering {count}:
       Invs: INV5: 1 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree SYSCLK...
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
      Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree SYSCLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BF8: 3 
       Invs: INV5: 1 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    ResetUserSetOptions processing autoEnableFGCUnder10nm
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting place_detail (0:00:38.5 mem=1502.4M) ***
Total net bbox length = 5.258e+04 (2.243e+04 3.016e+04) (ext = 1.874e+04)
Move report: Detail placement moves 68 insts, mean move: 6.19 um, max move: 26.16 um
	Max move on inst (IDCODE_reg[31]): (236.16, 360.36) --> (249.12, 347.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1502.4MB
Summary Report:
Instances move: 68 (out of 716 movable)
Instances flipped: 0
Mean displacement: 6.19 um
Max displacement: 26.16 um (Instance: IDCODE_reg[31]) (236.16, 360.36) -> (249.12, 347.16)
	Length: 23 sites, height: 1 rows, site name: standard, cell type: DFMH
Total net bbox length = 5.273e+04 (2.249e+04 3.024e+04) (ext = 1.872e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:01.0 MEM: 1502.4MB
*** Finished place_detail (0:00:38.5 mem=1502.4M) ***
    Moved 30, flipped 6 and cell swapped 0 of 277 clock instance(s) during refinement.
    The largest move was 26.2 microns for IDCODE_reg[31].
    ResetUserSetOptions processing autoEnableFGCUnder10nm
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    ResetUserSetOptions processing autoEnableFGCUnder10nm
    ResetUserSetOptions processing autoEnableFGCUnder10nm
    Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.5 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
      cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.693pF, total=1.818pF
      wire lengths     : top=0.000um, trunk=618.040um, leaf=6767.997um, total=7386.037um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=2.500ns count=2 avg=0.701ns sd=0.567ns min=0.300ns max=1.102ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.362ns sd=0.700ns min=0.949ns max=2.170ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BF8: 3 
       Invs: INV5: 1 
    Primary reporting skew group after 'Clustering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.232, max=1.407, avg=1.344, sd=0.079], skew [0.175 vs 1.028], 100% {1.232, 1.407} (wid=0.016 ws=0.008) (gid=1.391 gs=0.168)
    Skew group summary after 'Clustering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.232, max=1.407, avg=1.344, sd=0.079], skew [0.175 vs 1.028], 100% {1.232, 1.407} (wid=0.016 ws=0.008) (gid=1.391 gs=0.168)
    Clock network insertion delays are now [1.232ns, 1.407ns] average 1.344ns std.dev 0.079ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.1 real=0:00:00.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Clustering
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Stage::Clustering done. (took cpu=0:00:01.1 real=0:00:00.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
    Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
      cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.693pF, total=1.818pF
      wire lengths     : top=0.000um, trunk=618.040um, leaf=6767.997um, total=7386.037um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=2.500ns count=2 avg=0.701ns sd=0.567ns min=0.300ns max=1.102ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.362ns sd=0.700ns min=0.949ns max=2.170ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BF8: 3 
       Invs: INV5: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.231, max=1.407, avg=1.343, sd=0.079], skew [0.175 vs 1.028], 100% {1.231, 1.407} (wid=0.016 ws=0.008) (gid=1.391 gs=0.168)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.231, max=1.407, avg=1.343, sd=0.079], skew [0.175 vs 1.028], 100% {1.231, 1.407} (wid=0.016 ws=0.008) (gid=1.391 gs=0.168)
    Clock network insertion delays are now [1.231ns, 1.407ns] average 1.343ns std.dev 0.079ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
      cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.693pF, total=1.818pF
      wire lengths     : top=0.000um, trunk=618.040um, leaf=6767.997um, total=7386.037um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=2.500ns count=2 avg=0.701ns sd=0.567ns min=0.300ns max=1.102ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.362ns sd=0.700ns min=0.949ns max=2.170ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BF8: 3 
       Invs: INV5: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.231, max=1.407, avg=1.343, sd=0.079], skew [0.175 vs 1.028], 100% {1.231, 1.407} (wid=0.016 ws=0.008) (gid=1.391 gs=0.168)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.231, max=1.407, avg=1.343, sd=0.079], skew [0.175 vs 1.028], 100% {1.231, 1.407} (wid=0.016 ws=0.008) (gid=1.391 gs=0.168)
    Clock network insertion delays are now [1.231ns, 1.407ns] average 1.343ns std.dev 0.079ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
      cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.124pF, leaf=1.693pF, total=1.818pF
      wire lengths     : top=0.000um, trunk=618.040um, leaf=6767.997um, total=7386.037um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=2.500ns count=2 avg=0.701ns sd=0.567ns min=0.300ns max=1.102ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.362ns sd=0.700ns min=0.949ns max=2.170ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BF8: 3 
       Invs: INV5: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.231, max=1.407, avg=1.343, sd=0.079], skew [0.175 vs 1.028], 100% {1.231, 1.407} (wid=0.016 ws=0.008) (gid=1.391 gs=0.168)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.231, max=1.407, avg=1.343, sd=0.079], skew [0.175 vs 1.028], 100% {1.231, 1.407} (wid=0.016 ws=0.008) (gid=1.391 gs=0.168)
    Clock network insertion delays are now [1.231ns, 1.407ns] average 1.343ns std.dev 0.079ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unnecessary root buffering
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:01.6 real=0:00:01.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.0 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::Routing...
  Routing unrouted datapath nets connected to clock instances...

Footprint cell information for calculating maxBufDist
*info: There are 6 candidate Buffer cells
*info: There are 6 candidate Inverter cells

    Routed 0 unrouted datapath nets connected to clock instances
  Routing unrouted datapath nets connected to clock instances done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'raifes_dtm' of instances=716 and nets=772 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1298.898M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
    cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.127pF, leaf=1.775pF, total=1.902pF
    wire lengths     : top=0.000um, trunk=618.040um, leaf=6767.997um, total=7386.037um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=2.500ns count=2 avg=0.705ns sd=0.572ns min=0.301ns max=1.109ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.388ns sd=0.717ns min=0.962ns max=2.216ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BF8: 3 
     Invs: INV5: 1 
  Primary reporting skew group after routing clock trees:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.243, max=1.415, avg=1.352, sd=0.077], skew [0.172 vs 1.028], 100% {1.243, 1.415} (wid=0.016 ws=0.008) (gid=1.399 gs=0.165)
  Skew group summary after routing clock trees:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.243, max=1.415, avg=1.352, sd=0.077], skew [0.172 vs 1.028], 100% {1.243, 1.415} (wid=0.016 ws=0.008) (gid=1.399 gs=0.165)
  Clock network insertion delays are now [1.243ns, 1.415ns] average 1.352ns std.dev 0.077ns
  CCOpt::Phase::Routing done. (took cpu=0:00:00.5 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Routing
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                         3      1083.456       0.127
  Inverters                       1       133.056       0.067
  Integrated Clock Gates          0         0.000       0.000
  Non-Integrated Clock Gates      0         0.000       0.000
  Clock Logic                     0         0.000       0.000
  All                             4      1216.512       0.194
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      618.040
  Leaf      6767.997
  Total     7386.037
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.194    0.127    0.321
  Leaf     2.422    1.775    4.197
  Total    2.617    1.902    4.519
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   273     2.422     0.009       0.000      0.009    0.009
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       2.500       2       0.705       0.572      0.301    1.109    {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}         -
  Leaf        2.500       3       1.388       0.717      0.962    2.216    {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name    Type        Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  BF8     buffer        3       1083.456
  INV5    inverter      1        133.056
  ---------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.243     1.415     0.172       1.028         0.008           0.006           1.352        0.077     100% {1.243, 1.415}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.243     1.415     0.172       1.028         0.008           0.006           1.352        0.077     100% {1.243, 1.415}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [1.243ns, 1.415ns] average 1.352ns std.dev 0.077ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Validating CTS configuration...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Connecting clock gate test enables...
Connecting clock gate test enables done.
Leaving CCOpt scope - trialRoute...
ResetUserSetOptions processing autoEnableFGCUnder10nm
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] MTL1 has no routable track
[NR-eGR] MTL2 has single uniform track structure
[NR-eGR] MTL3 has single uniform track structure
[NR-eGR] MTL4 has single uniform track structure
[NR-eGR] Read 12 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 820
[NR-eGR] Read numTotalNets=769  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 764 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 764 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 1.89% H + 0.00% V. EstWL: 5.476680e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL2  (2)         1( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]    MTL3  (3)         2( 0.18%)         1( 0.09%)   ( 0.26%) 
[NR-eGR]    MTL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total                3( 0.09%)         1( 0.03%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.25% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.32% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 2639
[NR-eGR]   MTL2  (2V) length: 3.237596e+04um, number of vias: 3870
[NR-eGR]   MTL3  (3H) length: 2.936744e+04um, number of vias: 393
[NR-eGR]   MTL4  (4V) length: 4.787640e+03um, number of vias: 0
[NR-eGR] Total length: 6.653104e+04um, number of vias: 6902
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1544.5 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
ResetUserSetOptions processing autoEnableFGCUnder10nm
Leaving CCOpt scope - trialRoute done. (took cpu=0:00:00.2 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - trialRoute
Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
Solving LP: 3 skew groups; 2 fragments, 4 fraglets and 6 vertices; 18 variables and 36 constraints; tolerance 1
Using cell based legalization.
Best achievable insertion delay respecting ccopt_initial skew groups is 1.415ns, targetting a maximum insertion delay of 2.122ns
Solving LP: 3 skew groups; 2 fragments, 4 fraglets and 6 vertices; 17 variables and 34 constraints; tolerance 1
Clock network insertion delays are now [1.415ns, 1.415ns] average 1.415ns std.dev 0.000ns

Skew group insertion delays
===========================

--------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                   Min ID    Max ID    Avg ID    Std.Dev. ID
                                                         (ns)      (ns)      (ns)      (ns)
--------------------------------------------------------------------------------------------------
slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.415     1.415     1.415        0.000
--------------------------------------------------------------------------------------------------


Unbufferable clock nets
=======================

Considered 5 clock nets. No unbufferable clock nets found.


CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:06.0
ResetUserSetOptions processing autoEnableFGCUnder10nm
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
**ccopt_clustering ... cpu = 0:00:06, real = 0:00:06, mem = 1373.8M **
Setting ::DelayCal::PrerouteDcFastMode 1
Ignoring AAE DB Resetting ...
Bashing timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'raifes_dtm' of instances=716 and nets=772 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1276.539M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1368.34)
Total number of fetched objects 769
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1652.59 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1652.59 CPU=0:00:00.5 REAL=0:00:00.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.7 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - BuildTimeGraph
Bashing timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Updating latch analysis
Updating latch analysis done.
**TG update after ccopt_clustering ... cpu = 0:00:01, real = 0:00:00, mem = 1347.3M **
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 0.98 -numThreads 8 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    79.40%|        -|   0.000|   0.000|   0:00:00.0| 1618.4M|
|    79.40%|        -|   0.000|   0.000|   0:00:00.0| 1620.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1620.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 8 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   155|   578|    -8.90|    93|    93|    -0.93|     0|     0|     0|     0|    14.97|     0.00|       0|       0|       0|  79.40|          |         |
|    51|   102|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|    14.16|     0.00|     148|       0|       6|  90.27| 0:00:00.0|  1951.4M|
|    51|   102|    -0.30|     0|     0|     0.00|     0|     0|     0|     0|    13.81|     0.00|      51|       0|       0|  91.94| 0:00:00.0|  1956.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 51 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:00.0 mem=1954.4M) ***

End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:15, real = 0:00:14, mem = 1019.7M, totSessionCpu=0:00:47 **

Active setup views:
 slow_ss
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 8 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*info: 5 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 5 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+----------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+----------+---------+----------------------+
|   0.000|   0.000|    91.94%|   0:00:00.0| 1654.1M|   slow_ss|       NA| NA                   |
+--------+--------+----------+------------+--------+----------+---------+----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1654.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1654.1M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)

*** Start incrementalPlace ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  slow_ss
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] MTL1 has no routable track
[NR-eGR] MTL2 has single uniform track structure
[NR-eGR] MTL3 has single uniform track structure
[NR-eGR] MTL4 has single uniform track structure
[NR-eGR] Read 12 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 820
[NR-eGR] Read numTotalNets=968  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 963 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 963 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 2.74% H + 0.21% V. EstWL: 5.442360e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL2  (2)         8( 0.70%)         2( 0.17%)         1( 0.09%)         0( 0.00%)   ( 0.96%) 
[NR-eGR]    MTL3  (3)         9( 0.79%)         2( 0.18%)         0( 0.00%)         1( 0.09%)   ( 1.05%) 
[NR-eGR]    MTL4  (4)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total               17( 0.49%)         4( 0.12%)         1( 0.03%)         1( 0.03%)   ( 0.67%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.02% H + 0.17% V
[NR-eGR] Overflow after earlyGlobalRoute 1.39% H + 0.24% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1447.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 1.00, normalized total congestion hotspot area = 1.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
Iteration  4: Total net bbox = 4.272e+04 (1.82e+04 2.45e+04)
              Est.  stn bbox = 4.861e+04 (2.09e+04 2.77e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 1737.3M
Iteration  5: Total net bbox = 4.387e+04 (1.96e+04 2.43e+04)
              Est.  stn bbox = 5.130e+04 (2.34e+04 2.79e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1737.3M
Iteration  6: Total net bbox = 4.499e+04 (1.96e+04 2.54e+04)
              Est.  stn bbox = 5.332e+04 (2.39e+04 2.94e+04)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1737.3M
Iteration  7: Total net bbox = 4.764e+04 (2.06e+04 2.71e+04)
              Est.  stn bbox = 5.642e+04 (2.50e+04 3.14e+04)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1737.3M
Iteration  8: Total net bbox = 5.135e+04 (2.16e+04 2.97e+04)
              Est.  stn bbox = 6.010e+04 (2.60e+04 3.41e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 1737.3M
SKP cleared!

*** Starting place_detail (0:00:54.7 mem=1447.2M) ***
Total net bbox length = 5.587e+04 (2.595e+04 2.992e+04) (ext = 1.470e+04)
Move report: Detail placement moves 915 insts, mean move: 11.22 um, max move: 70.06 um
	Max move on inst (FE_OFC110_puf_ctrl_14): (166.57, 20.51) --> (233.28, 17.16)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1447.2MB
Summary Report:
Instances move: 915 (out of 915 movable)
Instances flipped: 0
Mean displacement: 11.22 um
Max displacement: 70.06 um (Instance: FE_OFC110_puf_ctrl_14) (166.569, 20.511) -> (233.28, 17.16)
	Length: 9 sites, height: 1 rows, site name: standard, cell type: BF5
Total net bbox length = 5.600e+04 (2.481e+04 3.119e+04) (ext = 1.528e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1447.2MB
*** Finished place_detail (0:00:54.8 mem=1447.2M) ***
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] MTL1 has no routable track
[NR-eGR] MTL2 has single uniform track structure
[NR-eGR] MTL3 has single uniform track structure
[NR-eGR] MTL4 has single uniform track structure
[NR-eGR] Read 12 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=12 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 820
[NR-eGR] Read numTotalNets=968  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 963 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 963 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 4.84% H + 0.09% V. EstWL: 5.740680e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL3  (3)        17( 1.49%)         4( 0.35%)   ( 1.84%) 
[NR-eGR]    MTL4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               17( 0.49%)         4( 0.12%)   ( 0.61%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.78% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 2.24% H + 0.00% V
Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1447.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 2 ===
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[NR-eGR]   MTL2  (2V) length: 3.365576e+04um, number of vias: 4261
[NR-eGR]   MTL3  (3H) length: 3.098456e+04um, number of vias: 382
[NR-eGR]   MTL4  (4V) length: 4.569840e+03um, number of vias: 0
[NR-eGR] Total length: 6.921016e+04um, number of vias: 7680
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.04 seconds, mem = 1354.8M

*** Finished incrementalPlace (cpu=0:00:03.3, real=0:00:03.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1354.8M)
Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1354.785M)
Compute RC Scale Done ...
**opt_design ... cpu = 0:00:23, real = 0:00:21, mem = 927.7M, totSessionCpu=0:00:55 **
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1441.57)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1736.89 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1736.89 CPU=0:00:00.4 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
CCOpt: Report worst chain ...
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

  x tdi
  |   *WNS* 13.856ns .../tdi -> .../D1 (distance: 394.720um)
  |                  delays=(launch: 10.000ns, datapath: 4.144ns, capture: 33.000ns, adjust: -5.000ns)
  |                  launch no clock
  |                  capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg default
  o tdo_r_reg
  |     .../C @+1.415ns constraint=(-0.168ns,+0.708ns) hyperspace=(-0.351ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(202.320,381.480) slew=(launch: 0.000ns, capture: 0.000ns)
  |   slack 16.461ns .../Q -> .../tdo (distance: 257.000um)
  |                  delays=(launch: 33.000ns, datapath: 1.539ns, capture: 51.000ns, adjust: 0.000ns)
  |                  launch clock SYSCLK in analysis view slow_ss
  |                  capture no clock
  |                  path group reg2reg default
  x tdo

CCOpt: Saving insertion delay ...

Useful skew: advancing
======================

Found 0 advances (0.000% of 273 clock tree sinks)

Useful skew: delaying
=====================

Found 0 delays (0.000% of 273 clock tree sinks)


GigaOpt + CCOpt summary information
===================================

--------------------------------------------------------
Label                    All WNS    All TNS    Real time
--------------------------------------------------------
After initial cluster       -          -       0:00:06.0
--------------------------------------------------------

**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_cppr_branch_pin_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
CCOpt: Deleting clock spec ...
Begin: Dump ccopt insertion delays

End: Dump ccopt insertion delays

Active setup views:
 slow_ss
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1361.250M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1445.03)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1737.35 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1737.35 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:57.0 mem=1737.4M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:25, real = 0:00:22, mem = 1036.7M, totSessionCpu=0:00:57 **
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.856  | 20.520  | 13.856  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.943%
Routing Overflow: 2.24% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:25, real = 0:00:23, mem = 1046.0M, totSessionCpu=0:00:57 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         13.856 ns  final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         26.97             24          0.000 ns         13.856 ns  opt_design_prects
#optDebug: fT-D <X 1 0 0 0>
*** Free Virtual Timing Model ...(mem=1426.7M)
**place_opt_design ... cpu = 0:00:30, real = 0:00:28, mem = 1398.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9531           1  Turning off clkGateAware when timingDriv...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPCCOPT-1260       29  The skew target of %s for %s is too smal...
WARNING   IMPUDM-33            1  Global variable "%s" is obsolete and wil...
*** Message Summary: 33 warning(s), 2 error(s)

@file(pr_easy.tcl) 65: place_opt_design -incremental_timing
*** Starting GigaPlace ***
**INFO: user set placement options
root: { place_global_clock_gate_aware {false} place_global_cong_effort {medium} place_global_reorder_scan {false}}
**INFO: user set opt options
root: { opt_area_recovery {false} opt_drv_margin {0.0} opt_enable_restructure {false} opt_fix_drv {true} opt_pin_swapping {false} opt_resize_flip_flops {true} opt_setup_target_slack {0.0} opt_useful_skew {true}}
#optDebug: fT-E <X 2 3 1 0>
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
GigaOpt running with 8 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1015.0M, totSessionCpu=0:01:00 **
*** Change effort level medium to high ***
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1424.2M)
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1424.16)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1706.94 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1706.94 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:01 mem=1386.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 13.856  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   503   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.943%
------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1012.4M, totSessionCpu=0:01:01 **
** INFO : this run is activating incremental placeOpt flow
set_db ccopt_up_skew_band_size_ideal_mode 1.0
set_db ccopt_down_skew_band_size_ideal_mode 1.0
set_db ccopt_useful_skew_clock_gate_movement_limit auto
Begin: Create ccopt clock spec
Creating clock tree spec for modes (timing configs): timing_constraints
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: .temp_ccopt_internal_auto_7293.spec
Extracting original clock gating for SYSCLK...
  clock_tree SYSCLK contains 273 sinks and 0 clock gates.
  Extraction for SYSCLK complete.
Extracting original clock gating for SYSCLK done.
The skew group SYSCLK/timing_constraints was created. It contains 273 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
End: Create ccopt clock spec
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
set_db cts_clock_gating_cells *
set_db cts_trim_cell_lists true
CCOpt: Initialize clustering ...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Using cell based legalization.
ResetUserSetOptions processing autoEnableFGCUnder10nm
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.3 real=0:00:02.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Schedule restored for 4 of 4 gates.
Schedule restored for 273 of 273 sinks.
0 errors during useful skew engine restore
ResetUserSetOptions processing autoEnableFGCUnder10nm
**init_clustering ... cpu = 0:00:03, real = 0:00:02, mem = 1390.1M **
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1390.1)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1702.42 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1702.42 CPU=0:00:00.3 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
CCOpt: Report worst chain ...
Populating Timing Chain Manager...
Populating Timing Chain Manager done.
Creating worst chain report...
Creating worst chain report done.

Worst chain:
============

  x tms
  |   slack 46.543ns .../tms -> .../D (distance: 256.200um)
  |                  delays=(launch: 10.000ns, datapath: 4.457ns, capture: 0.000ns, adjust: 61.000ns)
  |                  launch no clock
  |                  capture clock SYSCLK in analysis view slow_ss
  |                  path group default
  o state_reg[0]
  |     .../C @+1.415ns constraint=(-0.009ns,+0.708ns) hyperspace=(-0.355ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(180.720,434.280) slew=(launch: 0.000ns, capture: 0.000ns)
  |   slack 22.540ns .../Q -> .../D (distance: 230.280um)
  |                  delays=(launch: 0.000ns, datapath: 5.460ns, capture: 33.000ns, adjust: -5.000ns)
  |                  launch/capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg
  o IR_reg[1]
  |     .../C @+1.415ns constraint=(-0.168ns,+0.708ns) hyperspace=(-0.387ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(228.240,355.080) slew=(launch: 0.000ns, capture: 0.000ns)
  |   *WNS* 20.520ns .../Q -> .../D (distance: 427.560um)
  |                  delays=(launch: 33.000ns, datapath: 7.480ns, capture: 0.000ns, adjust: 61.000ns)
  |                  launch/capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg
  o DTM_reg[12]
  |     .../C @+1.415ns constraint=(-0.010ns,+0.708ns) hyperspace=(-0.366ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(347.760,286.440) slew=(launch: 0.000ns, capture: 0.000ns)
  |   slack 58.564ns .../Q -> .../D (distance: 66.360um)
  |                  delays=(launch: 0.000ns, datapath: 8.021ns, capture: 0.000ns, adjust: 61.000ns)
  |                  launch/capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg
  o DTM_reg[11]
  |     .../C @+1.415ns constraint=(-0.005ns,+0.708ns) hyperspace=(-0.354ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(336.240,260.040) slew=(launch: 0.000ns, capture: 0.000ns)
  |   slack 58.624ns .../Q -> .../D (distance: 48.120um)
  |                  delays=(launch: 0.000ns, datapath: 8.006ns, capture: 0.000ns, adjust: 61.000ns)
  |                  launch/capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg
  o DTM_reg[10]
  |     .../C @+1.415ns constraint=(-0.010ns,+0.708ns) hyperspace=(-0.361ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(349.200,275.880) slew=(launch: 0.000ns, capture: 0.000ns)
  |   slack 58.511ns .../Q -> .../D (distance: 81.720um)
  |                  delays=(launch: 0.000ns, datapath: 8.062ns, capture: 0.000ns, adjust: 61.000ns)
  |                  launch/capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg
  o DTM_reg[9]
  |     .../C @+1.415ns constraint=(-0.011ns,+0.708ns) hyperspace=(-0.360ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(347.760,312.840) slew=(launch: 0.000ns, capture: 0.000ns)
  |   slack 58.587ns .../Q -> .../D (distance: 78.120um)
  |                  delays=(launch: 0.000ns, datapath: 8.023ns, capture: 0.000ns, adjust: 61.000ns)
  |                  launch/capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg
  o DTM_reg[8]
  |     .../C @+1.415ns constraint=(-0.011ns,+0.708ns) hyperspace=(-0.363ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(334.800,328.680) slew=(launch: 0.000ns, capture: 0.000ns)
  |   slack 58.584ns .../Q -> .../D (distance: 65.880um)
  |                  delays=(launch: 0.000ns, datapath: 8.011ns, capture: 0.000ns, adjust: 61.000ns)
  |                  launch/capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg
  o DTM_reg[7]
  |     .../C @+1.415ns constraint=(-0.011ns,+0.708ns) hyperspace=(-0.370ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
  |           location=(318.960,312.840) slew=(launch: 0.000ns, capture: 0.000ns)
  |   slack 58.648ns .../Q -> .../D (distance: 98.040um)
  |                  delays=(launch: 0.000ns, datapath: 7.631ns, capture: 0.000ns, adjust: 61.000ns)
  |                  launch/capture clock SYSCLK in analysis view slow_ss
  |                  path group reg2reg
,-o DTM_reg[6]
| |     .../C @+1.415ns constraint=(-0.005ns,+0.708ns) hyperspace=(-0.361ns,+0.708ns) chosen=(-0.172ns,+0.708ns)
| |           location=(307.440,260.040) slew=(launch: 0.000ns, capture: 0.000ns)
| |   slack 58.660ns .../Q -> .../D (distance: 68.040um)
| |                  delays=(launch: 0.000ns, datapath: 7.631ns, capture: 0.000ns, adjust: 61.000ns)
| |                  launch/capture clock SYSCLK in analysis view slow_ss
| |                  path group reg2reg
`-o DTM_reg[6]

CCOpt: Saving insertion delay ...

Useful skew: advancing
======================

Found 0 advances (0.000% of 273 clock tree sinks)

Useful skew: delaying
=====================

Found 0 delays (0.000% of 273 clock tree sinks)


GigaOpt + CCOpt summary information
===================================

----------------------------------------------------------------------------------------------
Label    reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS    All TNS    Real time
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------

**WARN: (IMPUDM-33):	Global variable "timing_enable_backward_compatible_cppr_branch_pin_mode" is obsolete and will be removed in a future release. The obsolete variable still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete variable from your script.
CCOpt: Deleting clock spec ...
Begin: Dump ccopt insertion delays

End: Dump ccopt insertion delays

Active setup views:
 slow_ss
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1340.602M)
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1416.83)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1710.16 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1710.16 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:01:05 mem=1393.2M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:06, real = 0:00:04, mem = 1023.6M, totSessionCpu=0:01:05 **
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.856  | 20.520  | 13.856  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.943%
Routing Overflow: 2.24% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:06, real = 0:00:06, mem = 1024.1M, totSessionCpu=0:01:06 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         13.856 ns  final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          8.29              8          0.000 ns         13.856 ns  opt_design_prects
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:08, real = 0:00:07, mem = 1396.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1260        3  The skew target of %s for %s is too smal...
WARNING   IMPUDM-33            1  Global variable "%s" is obsolete and wil...
*** Message Summary: 4 warning(s), 0 error(s)

@file(pr_easy.tcl) 66: opt_design -pre_cts -drv
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 8 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1024.2M, totSessionCpu=0:01:08 **
*** Change effort level medium to high ***
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1424.2M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 13.856  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   503   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.943%
------------------------------------------------------------
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1019.7M, totSessionCpu=0:01:08 **
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1024.3M, totSessionCpu=0:01:08 **
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 13.856  | 20.520  | 13.856  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.943%
Routing Overflow: 2.24% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:01, mem = 1024.7M, totSessionCpu=0:01:08 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         13.856 ns  final
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          2.59              3          0.000 ns         13.856 ns  opt_design_prects_drv
@file(pr_easy.tcl) 68: route_special -connect {block_pin pad_pin pad_ring core_pin floating_stripe} -block_pin_target {nearest_target} \
 -pad_pin_port_connect {all_port one_geom} -pad_pin_target {nearest_target} -core_pin_target {first_after_row_end} \
 -floating_stripe_target {block_ring pad_ring ring stripe ring_pin block_pin followpin} -allow_jogging 0 \
 -crossover_via_layer_range { MTL1(1) MTL4(4) } -allow_layer_change 0 -block_pin use_lef -target_via_layer_range { MTL1(1) MTL4(4) }
#% Begin route_special (date=11/15 10:58:42, mem=1024.7M)
*** Begin SPECIAL ROUTE on Thu Nov 15 10:58:42 2018 ***
SPECIAL ROUTE ran on directory: /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/prINNO
SPECIAL ROUTE ran on machine: sx4 (Linux 2.6.18-417.el5 Xeon 1.60Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 4
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteNoLayerChangeRoute set to true
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStraightConnections set to "straightWithDrcClean"
srouteTopTargetLayerLimit set to 4
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2258.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
   **WARN: VIARULE TURN1, LAYER not specified
   **WARN: VIARULE TURN2, LAYER not specified
   **WARN: VIARULE TURN3, LAYER not specified
   **WARN: VIARULE TURN4, LAYER not specified
   A total of 4 warnings.
Read in 8 layers, 4 routing layers, 0 overlap layer
Read in 160 macros, 41 used
Read in 915 components
  915 core components: 0 unplaced, 915 placed, 0 fixed
Read in 147 physical pins
  147 physical pins: 0 unplaced, 0 placed, 147 fixed
Read in 147 nets
Read in 2 special nets, 2 routed
Read in 1977 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net vddd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net vddd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vddd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net gndd!. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net gndd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gndd!. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 72
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 36
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2260.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 147 io pins ...
 Updating DB with 0 via definition ...
route_special created 108 wires.
ViaGen created 72 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  MTL1  |       108      |       NA       |
|  VIA1  |       72       |        0       |
+--------+----------------+----------------+
#% End route_special (date=11/15 10:58:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=1033.4M, current mem=1033.4M)
@file(pr_easy.tcl) 73: reorder_scan -clock_aware -scan_effort medium
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
@file(pr_easy.tcl) 79: set_db / .cts_add_exclusion_drivers false
@file(pr_easy.tcl) 82: create_clock_tree_spec
Creating clock tree spec for modes (timing configs): timing_constraints
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for SYSCLK...
  clock_tree SYSCLK contains 273 sinks and 0 clock gates.
  Extraction for SYSCLK complete.
Extracting original clock gating for SYSCLK done.
The skew group SYSCLK/timing_constraints was created. It contains 273 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
@file(pr_easy.tcl) 83: add_clock_tree_exclusion_drivers -base_cell BF3
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
add_exclusion_drivers: 0 (default: true)
buffer_cells is set for at least one key
extract_pin_insertion_delays: false (default: true)
inverter_cells is set for at least one key
override_minimum_skew_target: 1 (default: false)
route_type is set for at least one key
source_driver is set for at least one key
target_insertion_delay is set for at least one key
target_insertion_delay_wire is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
target_skew_wire is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
Original list had 5 cells:
INV5 INV4 INV3 INV2 INV 
Library trimming was not able to trim any cells:
INV5 INV4 INV3 INV2 INV 
Clock tree balancer configuration for clock_tree SYSCLK:
Non-default CCOpt properties:
  source_driver: BF/A BF/O (default: )
For power domain auto-default:
  Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
  Inverters:   INV5 INV4 INV3 INV2 INV 
  Clock gates: 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
Top/Trunk/Leaf Routing info:
  Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
For timing_corner slow_ss_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    2.500ns
  Slew time target (trunk):   2.500ns
  Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 1.028ns
  Buffer max distance: 9720.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=9720.000um, saturatedSlew=1.828ns, speed=6178.097um per ns, cellArea=37.156um^2 per 1000um}
  Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5206.904um, saturatedSlew=1.999ns, speed=4626.920um per ns, cellArea=25.554um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
  Sources:                     pin tck
  Total number of sinks:       273
  Delay constrained sinks:     273
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_ss_delay:setup.late:
  Skew target:                 1.028ns
Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------------
Layer        Via Cell          Res.     Cap.     RC       Top of Stack
Range                          (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------------
MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
----------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          1.74              2                                      Validating CTS configuration
CCOpt configuration status: all checks passed.
Using cell based legalization.
Adding exclusion drivers (these will be instances of BF3).
No exclusion drivers are needed.
@file(pr_easy.tcl) 84: ccopt_design
#% Begin ccopt_design (date=11/15 10:58:44, mem=1036.3M)
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Not setting up route_type 'default_route_type_nonleaf' from CTS mode settings, as it has already been done
Not setting up route_type 'default_route_type_leaf' from CTS mode settings, as it has already been done
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
**WARN: (IMPCCOPT-5046):	Net 'tck' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_3' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_4' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_2' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5046):	Net 'CTS_1' in clock tree 'SYSCLK' has existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5046' for more detail.
**WARN: (IMPCCOPT-5047):	Found 5 clock net(s) with existing routing that will be removed by CCOpt.
Type 'man IMPCCOPT-5047' for more detail.
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1464.1M, init mem=1464.1M)
*info: Placed = 915           
*info: Unplaced = 0           
Placement Density:91.94%(159648/173638)
Placement Density (including fixed std cells):91.94%(159648/173638)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1464.1M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - CheckPlace
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
add_exclusion_drivers: 0 (default: true)
buffer_cells is set for at least one key
extract_pin_insertion_delays: false (default: true)
inverter_cells is set for at least one key
override_minimum_skew_target: 1 (default: false)
route_type is set for at least one key
source_driver is set for at least one key
target_insertion_delay is set for at least one key
target_insertion_delay_wire is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
target_skew_wire is set for at least one key
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
Original list had 5 cells:
INV5 INV4 INV3 INV2 INV 
Library trimming was not able to trim any cells:
INV5 INV4 INV3 INV2 INV 
Clock tree balancer configuration for clock_tree SYSCLK:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BF/A BF/O (default: )
For power domain auto-default:
  Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
  Inverters:   INV5 INV4 INV3 INV2 INV 
  Clock gates: 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner slow_ss_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    2.500ns
  Slew time target (trunk):   2.500ns
  Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 1.028ns
  Buffer max distance: 10240.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
  Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
  Sources:                     pin tck
  Total number of sinks:       273
  Delay constrained sinks:     273
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_ss_delay:setup.late:
  Skew target:                 1.028ns
Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------------
Layer        Via Cell          Res.     Cap.     RC       Top of Stack
Range                          (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------------
MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
----------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.7)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
Innovus will update I/O latencies
External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Check Prerequisites done. (took cpu=0:00:01.9 real=0:00:01.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Check Prerequisites
CCOpt::Phase::Initialization done. (took cpu=0:00:02.0 real=0:00:01.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          2.17              2                                      CCOpt::Phase::Initialization
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] MTL1 has no routable track
[NR-eGR] MTL2 has single uniform track structure
[NR-eGR] MTL3 has single uniform track structure
[NR-eGR] MTL4 has single uniform track structure
[NR-eGR] Read 84 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=84 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=968  numIgnoredNets=0
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 963 
[NR-eGR] Rule id: 1  Nets: 5 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.996000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 963 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 2.30% H + 0.00% V. EstWL: 5.740680e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]    MTL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL2  (2)         1( 0.09%)   ( 0.09%) 
[NR-eGR]    MTL3  (3)        12( 1.05%)   ( 1.05%) 
[NR-eGR]    MTL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               13( 0.38%)   ( 0.38%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.02% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 1.16% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[NR-eGR]   MTL2  (2V) length: 3.350052e+04um, number of vias: 4259
[NR-eGR]   MTL3  (3H) length: 3.144892e+04um, number of vias: 457
[NR-eGR]   MTL4  (4V) length: 4.597560e+03um, number of vias: 0
[NR-eGR] Total length: 6.954700e+04um, number of vias: 7753
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.530280e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1424.0 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.06 seconds
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - optDesignGlobalRouteStep
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalization setup
Validating CTS configuration...
Checking module port directions...
Leaving CCOpt scope...
Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
add_exclusion_drivers: 0 (default: true)
buffer_cells is set for at least one key
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
extract_pin_insertion_delays: false (default: true)
inverter_cells is set for at least one key
override_minimum_skew_target: 1 (default: false)
route_type is set for at least one key
source_driver is set for at least one key
target_insertion_delay is set for at least one key
target_insertion_delay_wire is set for at least one key
target_max_trans is set for at least one key
target_skew is set for at least one key
target_skew_wire is set for at least one key
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Rebuilding timing graph...
Rebuilding timing graph done.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
Original list had 5 cells:
INV5 INV4 INV3 INV2 INV 
Library trimming was not able to trim any cells:
INV5 INV4 INV3 INV2 INV 
Clock tree balancer configuration for clock_tree SYSCLK:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
  source_driver: BF/A BF/O (default: )
For power domain auto-default:
  Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
  Inverters:   INV5 INV4 INV3 INV2 INV 
  Clock gates: 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
For timing_corner slow_ss_delay:setup, late and power domain auto-default:
  Slew time target (leaf):    2.500ns
  Slew time target (trunk):   2.500ns
  Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 1.028ns
  Buffer max distance: 10240.000um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
  Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
  Sources:                     pin tck
  Total number of sinks:       273
  Delay constrained sinks:     273
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner slow_ss_delay:setup.late:
  Skew target:                 1.028ns
Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------------
Layer        Via Cell          Res.     Cap.     RC       Top of Stack
Range                          (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------------
MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
----------------------------------------------------------------------

No ideal or dont_touch nets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.8 real=0:00:01.7)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
CCOpt configuration status: all checks passed.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.0 real=0:00:01.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::PreparingToBalance
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
Synthesizing clock trees...
  Preparing To Balance...
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=133.056um^2
    Clock DAG library cell distribution before merging {count}:
       Invs: INV5: 1 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Preparing To Balance
  CCOpt::Phase::Construction...
  Stage::Clustering...
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=1, icg=0, nicg=0, l=0, total=1
      cell areas       : b=0.000um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=133.056um^2
    Clock DAG library cell distribution before clustering {count}:
       Invs: INV5: 1 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initialize for clustering
    Bottom-up phase...
    Clustering clock_tree SYSCLK...
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
      Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clustering clock_tree SYSCLK done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
      cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: BF8: 4 
       Invs: INV5: 1 
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Bottom-up phase
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for datapath.
*** Starting place_detail (0:01:15 mem=1449.9M) ***
Total net bbox length = 5.636e+04 (2.489e+04 3.147e+04) (ext = 1.536e+04)
Move report: Detail placement moves 166 insts, mean move: 9.10 um, max move: 48.24 um
	Max move on inst (FE_OFC128_adc_ctrl_12): (224.64, 149.16) --> (233.28, 109.56)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1449.9MB
Summary Report:
Instances move: 166 (out of 916 movable)
Instances flipped: 0
Mean displacement: 9.10 um
Max displacement: 48.24 um (Instance: FE_OFC128_adc_ctrl_12) (224.64, 149.16) -> (233.28, 109.56)
	Length: 9 sites, height: 1 rows, site name: standard, cell type: BF5
Total net bbox length = 5.750e+04 (2.565e+04 3.185e+04) (ext = 1.528e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1449.9MB
*** Finished place_detail (0:01:15 mem=1449.9M) ***
    Moved 53, flipped 13 and cell swapped 0 of 278 clock instance(s) during refinement.
    The largest move was 29 microns for PUFCTRL_reg[2].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    ------------------------------------
    Movement (um)        Number of cells
    ------------------------------------
    [20.16,20.3616)             1
    [20.3616,20.5632)           0
    [20.5632,20.7648)           0
    [20.7648,20.9664)           0
    [20.9664,21.168)            0
    [21.168,21.3696)            0
    [21.3696,21.5712)           0
    [21.5712,21.7728)           0
    [21.7728,21.9744)           0
    [21.9744,22.176)            0
    ------------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
        20.16        (145.440,386.760)    (125.280,386.760)    CTSG clock inverter, uid:A445f (a lib_cell INV5) at (125.280,386.760), in power domain auto-default
         0           (264.000,391.160)    (264.000,391.160)    ccl_a clock buffer, uid:A4589 (a lib_cell BF8) at (247.680,386.760), in power domain auto-default
         0           (259.680,153.560)    (259.680,153.560)    ccl_a clock buffer, uid:A4588 (a lib_cell BF8) at (243.360,149.160), in power domain auto-default
         0           (183.360,206.360)    (183.360,206.360)    ccl_a clock buffer, uid:A4585 (a lib_cell BF8) at (167.040,201.960), in power domain auto-default
         0           (129.180,391.970)    (129.180,391.970)    CTSG clock inverter, uid:A445f (a lib_cell INV5) at (125.280,386.760), in power domain auto-default
         0           (161.760,391.160)    (161.760,391.160)    ccl_a clock buffer, uid:A458b (a lib_cell BF8) at (145.440,386.760), in power domain auto-default
    --------------------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.4 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    Clock DAG stats after 'Clustering':
      cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
      cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
      cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=1.713pF, total=1.873pF
      wire lengths     : top=0.000um, trunk=787.120um, leaf=6956.880um, total=7744.000um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=2.500ns count=3 avg=0.532ns sd=0.466ns min=0.234ns max=1.070ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=0.978ns sd=0.058ns min=0.942ns max=1.045ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: BF8: 4 
       Invs: INV5: 1 
    Primary reporting skew group after 'Clustering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Skew group summary after 'Clustering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Clock network insertion delays are now [1.379ns, 1.477ns] average 1.415ns std.dev 0.044ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 65 succeeded with high effort: 65 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.1 real=0:00:00.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Clustering
  Update congestion based capacitance...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'raifes_dtm' of instances=916 and nets=972 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1376.676M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
  Clock DAG stats After congestion update:
    cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
    cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
    cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.160pF, leaf=1.714pF, total=1.873pF
    wire lengths     : top=0.000um, trunk=787.120um, leaf=6956.880um, total=7744.000um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=2.500ns count=3 avg=0.533ns sd=0.466ns min=0.234ns max=1.070ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=0.978ns sd=0.058ns min=0.942ns max=1.045ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BF8: 4 
     Invs: INV5: 1 
  Primary reporting skew group After congestion update:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
  Skew group summary After congestion update:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
  Clock network insertion delays are now [1.379ns, 1.477ns] average 1.415ns std.dev 0.044ns
  Update congestion based capacitance done. (took cpu=0:00:00.4 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Update congestion based capacitance
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Stage::Clustering done. (took cpu=0:00:01.5 real=0:00:01.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Clustering
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
      cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
      cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=1.714pF, total=1.873pF
      wire lengths     : top=0.000um, trunk=787.120um, leaf=6956.880um, total=7744.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=2.500ns count=3 avg=0.533ns sd=0.466ns min=0.234ns max=1.070ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=0.978ns sd=0.058ns min=0.942ns max=1.045ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: BF8: 4 
       Invs: INV5: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Clock network insertion delays are now [1.379ns, 1.477ns] average 1.415ns std.dev 0.044ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
      cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
      cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=1.714pF, total=1.873pF
      wire lengths     : top=0.000um, trunk=787.120um, leaf=6956.880um, total=7744.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=2.500ns count=3 avg=0.533ns sd=0.466ns min=0.234ns max=1.070ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=0.978ns sd=0.058ns min=0.942ns max=1.045ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: BF8: 4 
       Invs: INV5: 1 
    Primary reporting skew group after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Clock network insertion delays are now [1.379ns, 1.477ns] average 1.415ns std.dev 0.044ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree slew time and max cap violations - detailed pass
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::DRV Fixing
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
      cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
      cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=1.714pF, total=1.873pF
      wire lengths     : top=0.000um, trunk=787.120um, leaf=6956.880um, total=7744.000um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=2.500ns count=3 avg=0.533ns sd=0.466ns min=0.234ns max=1.070ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=0.978ns sd=0.058ns min=0.942ns max=1.045ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: BF8: 4 
       Invs: INV5: 1 
    Primary reporting skew group after 'Removing unnecessary root buffering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Clock network insertion delays are now [1.379ns, 1.477ns] average 1.415ns std.dev 0.044ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 23 succeeded with high effort: 23 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unnecessary root buffering
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
      cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
      cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=1.714pF, total=1.873pF
      wire lengths     : top=0.000um, trunk=787.120um, leaf=6956.880um, total=7744.000um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=2.500ns count=3 avg=0.533ns sd=0.466ns min=0.234ns max=1.070ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=0.978ns sd=0.058ns min=0.942ns max=1.045ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: BF8: 4 
       Invs: INV5: 1 
    Primary reporting skew group after 'Removing unconstrained drivers':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Skew group summary after 'Removing unconstrained drivers':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Clock network insertion delays are now [1.379ns, 1.477ns] average 1.415ns std.dev 0.044ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing unconstrained drivers
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=4, i=1, icg=0, nicg=0, l=0, total=5
      cell areas       : b=1444.608um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1577.664um^2
      cell capacitance : b=0.170pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.237pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=1.714pF, total=1.873pF
      wire lengths     : top=0.000um, trunk=787.120um, leaf=6956.880um, total=7744.000um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=2.500ns count=3 avg=0.533ns sd=0.466ns min=0.234ns max=1.070ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=0.978ns sd=0.058ns min=0.942ns max=1.045ns {3 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: BF8: 4 
       Invs: INV5: 1 
    Primary reporting skew group after 'Reducing insertion delay 1':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Skew group summary after 'Reducing insertion delay 1':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.379, max=1.477, avg=1.415, sd=0.044], skew [0.098 vs 1.028], 100% {1.379, 1.477} (wid=0.017 ws=0.007) (gid=1.461 gs=0.092)
    Clock network insertion delays are now [1.379ns, 1.477ns] average 1.415ns std.dev 0.044ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 1
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=1083.456um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1216.512um^2
      cell capacitance : b=0.127pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.194pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.113pF, leaf=1.718pF, total=1.831pF
      wire lengths     : top=0.000um, trunk=557.800um, leaf=7002.478um, total=7560.278um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=2.500ns count=2 avg=0.682ns sd=0.549ns min=0.294ns max=1.070ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.391ns sd=0.774ns min=0.942ns max=2.284ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: BF8: 3 
       Invs: INV5: 1 
    Primary reporting skew group after 'Removing longest path buffering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.226, max=1.386, avg=1.332, sd=0.070], skew [0.160 vs 1.028], 100% {1.226, 1.386} (wid=0.024 ws=0.016) (gid=1.371 gs=0.152)
    Skew group summary after 'Removing longest path buffering':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.226, max=1.386, avg=1.332, sd=0.070], skew [0.160 vs 1.028], 100% {1.226, 1.386} (wid=0.024 ws=0.016) (gid=1.371 gs=0.152)
    Clock network insertion delays are now [1.226ns, 1.386ns] average 1.332ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Removing longest path buffering
  Reducing insertion delay 2...
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=893.376um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1026.432um^2
      cell capacitance : b=0.107pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.174pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=2.500ns count=2 avg=0.433ns sd=0.072ns min=0.383ns max=0.484ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.401ns sd=0.766ns min=0.943ns max=2.285ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: BF8: 2 BF5: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Reducing insertion delay 2':
      skew_group SYSCLK/timing_constraints: insertion delay [min=0.979, max=1.146, avg=1.086, sd=0.071], skew [0.168 vs 1.028], 100% {0.979, 1.146} (wid=0.024 ws=0.016) (gid=1.122 gs=0.152)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group SYSCLK/timing_constraints: insertion delay [min=0.979, max=1.146, avg=1.086, sd=0.071], skew [0.168 vs 1.028], 100% {0.979, 1.146} (wid=0.024 ws=0.016) (gid=1.122 gs=0.152)
    Clock network insertion delays are now [0.979ns, 1.146ns] average 1.086ns std.dev 0.071ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 155 succeeded with high effort: 155 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.5 real=0:00:01.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing insertion delay 2
  Stage::Insertion Delay Reduction done. (took cpu=0:00:02.3 real=0:00:02.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Insertion Delay Reduction
  CCOpt::Phase::Construction done. (took cpu=0:00:04.0 real=0:00:03.6)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Construction
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=893.376um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1026.432um^2
      cell capacitance : b=0.107pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.174pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=2.500ns count=2 avg=0.433ns sd=0.072ns min=0.383ns max=0.484ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.401ns sd=0.766ns min=0.943ns max=2.285ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: BF8: 2 BF5: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Improving clock tree routing':
      skew_group SYSCLK/timing_constraints: insertion delay [min=0.979, max=1.146, avg=1.086, sd=0.071], skew [0.168 vs 1.028], 100% {0.979, 1.146} (wid=0.024 ws=0.016) (gid=1.122 gs=0.152)
    Skew group summary after 'Improving clock tree routing':
      skew_group SYSCLK/timing_constraints: insertion delay [min=0.979, max=1.146, avg=1.086, sd=0.071], skew [0.168 vs 1.028], 100% {0.979, 1.146} (wid=0.024 ws=0.016) (gid=1.122 gs=0.152)
    Clock network insertion delays are now [0.979ns, 1.146ns] average 1.086ns std.dev 0.071ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock tree routing
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    .60% ...80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Reducing clock tree power 1':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Skew group summary after 'Reducing clock tree power 1':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.2 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 1
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Reducing clock tree power 2':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 2
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Reducing Power
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Resolve constraints - Approximately balancing fragments
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Estimate delay to be added in balancing - Approximately balancing fragments
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 6 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
          wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
        Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving gates to improve sub-tree skew
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
          wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
        Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments bottom up
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
          wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments, wire and cell delays
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing fragments step
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
    wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group after Approximately balancing fragments:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
  Skew group summary after Approximately balancing fragments:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
  Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Improving fragments clock skew':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Skew group summary after 'Improving fragments clock skew':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving fragments clock skew
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Resolve constraints - Approximately balancing
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
          wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing, wire and cell delays
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Approximately balancing step':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Skew group summary after 'Approximately balancing step':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing step
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Fixing clock tree overload':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Skew group summary after 'Fixing clock tree overload':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing clock tree overload
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.501ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Approximately balancing paths':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Skew group summary after 'Approximately balancing paths':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.033, max=1.199, avg=1.139, sd=0.070], skew [0.166 vs 1.028], 100% {1.033, 1.199} (wid=0.024 ws=0.016) (gid=1.175 gs=0.150)
    Clock network insertion delays are now [1.033ns, 1.199ns] average 1.139ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Approximately balancing paths
  Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:00.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Balancing
  Stage::Polishing...
  Resynthesising clock tree into netlist...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1359.727M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
  Clock DAG stats After congestion update:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
    wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
  Clock DAG net violations After congestion update: none
  Clock DAG primary half-corner transition distribution After congestion update:
    Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.500ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution After congestion update {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group After congestion update:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
  Skew group summary After congestion update:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
  Clock network insertion delays are now [1.031ns, 1.197ns] average 1.138ns std.dev 0.070ns
  Merging balancing drivers for power...
    Tried: 6 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.500ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Merging balancing drivers for power':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
    Skew group summary after 'Merging balancing drivers for power':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
    Clock network insertion delays are now [1.031ns, 1.197ns] average 1.138ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Merging balancing drivers for power
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.500ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Improving clock skew':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
    Skew group summary after 'Improving clock skew':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
    Clock network insertion delays are now [1.031ns, 1.197ns] average 1.138ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving clock skew
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=2.593pF fall=2.593pF).
    Resizing gates: ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Legalizing clock trees
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.500ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Reducing clock tree power 3':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
    Clock network insertion delays are now [1.031ns, 1.197ns] average 1.138ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Reducing clock tree power 3
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.500ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Improving insertion delay':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
    Skew group summary after 'Improving insertion delay':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
    Clock network insertion delays are now [1.031ns, 1.197ns] average 1.138ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Improving insertion delay
  Wire Opt OverFix...
    Wire Capacitance Reduction...
      Artificially removing short and long paths...
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
        Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Clock DAG stats after 'Wire Capacitance Reduction':
        cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
        cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
        cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
        sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
        wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
        wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
      Clock DAG net violations after 'Wire Capacitance Reduction': none
      Clock DAG primary half-corner transition distribution after 'Wire Capacitance Reduction':
        Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.500ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
        Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
      Clock DAG library cell distribution after 'Wire Capacitance Reduction' {count}:
         Bufs: BF8: 2 BF4: 1 
         Invs: INV5: 1 
      Primary reporting skew group after 'Wire Capacitance Reduction':
        skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
      Skew group summary after 'Wire Capacitance Reduction':
        skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
      Clock network insertion delays are now [1.031ns, 1.197ns] average 1.138ns std.dev 0.070ns
      Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Capacitance Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Wire Capacitance Reduction
    Move For Wirelength...
      Move for wirelength. considered=5, filtered=5, permitted=4, cannotCompute=0, computed=4, attempted=0, currentlyIllegal=0, legalizationFail=0, accepted=0
      Clock DAG stats after 'Move For Wirelength':
        cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
        cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
        cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
        sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
        wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.749pF, total=1.797pF
        wire lengths     : top=0.000um, trunk=222.760um, leaf=7147.195um, total=7369.955um
      Clock DAG net violations after 'Move For Wirelength': none
      Clock DAG primary half-corner transition distribution after 'Move For Wirelength':
        Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.500ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
        Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
      Clock DAG library cell distribution after 'Move For Wirelength' {count}:
         Bufs: BF8: 2 BF4: 1 
         Invs: INV5: 1 
      Primary reporting skew group after 'Move For Wirelength':
        skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
      Skew group summary after 'Move For Wirelength':
        skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.138, sd=0.070], skew [0.166 vs 1.028], 100% {1.031, 1.197} (wid=0.024 ws=0.016) (gid=1.174 gs=0.150)
      Clock network insertion delays are now [1.031ns, 1.197ns] average 1.138ns std.dev 0.070ns
      Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
      Legalizer new API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Move For Wirelength done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Move For Wirelength
    Optimizing orientation...
    Orientation Wirelength Optimization: Attempted = 6 , Succeeded = 1 , Wirelength increased = 3 , CannotMove = 2 , Illegal = 0 , Other = 0
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Optimizing orientation
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=1.747pF, total=1.796pF
      wire lengths     : top=0.000um, trunk=222.760um, leaf=7140.477um, total=7363.237um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=2.500ns count=2 avg=0.472ns sd=0.041ns min=0.443ns max=0.500ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.402ns sd=0.766ns min=0.944ns max=2.286ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group after 'Wire Opt OverFix':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.137, sd=0.070], skew [0.165 vs 1.028], 100% {1.031, 1.197} (wid=0.023 ws=0.016) (gid=1.174 gs=0.150)
    Skew group summary after 'Wire Opt OverFix':
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.031, max=1.197, avg=1.137, sd=0.070], skew [0.165 vs 1.028], 100% {1.031, 1.197} (wid=0.023 ws=0.016) (gid=1.174 gs=0.150)
    Clock network insertion delays are now [1.031ns, 1.197ns] average 1.137ns std.dev 0.070ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
    Legalizer new API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Wire Opt OverFix
  Total capacitance is (rise=4.389pF fall=4.389pF), of which (rise=1.796pF fall=1.796pF) is wire, and (rise=2.593pF fall=2.593pF) is gate.
  Stage::Polishing done. (took cpu=0:00:01.0 real=0:00:00.8)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Polishing
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting place_detail (0:01:21 mem=1529.7M) ***
Total net bbox length = 5.707e+04 (2.552e+04 3.155e+04) (ext = 1.512e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1529.7MB
Summary Report:
Instances move: 0 (out of 915 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.707e+04 (2.552e+04 3.155e+04) (ext = 1.512e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1529.7MB
*** Finished place_detail (0:01:21 mem=1529.7M) ***
  Moved 0, flipped 0 and cell swapped 0 of 277 clock instance(s) during refinement.
  The largest move was 0 microns for .
  ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   ClockRefiner
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Stage::Updating netlist
  CCOpt::Phase::Implementation done. (took cpu=0:00:02.6 real=0:00:02.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Implementation
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=5, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] MTL1 has no routable track
[NR-eGR] MTL2 has single uniform track structure
[NR-eGR] MTL3 has single uniform track structure
[NR-eGR] MTL4 has single uniform track structure
[NR-eGR] Read 84 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=84 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=968  numIgnoredNets=963
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.167600e+03um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.200800e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]    MTL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[NR-eGR]   MTL2  (2V) length: 3.548316e+04um, number of vias: 4311
[NR-eGR]   MTL3  (3H) length: 3.163972e+04um, number of vias: 159
[NR-eGR]   MTL4  (4V) length: 2.410320e+03um, number of vias: 0
[NR-eGR] Total length: 6.953320e+04um, number of vias: 7507
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.516480e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]   MTL1  (1H) length: 0.000000e+00um, number of vias: 281
[NR-eGR]   MTL2  (2V) length: 2.220760e+03um, number of vias: 347
[NR-eGR]   MTL3  (3H) length: 4.164480e+03um, number of vias: 70
[NR-eGR]   MTL4  (4V) length: 1.131240e+03um, number of vias: 0
[NR-eGR] Total length: 7.516480e+03um, number of vias: 698
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.516480e+03um, number of vias: 698
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1351.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
        Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Early Global Route - eGR only step
Set FIXED routing status on 5 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Routing Tools
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1351.891M)
    Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
        Rebuilding timing graph...
        Rebuilding timing graph done.
        Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.2 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.2 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.659pF, total=1.708pF
          wire lengths     : top=0.000um, trunk=227.080um, leaf=7289.400um, total=7516.480um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=2.500ns count=2 avg=0.468ns sd=0.052ns min=0.430ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.379ns sd=0.765ns min=0.926ns max=2.262ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
        Primary reporting skew group eGRPC initial state:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Skew group summary eGRPC initial state:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Clock network insertion delays are now [1.028ns, 1.190ns] average 1.132ns std.dev 0.069ns
        Moving buffers...
        Violation analysis...
        Analysising clock tree DRVs: Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Violation analysis
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.659pF, total=1.708pF
          wire lengths     : top=0.000um, trunk=227.080um, leaf=7289.400um, total=7516.480um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=2.500ns count=2 avg=0.468ns sd=0.052ns min=0.430ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.379ns sd=0.765ns min=0.926ns max=2.262ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
        Primary reporting skew group eGRPC after moving buffers:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Skew group summary eGRPC after moving buffers:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Clock network insertion delays are now [1.028ns, 1.190ns] average 1.132ns std.dev 0.069ns
        Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Moving buffers
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0 succeeded with window specified: 0 unsuccessful with window specified: 0
          Legalizer new API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 4, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 1, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 3, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.659pF, total=1.708pF
          wire lengths     : top=0.000um, trunk=227.080um, leaf=7289.400um, total=7516.480um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=2.500ns count=2 avg=0.468ns sd=0.052ns min=0.430ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.379ns sd=0.765ns min=0.926ns max=2.262ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
        Primary reporting skew group eGRPC after downsizing:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Skew group summary eGRPC after downsizing:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Clock network insertion delays are now [1.028ns, 1.190ns] average 1.132ns std.dev 0.069ns
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Initial Pass of Downsizing Clock Tree Cells
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ---------------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
        ---------------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                  0
        trunk              0            0           0            0                    0                  0
        leaf               0            0           0            0                    0                  0
        ---------------------------------------------------------------------------------------------------------
        Total       -            -           -            -                           0 (100%)           0 (100%)
        ---------------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.659pF, total=1.708pF
          wire lengths     : top=0.000um, trunk=227.080um, leaf=7289.400um, total=7516.480um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=2.500ns count=2 avg=0.468ns sd=0.052ns min=0.430ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.379ns sd=0.765ns min=0.926ns max=2.262ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
        Primary reporting skew group eGRPC after DRV fixing:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Skew group summary eGRPC after DRV fixing:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Clock network insertion delays are now [1.028ns, 1.190ns] average 1.132ns std.dev 0.069ns
        Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Analysising clock tree DRVs: Rebuilding timing graph...
        Rebuilding timing graph done.
        Analysising clock tree DRVs: Done
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Violation analysis
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 3 insts, 6 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
          cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
          cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
          sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
          wire capacitance : top=0.000pF, trunk=0.050pF, leaf=1.659pF, total=1.708pF
          wire lengths     : top=0.000um, trunk=227.080um, leaf=7289.400um, total=7516.480um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=2.500ns count=2 avg=0.468ns sd=0.052ns min=0.430ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
          Leaf  : target=2.500ns count=3 avg=1.379ns sd=0.765ns min=0.926ns max=2.262ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: BF8: 2 BF4: 1 
           Invs: INV5: 1 
        Primary reporting skew group before routing clock trees:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Skew group summary before routing clock trees:
          skew_group SYSCLK/timing_constraints: insertion delay [min=1.028, max=1.190, avg=1.132, sd=0.069], skew [0.162 vs 1.028], 100% {1.028, 1.190} (wid=0.027 ws=0.019) (gid=1.167 gs=0.150)
        Clock network insertion delays are now [1.028ns, 1.190ns] average 1.132ns std.dev 0.069ns
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting place_detail (0:01:22 mem=1525.1M) ***
Total net bbox length = 5.707e+04 (2.552e+04 3.155e+04) (ext = 1.512e+04)
Move report: Detail placement moves 33 insts, mean move: 7.14 um, max move: 26.16 um
	Max move on inst (g10773): (63.36, 399.96) --> (76.32, 413.16)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.1MB
Summary Report:
Instances move: 33 (out of 915 movable)
Instances flipped: 0
Mean displacement: 7.14 um
Max displacement: 26.16 um (Instance: g10773) (63.36, 399.96) -> (76.32, 413.16)
	Length: 2 sites, height: 1 rows, site name: standard, cell type: INV
Total net bbox length = 5.721e+04 (2.566e+04 3.155e+04) (ext = 1.512e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1525.1MB
*** Finished place_detail (0:01:22 mem=1525.1M) ***
  Moved 11, flipped 0 and cell swapped 0 of 277 clock instance(s) during refinement.
  The largest move was 10.1 microns for IR_shift_reg[1].
  ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   ClockRefiner
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.1 real=0:00:01.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::eGRPC
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 5 nets for routing of which 5 have one or more fixed wires.
(ccopt eGR): Start to route 5 all nets
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] MTL1 has no routable track
[NR-eGR] MTL2 has single uniform track structure
[NR-eGR] MTL3 has single uniform track structure
[NR-eGR] MTL4 has single uniform track structure
[NR-eGR] Read 84 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=84 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=968  numIgnoredNets=963
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.101600e+03um
[NR-eGR] 
[NR-eGR] Move 1 nets to layer range [2, 4]
[NR-eGR] Layer group 2: route 1 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 5.095200e+03um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (0)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]    MTL1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL4  (4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total                0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[NR-eGR]   MTL2  (2V) length: 3.542904e+04um, number of vias: 4304
[NR-eGR]   MTL3  (3H) length: 3.155908e+04um, number of vias: 163
[NR-eGR]   MTL4  (4V) length: 2.452560e+03um, number of vias: 0
[NR-eGR] Total length: 6.944068e+04um, number of vias: 7504
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7.423960e+03um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]   MTL1  (1H) length: 0.000000e+00um, number of vias: 281
[NR-eGR]   MTL2  (2V) length: 2.166640e+03um, number of vias: 340
[NR-eGR]   MTL3  (3H) length: 4.083840e+03um, number of vias: 74
[NR-eGR]   MTL4  (4V) length: 1.173480e+03um, number of vias: 0
[NR-eGR] Total length: 7.423960e+03um, number of vias: 695
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7.423960e+03um, number of vias: 695
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] End Peak syMemory usage = 1349.9 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.04 seconds
Generated NR early global route guides for clocks to: /tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/.rgf5kLjJv
      Early Global Route - eGR->NR step done. (took cpu=0:00:00.1 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Early Global Route - eGR->NR step
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 5 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 5 nets.
  Preferred NanoRoute mode settings: Current
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...

route_global_detail

#set_db route_design_detail_auto_stop false
#set_db route_design_detail_end_iteration 20
#set_db route_design_detail_min_length_for_widen_wire 0.100000
#set_db route_design_detail_post_route_wire_widen "widen"
#set_db route_design_detail_post_route_wire_widen_rule "LayerWidth"
#set_db route_design_allow_pin_as_feedthru "false"
#set_db route_design_selected_net_only true
#set_db route_design_top_routing_layer 4
#set_db route_design_with_eco true
#set_db route_design_with_si_driven false
#set_db route_design_with_timing_driven false
#Start route_global_detail on Thu Nov 15 10:58:55 2018
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Using multithreading with 8 threads.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start routing data preparation on Thu Nov 15 10:58:55 2018
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2077) The below via enclosure for LAYER MTL1 is not specified for width 0.4800.
#WARNING (NRDB-2078) The above via enclosure for LAYER MTL2 is not specified for width 0.4800.
#WARNING (NRDB-2077) The below via enclosure for LAYER MTL1 is not specified for width 0.4800.
#WARNING (NRDB-2078) The above via enclosure for LAYER MTL2 is not specified for width 0.4800.
#WARNING (NRDB-2077) The below via enclosure for LAYER MTL2 is not specified for width 0.4800.
#WARNING (NRDB-2078) The above via enclosure for LAYER MTL3 is not specified for width 0.6400.
#WARNING (NRDB-2077) The below via enclosure for LAYER MTL2 is not specified for width 0.4800.
#WARNING (NRDB-2078) The above via enclosure for LAYER MTL3 is not specified for width 0.6400.
#WARNING (NRDB-2077) The below via enclosure for LAYER MTL3 is not specified for width 0.6400.
#WARNING (NRDB-2078) The above via enclosure for LAYER MTL4 is not specified for width 1.4400.
#WARNING (NRDB-2077) The below via enclosure for LAYER MTL3 is not specified for width 0.6400.
#WARNING (NRDB-2078) The above via enclosure for LAYER MTL4 is not specified for width 1.4400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.300 - 3.300] has 1 net.
#Voltage range [0.000 - 3.300] has 969 nets.
# MTL1         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.0800
# MTL2         V   Track-Pitch = 1.4400    Line-2-Via Pitch = 1.0800
# MTL3         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.3200
# MTL4         V   Track-Pitch = 3.6000    Line-2-Via Pitch = 3.2400
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MTL2's pitch = 1.4400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 954.20 (MB), peak = 1219.09 (MB)
#Merging special wires: starts on Thu Nov 15 10:58:56 2018 with memory = 954.23 (MB), peak = 1219.09 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:954.3 MB, peak:1.2 GB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#reading routing guides ......
#
#Finished routing data preparation on Thu Nov 15 10:58:56 2018
#
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 9.64 (MB)
#Total memory = 954.35 (MB)
#Peak memory = 1219.09 (MB)
#
#
#Start global routing on Thu Nov 15 10:58:56 2018
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Nov 15 10:58:56 2018
#
#Start routing resource analysis on Thu Nov 15 10:58:56 2018
#
#Routing resource analysis is done on Thu Nov 15 10:58:56 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MTL1           H         378           0         437    85.35%
#  MTL2           V         285           0         437     0.00%
#  MTL3           H         370           0         437     0.00%
#  MTL4           V         114           0         437     0.00%
#  --------------------------------------------------------------
#  Total                   1147       0.00%        1748    21.34%
#
#  5 nets (0.51%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Nov 15 10:58:56 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.68 (MB), peak = 1219.09 (MB)
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 954.71 (MB), peak = 1219.09 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.05819
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.44 (MB), peak = 1219.09 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.59 (MB), peak = 1219.09 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.60 (MB), peak = 1219.09 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of selected nets for routing = 5.
#Total number of unselected nets (but routable) for routing = 963 (skipped).
#Total number of nets in the design = 971.
#
#963 skipped nets do not have any wires.
#5 routable nets have only global wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5               0  
#------------------------------------------------
#        Total                  5               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5             963  
#------------------------------------------------
#        Total                  5             963  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MTL1          0(0.00%)   (0.00%)
#  MTL2          0(0.00%)   (0.00%)
#  MTL3          0(0.00%)   (0.00%)
#  MTL4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 7021 um.
#Total half perimeter of net bounding box = 2284 um.
#Total wire length on LAYER MTL1 = 0 um.
#Total wire length on LAYER MTL2 = 1881 um.
#Total wire length on LAYER MTL3 = 3931 um.
#Total wire length on LAYER MTL4 = 1210 um.
#Total number of vias = 552
#Up-Via Summary (total 552):
#           
#-----------------------
# MTL1              281
# MTL2              214
# MTL3               57
#-----------------------
#                   552 
#
#Total number of involved priority nets 5
#Maximum src to sink distance for priority net 711.7
#Average of max src_to_sink distance for priority net 376.8
#Average of ave src_to_sink distance for priority net 241.9
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.14 (MB)
#Total memory = 959.49 (MB)
#Peak memory = 1219.09 (MB)
#
#Finished global routing on Thu Nov 15 10:58:56 2018
#
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.78 (MB), peak = 1219.09 (MB)
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start Track Assignment.
#Done with 169 horizontal wires in 1 hboxes and 140 vertical wires in 1 hboxes.
#Done with 166 horizontal wires in 1 hboxes and 130 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 8028 um.
#Total half perimeter of net bounding box = 2284 um.
#Total wire length on LAYER MTL1 = 907 um.
#Total wire length on LAYER MTL2 = 1886 um.
#Total wire length on LAYER MTL3 = 4011 um.
#Total wire length on LAYER MTL4 = 1224 um.
#Total number of vias = 552
#Up-Via Summary (total 552):
#           
#-----------------------
# MTL1              281
# MTL2              214
# MTL3               57
#-----------------------
#                   552 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 961.46 (MB), peak = 1219.09 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 16.80 (MB)
#Total memory = 961.47 (MB)
#Peak memory = 1219.09 (MB)
#WARNING (NRDR-129) Cannot do post-route optimization (minimize detour, wire widening, spreading, or matching) using command 'globalDetailRoute', use 'route_detail' command instead. If possible, normal detail routing will be done.
#Using multithreading with 8 threads.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 985.96 (MB), peak = 1219.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 7470 um.
#Total half perimeter of net bounding box = 2284 um.
#Total wire length on LAYER MTL1 = 0 um.
#Total wire length on LAYER MTL2 = 98 um.
#Total wire length on LAYER MTL3 = 4408 um.
#Total wire length on LAYER MTL4 = 2965 um.
#Total number of vias = 827
#Total number of multi-cut vias = 561 ( 67.8%)
#Total number of single cut vias = 266 ( 32.2%)
#Up-Via Summary (total 827):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)       281 (100.0%)        281
# MTL2               0 (  0.0%)       280 (100.0%)        280
# MTL3             266 (100.0%)         0 (  0.0%)        266
#-----------------------------------------------------------
#                  266 ( 32.2%)       561 ( 67.8%)        827 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.07 (MB)
#Total memory = 961.41 (MB)
#Peak memory = 1219.09 (MB)
#route_detail Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -0.06 (MB)
#Total memory = 961.41 (MB)
#Peak memory = 1219.09 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 36.73 (MB)
#Total memory = 969.78 (MB)
#Peak memory = 1219.09 (MB)
#Number of warnings = 27
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Nov 15 10:58:58 2018
#
        NanoRoute done. (took cpu=0:00:02.8 real=0:00:02.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   NanoRoute
      Clock detailed routing done.
Checking guided vs. routed lengths for 5 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000     100.000           1
       100.000     200.000           1
       200.000     300.000           0
       300.000     400.000           1
       400.000     500.000           0
       500.000     600.000           2
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000           1
        0.000      2.000           0
        2.000      4.000           1
        4.000      6.000           1
        6.000      8.000           0
        8.000     10.000           1
       10.000     12.000           1
      -------------------------------------
      

    Top 3 notable deviations of routed length from guided length
    =============================================================

    Net CTS_3 (96 terminals)
    Guided length:  max path =   589.800um, total =  2660.638um
    Routed length:  max path =   659.640um, total =  2689.920um
    Deviation:      max path =    11.841%,  total =     1.101%

    Net CTS_1 (90 terminals)
    Guided length:  max path =   562.802um, total =  2317.199um
    Routed length:  max path =   617.040um, total =  2401.000um
    Deviation:      max path =     9.637%,  total =     3.616%

    Net CTS_2 (90 terminals)
    Guided length:  max path =   328.080um, total =  2133.600um
    Routed length:  max path =   326.640um, total =  2170.080um
    Deviation:      max path =    -0.439%,  total =     1.710%

Set FIXED routing status on 5 net(s)
Set FIXED placed status on 4 instance(s)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=966, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
    Congestion Repair...

Starting congestion repair ...
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  slow_ss
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 4
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] MTL1 has no routable track
[NR-eGR] MTL2 has single uniform track structure
[NR-eGR] MTL3 has single uniform track structure
[NR-eGR] MTL4 has single uniform track structure
[NR-eGR] Read 84 PG shapes in 0.000 seconds

[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=84 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] Num Prerouted Nets = 5  Num Prerouted Wires = 931
[NR-eGR] Read numTotalNets=968  numIgnoredNets=5
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 963 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 963 net(s) in layer range [2, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 3.16% H + 0.00% V. EstWL: 5.866080e+04um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]    MTL1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL2  (2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]    MTL3  (3)        18( 1.58%)         3( 0.26%)   ( 1.84%) 
[NR-eGR]    MTL4  (4)         2( 0.17%)         0( 0.00%)   ( 0.17%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total               20( 0.58%)         3( 0.09%)   ( 0.67%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 1.78% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 2.04% H + 0.00% V
Early Global Route congestion estimation runtime: 0.02 seconds, mem = 1381.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]   MTL1  (1F) length: 0.000000e+00um, number of vias: 3037
[NR-eGR]   MTL2  (2V) length: 3.381306e+04um, number of vias: 4309
[NR-eGR]   MTL3  (3H) length: 3.278616e+04um, number of vias: 357
[NR-eGR]   MTL4  (4V) length: 4.321680e+03um, number of vias: 0
[NR-eGR] Total length: 7.092090e+04um, number of vias: 7703
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 1381.0M
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
    Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Congestion Repair

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:03.1 real=0:00:02.7)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Routing Tools
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1380.953M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.052pF, leaf=1.846pF, total=1.898pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=2.500ns count=2 avg=0.481ns sd=0.034ns min=0.457ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.429ns sd=0.773ns min=0.965ns max=2.321ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group after routing clock trees:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
  Skew group summary after routing clock trees:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
  Clock network insertion delays are now [1.047ns, 1.212ns] average 1.152ns std.dev 0.070ns
  CCOpt::Phase::Routing done. (took cpu=0:00:03.4 real=0:00:02.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::Routing
  CCOpt::Phase::PostConditioning...
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.052pF, leaf=1.846pF, total=1.898pF
      wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=2.500ns count=2 avg=0.481ns sd=0.034ns min=0.457ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.429ns sd=0.773ns min=0.965ns max=2.321ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group PostConditioning after Upsizing to fix DRVs:
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
    Clock network insertion delays are now [1.047ns, 1.212ns] average 1.152ns std.dev 0.070ns
    Upsizing to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Upsizing to fix DRVs
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.052pF, leaf=1.846pF, total=1.898pF
      wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=2.500ns count=2 avg=0.481ns sd=0.034ns min=0.457ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.429ns sd=0.773ns min=0.965ns max=2.321ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group PostConditioning after DRV fixing:
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
    Skew group summary PostConditioning after DRV fixing:
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
    Clock network insertion delays are now [1.047ns, 1.212ns] average 1.152ns std.dev 0.070ns
    Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
    Buffering to fix DRVs...
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    CCOpt-PostConditioning: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.052pF, leaf=1.846pF, total=1.898pF
      wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=2.500ns count=2 avg=0.481ns sd=0.034ns min=0.457ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.429ns sd=0.773ns min=0.965ns max=2.321ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group PostConditioning after re-buffering DRV fixing:
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
    Clock network insertion delays are now [1.047ns, 1.212ns] average 1.152ns std.dev 0.070ns
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Buffering to fix DRVs
    Fixing Skew by cell sizing...
    Resized 0 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    ---------------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    ---------------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                  0
    trunk              0            0           0            0                    0                  0
    leaf               0            0           0            0                    0                  0
    ---------------------------------------------------------------------------------------------------------
    Total       -            -           -            -                           0 (100%)           0 (100%)
    ---------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
      cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
      cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
      sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
      wire capacitance : top=0.000pF, trunk=0.052pF, leaf=1.846pF, total=1.898pF
      wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=2.500ns count=2 avg=0.481ns sd=0.034ns min=0.457ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
      Leaf  : target=2.500ns count=3 avg=1.429ns sd=0.773ns min=0.965ns max=2.321ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: BF8: 2 BF4: 1 
       Invs: INV5: 1 
    Primary reporting skew group PostConditioning after skew fixing by cell sizing:
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
    Clock network insertion delays are now [1.047ns, 1.212ns] average 1.152ns std.dev 0.070ns
    Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing Skew by cell sizing
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
    Set dirty flag on 0 insts, 0 nets
  PostConditioning done.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=5, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=963, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.052pF, leaf=1.846pF, total=1.898pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=2.500ns count=2 avg=0.481ns sd=0.034ns min=0.457ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.429ns sd=0.773ns min=0.965ns max=2.321ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group after post-conditioning:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
  Skew group summary after post-conditioning:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
  Clock network insertion delays are now [1.047ns, 1.212ns] average 1.152ns std.dev 0.070ns
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.4)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   CCOpt::Phase::PostConditioning
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                         3      855.360       0.103
  Inverters                       1      133.056       0.067
  Integrated Clock Gates          0        0.000       0.000
  Non-Integrated Clock Gates      0        0.000       0.000
  Clock Logic                     0        0.000       0.000
  All                             4      988.416       0.170
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      228.660
  Leaf      7241.640
  Total     7470.300
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.170    0.052    0.222
  Leaf     2.422    1.846    4.268
  Total    2.593    1.898    4.490
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   273     2.422     0.009       0.000      0.009    0.009
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       2.500       2       0.481       0.034      0.457    0.505    {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}         -
  Leaf        2.500       3       1.429       0.773      0.965    2.321    {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ---------------------------------------
  Name    Type        Inst     Inst Area 
                      Count    (um^2)
  ---------------------------------------
  BF8     buffer        2       722.304
  BF4     buffer        1       133.056
  INV5    inverter      1       133.056
  ---------------------------------------
  
  
  Primary reporting skew group summary at end of CTS:
  ===================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.047     1.212     0.164       1.028         0.017           0.015           1.152        0.070     100% {1.047, 1.212}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                   Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slow_ss_delay:setup.late    SYSCLK/timing_constraints    1.047     1.212     0.164       1.028         0.017           0.015           1.152        0.070     100% {1.047, 1.212}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [1.047ns, 1.212ns] average 1.152ns std.dev 0.070ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Post-balance tidy up or trial balance steps
Synthesizing clock trees done.
Tidy Up And Update Timing...
Connecting clock gate test enables...
Connecting clock gate test enables done.
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=1532.36)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1799.57 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1799.57 CPU=0:00:00.2 REAL=0:00:00.0)
	Clock: SYSCLK, View: fast_ff, Ideal Latency: 0, Propagated Latency: 1.29715
	 Executing: set_clock_latency -source -early -max -rise -1.29715 [get_pins tck]
	Clock: SYSCLK, View: fast_ff, Ideal Latency: 0, Propagated Latency: 1.29715
	 Executing: set_clock_latency -source -late -max -rise -1.29715 [get_pins tck]
	Clock: SYSCLK, View: fast_ff, Ideal Latency: 0, Propagated Latency: 1.20433
	 Executing: set_clock_latency -source -early -max -fall -1.20433 [get_pins tck]
	Clock: SYSCLK, View: fast_ff, Ideal Latency: 0, Propagated Latency: 1.20433
	 Executing: set_clock_latency -source -late -max -fall -1.20433 [get_pins tck]
	Clock: SYSCLK, View: slow_ss, Ideal Latency: 0, Propagated Latency: 1.29725
	 Executing: set_clock_latency -source -early -max -rise -1.29725 [get_pins tck]
	Clock: SYSCLK, View: slow_ss, Ideal Latency: 0, Propagated Latency: 1.29725
	 Executing: set_clock_latency -source -late -max -rise -1.29725 [get_pins tck]
	Clock: SYSCLK, View: slow_ss, Ideal Latency: 0, Propagated Latency: 1.20443
	 Executing: set_clock_latency -source -early -max -fall -1.20443 [get_pins tck]
	Clock: SYSCLK, View: slow_ss, Ideal Latency: 0, Propagated Latency: 1.20443
	 Executing: set_clock_latency -source -late -max -fall -1.20443 [get_pins tck]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:00.6 real=0:00:00.3)
Clock DAG stats after update timingGraph:
  cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
  cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
  cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
  sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
  wire capacitance : top=0.000pF, trunk=0.052pF, leaf=1.846pF, total=1.898pF
  wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=2.500ns count=2 avg=0.481ns sd=0.034ns min=0.457ns max=0.505ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Leaf  : target=2.500ns count=3 avg=1.429ns sd=0.773ns min=0.965ns max=2.321ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 1 <= 2.375ns, 0 <= 2.500ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: BF8: 2 BF4: 1 
   Invs: INV5: 1 
Primary reporting skew group after update timingGraph:
  skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
Skew group summary after update timingGraph:
  skew_group SYSCLK/timing_constraints: insertion delay [min=1.047, max=1.212, avg=1.152, sd=0.070], skew [0.164 vs 1.028], 100% {1.047, 1.212} (wid=0.025 ws=0.017) (gid=1.188 gs=0.151)
Clock network insertion delays are now [1.047ns, 1.212ns] average 1.152ns std.dev 0.070ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.6 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Tidy Up And Update Timing
Runtime done. (took cpu=0:00:16.9 real=0:00:15.1)
Runtime Summary
===============
Clock Runtime:  (76%) Core CTS          11.10 (Init 3.84, Construction 3.48, Implementation 2.30, eGRPC 0.76, PostConditioning 0.37, Other 0.36)
Clock Runtime:  (19%) CTS services       2.87 (RefinePlace 0.23, EarlyGlobalClock 0.23, NanoRoute 2.34, ExtractRC 0.08)
Clock Runtime:   (3%) Other CTS          0.57 (Init 0.09, CongRepair 0.15, TimingUpdate 0.33, Other 0.00)
Clock Runtime: (100%) Total             14.55

Synthesizing clock trees with CCOpt done.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   cts
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
GigaOpt running with 8 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 994.2M, totSessionCpu=0:01:29 **
*** Change effort level medium to high ***
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1405.0M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1484.86)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1740.75 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1740.75 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:30 mem=1429.8M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.686  | 20.069  | 14.686  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:00, mem = 1038.7M, totSessionCpu=0:01:30 **
** INFO : this run is activating low effort ccoptDesign flow
#optDebug: fT-E <X 2 0 0 1>
*** Starting optimizing excluded clock nets MEM= 1436.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1436.8M) ***
*** Starting optimizing excluded clock nets MEM= 1436.8M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1436.8M) ***
Info: Done creating the CCOpt slew target map.
*** Timing Is met
*** Check timing (0:00:00.0)
#optDebug: fT-D <X 1 0 0 0>

Active setup views:
 slow_ss
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'pre_route' .
pre_route RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1436.051M)
#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1510.02)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1746.11 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1746.11 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:01:31 mem=1746.1M)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:02, real = 0:00:01, mem = 1109.9M, totSessionCpu=0:01:31 **
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.686  | 20.069  | 14.686  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
Routing Overflow: 2.04% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:03, mem = 1110.4M, totSessionCpu=0:01:32 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         14.686 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   opt_design_postcts
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(ccopt_design): dumping clock statistics to metric
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for slow_ss_delay:setup.early...
Clock tree timing engine global stage delay update for slow_ss_delay:setup.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_ff_delay:hold.early...
Clock tree timing engine global stage delay update for fast_ff_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for fast_ff_delay:hold.late...
Clock tree timing engine global stage delay update for fast_ff_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         19.93             18          0.000 ns         14.686 ns  ccopt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCCOPT-1182        2  The cts_clock_gating_cells attribute has...
WARNING   IMPCCOPT-5046        5  Net '%s' in clock tree '%s' has existing...
WARNING   IMPCCOPT-5047        1  Found %d clock net(s) with existing rout...
WARNING   IMPCCOPT-1260       56  The skew target of %s for %s is too smal...
*** Message Summary: 64 warning(s), 0 error(s)

#% End ccopt_design (date=11/15 10:59:05, total cpu=0:00:22.3, real=0:00:21.0, peak res=1219.1M, current mem=1111.8M)
@file(pr_easy.tcl) 91: opt_design -post_cts -drv
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
GigaOpt running with 8 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1088.3M, totSessionCpu=0:01:34 **
*** Change effort level medium to high ***
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_useful_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1462.7M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.686  | 20.069  | 14.686  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1080.2M, totSessionCpu=0:01:35 **
*** Starting optimizing excluded clock nets MEM= 1486.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1486.6M) ***
*** Starting optimizing excluded clock nets MEM= 1486.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1486.6M) ***
Info: Done creating the CCOpt slew target map.
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:00, real = 0:00:01, mem = 1081.1M, totSessionCpu=0:01:35 **
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.686  | 20.069  | 14.686  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
Routing Overflow: 2.04% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 1081.1M, totSessionCpu=0:01:35 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         14.686 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          2.95              3          0.000 ns         14.686 ns  opt_design_drv_postcts
Info: Destroy the CCOpt slew target map.
@file(pr_easy.tcl) 92: opt_design -post_cts -hold
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
GigaOpt running with 8 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1081.0M, totSessionCpu=0:01:37 **
*** Change effort level medium to high ***
*** opt_design -post_cts ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
set_db opt_useful_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1494.6M)
Compute RC Scale Done ...
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:39 mem=1558.6M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=108.277 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=108.277 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=108.3M)

Active hold views:
 fast_ff
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=108.3M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:00:01.0 mem=138.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:00.0 (0.0), mem = 138.8M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=108.277 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=108.277 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=108.3M)

Active hold views:
 fast_ff
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=108.3M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.0 real=0:00:00.0 totSessionCpu=0:00:01.0 mem=138.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:01.0/0:00:00.0 (0.0), mem = 138.8M

Done building cte setup timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:39 mem=1526.6M ***
Restoring Auto Hold Views:  fast_ff
Restoring Active Hold Views:  fast_ff 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 300.6 ps, libStdDelay = 118.4 ps, minBufSize = 57024000 (3.0)
*Info: worst delay setup view: slow_ss

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss
Hold  views included:
 fast_ff

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.686  | 20.069  | 14.686  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.402  |  0.402  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   461   |   461   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1118.7M, totSessionCpu=0:01:41 **
*info: Run opt_design holdfix with 8 threads.
Info: 5 nets with fixed/cover wires excluded.
Info: 5 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 slow_ss
  Dominating endpoints: 0
  Dominating TNS: -0.000

Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:04, real = 0:00:04, mem = 1119.0M, totSessionCpu=0:01:41 **
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=111.34 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=111.34 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=111.3M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.0/0:00:00.0 (0.0), mem = 0.0M
_______________________________________________________________________
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=111.34 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=111.34 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=111.3M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.0/0:00:00.0 (0.0), mem = 0.0M

pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
     opt_design Final Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 
Hold  views included:
 fast_ff

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.686  | 20.069  | 14.686  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.402  |  0.402  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   461   |   461   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
Routing Overflow: 2.04% H and 0.00% V
------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:06, mem = 1119.0M, totSessionCpu=0:01:42 **
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         14.686 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           6.5              8          0.000 ns         14.686 ns  opt_design_postcts_hold
Info: Destroy the CCOpt slew target map.
@file(pr_easy.tcl) 97: route_design -global_detail -wire_opt
#% Begin route_design (date=11/15 10:59:16, mem=1119.3M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1119.27 (MB), peak = 1219.09 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#rc_corner_slow has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1519.7M, init mem=1519.7M)
*info: Placed = 915            (Fixed = 4)
*info: Unplaced = 0           
Placement Density:91.81%(159420/173638)
Placement Density (including fixed std cells):91.81%(159420/173638)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1519.7M)
**WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (5) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1519.7M) ***
#ROUTE-DESIGN-CMD: N5-process: 0 [db_process_node=]

route_global_detail

#set_db route_design_detail_min_length_for_widen_wire 0.100000
#set_db route_design_detail_post_route_wire_widen "widen"
#set_db route_design_detail_post_route_wire_widen_rule "LayerWidth"
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 4
#set_db route_design_with_si_driven true
#set_db route_design_with_timing_driven true
#Start route_global_detail on Thu Nov 15 10:59:16 2018
#
#Generating timing data, please wait...
#968 total nets, 5 already routed, 5 will ignore in trialRoute
#Dump tif for version 2.1
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1729.45 CPU=0:00:00.2 REAL=0:00:00.0)

**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or set_db  command. The parasitic data can be regenerated either by extracting the design using the extract_rc command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:00, memory = 1006.34 (MB), peak = 1219.09 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#Start reading timing information from file .timing_file_7293.tif.gz ...
#Read in timing information for 147 ports, 915 instances from timing file .timing_file_7293.tif.gz.
#NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Using multithreading with 8 threads.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start routing data preparation on Thu Nov 15 10:59:17 2018
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.300 - 3.300] has 1 net.
#Voltage range [0.000 - 3.300] has 969 nets.
# MTL1         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.0800
# MTL2         V   Track-Pitch = 1.4400    Line-2-Via Pitch = 1.0800
# MTL3         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.3200
# MTL4         V   Track-Pitch = 3.6000    Line-2-Via Pitch = 3.2400
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MTL2's pitch = 1.4400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.05 (MB), peak = 1219.09 (MB)
#Merging special wires: starts on Thu Nov 15 10:59:17 2018 with memory = 993.05 (MB), peak = 1219.09 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:993.1 MB, peak:1.2 GB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Finished routing data preparation on Thu Nov 15 10:59:17 2018
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 993.05 (MB)
#Peak memory = 1219.09 (MB)
#
#
#Start global routing on Thu Nov 15 10:59:17 2018
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Nov 15 10:59:17 2018
#
#Start routing resource analysis on Thu Nov 15 10:59:17 2018
#
#Routing resource analysis is done on Thu Nov 15 10:59:17 2018
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  MTL1           H         378           0         437    85.35%
#  MTL2           V         285           0         437     0.00%
#  MTL3           H         370           0         437     0.00%
#  MTL4           V         114           0         437     0.00%
#  --------------------------------------------------------------
#  Total                   1147       0.00%        1748    21.34%
#
#  5 nets (0.51%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu Nov 15 10:59:17 2018
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.07 (MB), peak = 1219.09 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.07 (MB), peak = 1219.09 (MB)
#
#start global routing iteration 1...
#Initial_route: 0.07905
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.07 (MB), peak = 1219.09 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.07 (MB), peak = 1219.09 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 993.07 (MB), peak = 1219.09 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 3 (skipped).
#Total number of routable nets = 968.
#Total number of nets in the design = 971.
#
#963 routable nets have only global wires.
#5 routable nets have only detail routed wires.
#5 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             963  
#-----------------------------
#        Total             963  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5             963  
#------------------------------------------------
#        Total                  5             963  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  MTL1          0(0.00%)   (0.00%)
#  MTL2          2(0.46%)   (0.46%)
#  MTL3          0(0.00%)   (0.00%)
#  MTL4          0(0.00%)   (0.00%)
#  --------------------------------
#     Total      2(0.14%)   (0.14%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.14% V
#
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |   MTL1(H)   |         52.00 |         52.00 |
[hotspot] |   MTL2(V)   |          0.00 |          0.00 |
[hotspot] |   MTL3(H)   |          0.00 |          0.00 |
[hotspot] |   MTL4(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    |(MTL1)    52.00 |(MTL1)    52.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 65731 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 0 um.
#Total wire length on LAYER MTL2 = 23771 um.
#Total wire length on LAYER MTL3 = 31259 um.
#Total wire length on LAYER MTL4 = 10702 um.
#Total number of vias = 5082
#Total number of multi-cut vias = 561 ( 11.0%)
#Total number of single cut vias = 4521 ( 89.0%)
#Up-Via Summary (total 5082):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1            2520 ( 90.0%)       281 ( 10.0%)       2801
# MTL2            1538 ( 84.6%)       280 ( 15.4%)       1818
# MTL3             463 (100.0%)         0 (  0.0%)        463
#-----------------------------------------------------------
#                 4521 ( 89.0%)       561 ( 11.0%)       5082 
#
#Max overcon = 1 tracks.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.13 (MB)
#Total memory = 998.18 (MB)
#Peak memory = 1219.09 (MB)
#
#Finished global routing on Thu Nov 15 10:59:17 2018
#
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 994.26 (MB), peak = 1219.09 (MB)
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start Track Assignment.
#Done with 1061 horizontal wires in 1 hboxes and 1084 vertical wires in 1 hboxes.
#Done with 359 horizontal wires in 1 hboxes and 275 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# MTL1           0.00 	  0.00%  	  0.00% 	  0.00%
# MTL2       23112.16 	  0.06%  	  0.00% 	  0.00%
# MTL3       25872.62 	  0.17%  	  0.00% 	  0.00%
# MTL4        7758.72 	  0.35%  	  0.00% 	  0.35%
#------------------------------------------------------------------------
# All       56743.50  	  0.15% 	  0.00% 	  0.35%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 69419 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 3044 um.
#Total wire length on LAYER MTL2 = 23322 um.
#Total wire length on LAYER MTL3 = 32341 um.
#Total wire length on LAYER MTL4 = 10711 um.
#Total number of vias = 5082
#Total number of multi-cut vias = 561 ( 11.0%)
#Total number of single cut vias = 4521 ( 89.0%)
#Up-Via Summary (total 5082):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1            2520 ( 90.0%)       281 ( 10.0%)       2801
# MTL2            1538 ( 84.6%)       280 ( 15.4%)       1818
# MTL3             463 (100.0%)         0 (  0.0%)        463
#-----------------------------------------------------------
#                 4521 ( 89.0%)       561 ( 11.0%)       5082 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1000.26 (MB), peak = 1219.09 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 10.99 (MB)
#Total memory = 1000.27 (MB)
#Peak memory = 1219.09 (MB)
#WARNING (NRDR-129) Cannot do post-route optimization (minimize detour, wire widening, spreading, or matching) using command 'globalDetailRoute', use 'route_detail' command instead. If possible, normal detail routing will be done.
#Using multithreading with 8 threads.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 5
#
#    By Layer and Type :
#	          Short   Totals
#	MTL1          3        3
#	MTL2          2        2
#	Totals        5        5
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1040.79 (MB), peak = 1219.09 (MB)
#start 1st optimization iteration ...
#   number of violations = 1
#
#    By Layer and Type :
#	          Short   Totals
#	MTL1          0        0
#	MTL2          1        1
#	Totals        1        1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1051.89 (MB), peak = 1219.09 (MB)
#start 2nd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1052.07 (MB), peak = 1219.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 69969 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2602 um.
#Total wire length on LAYER MTL2 = 30170 um.
#Total wire length on LAYER MTL3 = 28493 um.
#Total wire length on LAYER MTL4 = 8704 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 4.34 (MB)
#Total memory = 1004.60 (MB)
#Peak memory = 1219.09 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1005.58 (MB), peak = 1219.09 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 69969 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2602 um.
#Total wire length on LAYER MTL2 = 30170 um.
#Total wire length on LAYER MTL3 = 28493 um.
#Total wire length on LAYER MTL4 = 8704 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 69969 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2602 um.
#Total wire length on LAYER MTL2 = 30170 um.
#Total wire length on LAYER MTL3 = 28493 um.
#Total wire length on LAYER MTL4 = 8704 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Post Route wire spreading..
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1056.95 (MB), peak = 1219.09 (MB)
#CELL_VIEW raifes_dtm,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (EMS-27) Message (NRDB-2247) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Nov 15 10:59:24 2018
#
#
#Start Post Route Wire Spread.
#Done with 146 horizontal wires in 1 hboxes and 281 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 70953 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2608 um.
#Total wire length on LAYER MTL2 = 30640 um.
#Total wire length on LAYER MTL3 = 28855 um.
#Total wire length on LAYER MTL4 = 8851 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1061.07 (MB), peak = 1219.09 (MB)
#CELL_VIEW raifes_dtm,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1005.71 (MB), peak = 1219.09 (MB)
#CELL_VIEW raifes_dtm,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 70953 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2608 um.
#Total wire length on LAYER MTL2 = 30640 um.
#Total wire length on LAYER MTL3 = 28855 um.
#Total wire length on LAYER MTL4 = 8851 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#route_detail Statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:07
#Increased memory = 4.48 (MB)
#Total memory = 1004.75 (MB)
#Peak memory = 1219.09 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:09
#Increased memory = -116.11 (MB)
#Total memory = 1003.22 (MB)
#Peak memory = 1219.09 (MB)
#Number of warnings = 23
#Total number of warnings = 55
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Nov 15 10:59:25 2018
#

route_detail

#set_db route_design_detail_min_length_for_widen_wire 0.100000
#set_db route_design_detail_post_route_wire_widen "widen"
#set_db route_design_detail_post_route_wire_widen_rule "LayerWidth"
#set_db route_design_concurrent_minimize_via_count_effort "high"
#set_db route_design_reserve_space_for_multi_cut true
#set_db route_design_top_routing_layer 4
#set_db route_design_with_timing_driven true
#Start route_detail on Thu Nov 15 10:59:25 2018
#
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#Start reading timing information from file .timing_file_7293.tif.gz ...
#Read in timing information for 147 ports, 915 instances from timing file .timing_file_7293.tif.gz.
#NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Merging special wires: starts on Thu Nov 15 10:59:25 2018 with memory = 994.60 (MB), peak = 1219.09 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:994.6 MB, peak:1.2 GB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start routing data preparation on Thu Nov 15 10:59:25 2018
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.300 - 3.300] has 1 net.
#Voltage range [0.000 - 3.300] has 969 nets.
# MTL1         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.0800
# MTL2         V   Track-Pitch = 1.4400    Line-2-Via Pitch = 1.0800
# MTL3         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.3200
# MTL4         V   Track-Pitch = 3.6000    Line-2-Via Pitch = 3.2400
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MTL2's pitch = 1.4400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 998.37 (MB), peak = 1219.09 (MB)
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDR-133) The post-route option 'route_design_detail_post_route_wire_widen' has been set but widen wire rule specified by option 'route_design_detail_post_route_wire_widen_rule' does not exist. You must either turn off the option 'route_design_detail_post_route_wire_widen' or create a wide wire rule for wire widening. This route_detail command did not run.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 70953 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2608 um.
#Total wire length on LAYER MTL2 = 30640 um.
#Total wire length on LAYER MTL3 = 28855 um.
#Total wire length on LAYER MTL4 = 8851 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#
#route_detail statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -1.03 (MB)
#Total memory = 997.89 (MB)
#Peak memory = 1219.09 (MB)
#Number of warnings = 6
#Total number of warnings = 61
#Number of fails = 0
#Total number of fails = 0
#Complete route_detail on Thu Nov 15 10:59:25 2018
#
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          10.4              9                                      route_design
#route_design: cpu time = 00:00:10, elapsed time = 00:00:09, memory = 994.39 (MB), peak = 1219.09 (MB)
#% End route_design (date=11/15 10:59:25, total cpu=0:00:10.5, real=0:00:09.0, peak res=1119.3M, current mem=994.4M)
@file(pr_easy.tcl) 100: set_db / .extract_rc_engine post_route
@file(pr_easy.tcl) 102: set_db / .extract_rc_effort_level low
@file(pr_easy.tcl) 105: set_db / .delaycal_enable_si false
@file(pr_easy.tcl) 106: opt_design -post_route -setup -hold -drv
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 8 threads.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1015.0M, totSessionCpu=0:01:54 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Created 161 library cell signatures
#Created 971 NETS and 0 SPECIALNETS signatures
#Created 915 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.05 (MB), peak = 1219.09 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1015.07 (MB), peak = 1219.09 (MB)
Begin checking placement ... (start mem=1435.6M, init mem=1435.6M)
*info: Placed = 915            (Fixed = 4)
*info: Unplaced = 0           
Placement Density:91.81%(159420/173638)
Placement Density (including fixed std cells):91.81%(159420/173638)
Finished check_place (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1435.6M)
*** Change effort level medium to high ***
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
setExtractRCMode -coupled false
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_corner_slow
 Corner: rc_corner_fast
extractDetailRC Option : -outfile /tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/raifes_dtm_7293_VpbbbU.rcdb.d  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1430.6M)
Extracted 10.0139% (CPU Time= 0:00:00.0  MEM= 1496.6M)
Extracted 20.0152% (CPU Time= 0:00:00.0  MEM= 1496.6M)
Extracted 30.0164% (CPU Time= 0:00:00.1  MEM= 1496.6M)
Extracted 40.0177% (CPU Time= 0:00:00.1  MEM= 1496.6M)
Extracted 50.019% (CPU Time= 0:00:00.1  MEM= 1496.6M)
Extracted 60.0202% (CPU Time= 0:00:00.1  MEM= 1496.6M)
Extracted 70.0215% (CPU Time= 0:00:00.1  MEM= 1496.6M)
Extracted 80.0228% (CPU Time= 0:00:00.1  MEM= 1496.6M)
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
Extracted 90.024% (CPU Time= 0:00:00.1  MEM= 1496.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1496.6M)
Number of Extracted Resistors     : 13204
Number of Extracted Ground Cap.   : 14155
Number of Extracted Coupling Cap. : 0
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1452.578M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=156.207 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=156.207 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=156.2M)

Active hold views:
 fast_ff
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=156.2M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.9/0:00:01.0 (0.9), mem = 186.7M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=156.207 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=156.207 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=156.2M)

Active hold views:
 fast_ff
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (HoldAware) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:00.8 mem=156.2M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.9/0:00:01.0 (0.9), mem = 186.7M

#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1466.78)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1742.02 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1742.02 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:55 mem=1418.8M)
Restoring Auto Hold Views:  fast_ff
Restoring Active Hold Views:  fast_ff 
Restoring Hold Target Slack: 0

------------------------------------------------------------
     Initial Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.609  | 20.006  | 14.609  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:01, real = 0:00:02, mem = 1033.0M, totSessionCpu=0:01:56 **
Info: Done creating the CCOpt slew target map.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=0, noStatus=0, routed=963, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 4 (0%)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Removing CTS place status from clock tree and sinks.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    add_exclusion_drivers: 0 (default: true)
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    cts_max_thread_override: 1 (default: auto)
    extract_pin_insertion_delays: false (default: true)
    force_design_routing_status: 1 (default: auto)
    inverter_cells is set for at least one key
    override_minimum_skew_target: 1 (default: false)
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_insertion_delay_wire is set for at least one key
    target_max_trans is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
    Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    INV5 INV4 INV3 INV2 INV 
    Library trimming was not able to trim any cells:
    INV5 INV4 INV3 INV2 INV 
    Clock tree balancer configuration for clock_tree SYSCLK:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: BF/A BF/O (default: )
    For power domain auto-default:
      Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
      Inverters:   INV5 INV4 INV3 INV2 INV 
      Clock gates: 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner slow_ss_delay:setup, late and power domain auto-default:
      Slew time target (leaf):    2.500ns
      Slew time target (trunk):   2.500ns
      Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 1.028ns
      Buffer max distance: 10240.000um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
      Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
      Sources:                     pin tck
      Total number of sinks:       273
      Delay constrained sinks:     273
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_ss_delay:setup.late:
      Skew target:                 1.028ns
    Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------------
    Layer        Via Cell          Res.     Cap.     RC       Top of Stack
    Range                          (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------------
    MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
    MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
    MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
    ----------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:01.9)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO initial state:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO initial state:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Resolving skew group constraints done.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO final:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO final:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=0, noStatus=0, routed=963, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:02.2 real=0:00:02.2)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   PRO
**INFO: Start fixing DRV (Mem = 1445.28M) ...
Begin: GigaOpt DRV Optimization
GigaOpt Checkpoint: Internal optDRV -postRoute -maintainWNS -setupTNSCostFactor 0.3 -max_tran -max_cap -maxLocalDensity 0.96 -numThreads 8 
Info: 5 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    14.61|     0.00|       0|       0|       0|  91.81|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    14.61|     0.00|       0|       0|       0|  91.81| 0:00:00.0|  1726.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1724.5M) ***

drv optimizer changes nothing and skips place_detail
End: GigaOpt DRV Optimization
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:04, Mem = 1482.54M).

------------------------------------------------------------
     Non-SI Timing Summary (cpu=0.07min real=0.07min mem=1482.5M)                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.610  | 20.006  | 14.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:08, real = 0:00:08, mem = 1071.2M, totSessionCpu=0:02:02 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:04 mem=1486.0M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=173.293 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=173.293 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=173.3M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=173.3M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=203.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.9/0:00:00.0 (0.0), mem = 203.8M
_______________________________________________________________________
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.0M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=173.293 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=173.293 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=173.3M)
Done building cte hold timing graph (fixHold) cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:00.8 mem=173.3M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.9 real=0:00:00.0 totSessionCpu=0:00:00.9 mem=203.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:00.9/0:00:00.0 (0.0), mem = 203.8M

Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:04 mem=1486.0M ***
Restoring Hold Target Slack: 0

*Info: minBufDelay = 300.6 ps, libStdDelay = 118.4 ps, minBufSize = 57024000 (3.0)
*Info: worst delay setup view: slow_ss

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss
Hold  views included:
 fast_ff

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.610  | 20.006  | 14.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.396  |  0.396  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   461   |   461   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 1071.3M, totSessionCpu=0:02:05 **
*info: Run opt_design holdfix with 8 threads.
Info: 5 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         14.610 ns  postroute.hold
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:11, real = 0:00:12, mem = 1066.9M, totSessionCpu=0:02:06 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
*** Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:02, mem=1486.04M, totSessionCpu=0:02:07).
**opt_design ... cpu = 0:00:13, real = 0:00:14, mem = 1071.0M, totSessionCpu=0:02:07 **

Default Rule : ""
Non Default Rules :
Worst Slack : 20.006 ns
Total 0 nets layer assigned (0.0).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : 14.610 ns
Total 0 nets layer assigned (0.2).

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.610  | 20.006  | 14.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:13, real = 0:00:14, mem = 1039.8M, totSessionCpu=0:02:08 **
*** ThreeLayerMode is automatically turned on for small designs with less than 4 layers.
ThreeLayerMode is on. Timing-driven placement option disabled.
*** Starting place_detail (0:02:08 mem=1454.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1454.8MB
Summary Report:
Instances move: 0 (out of 911 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1454.8MB
*** Finished place_detail (0:02:08 mem=1454.8M) ***
Density distribution unevenness ratio = 3.193%
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

route_global_detail

#set_db route_design_detail_min_length_for_widen_wire 0.100000
#set_db route_design_detail_post_route_wire_widen "widen"
#set_db route_design_detail_post_route_wire_widen_rule "LayerWidth"
#set_db route_design_top_routing_layer 4
#set_db route_design_with_eco true
#set_db route_design_with_timing_driven false
#Start route_global_detail on Thu Nov 15 10:59:41 2018
#
#NanoRoute Version 18.11-s100_1 NR180819-2237/18_11-UB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Using multithreading with 8 threads.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Start routing data preparation on Thu Nov 15 10:59:41 2018
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 3.300.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [3.300 - 3.300] has 1 net.
#Voltage range [0.000 - 3.300] has 969 nets.
# MTL1         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.0800
# MTL2         V   Track-Pitch = 1.4400    Line-2-Via Pitch = 1.0800
# MTL3         H   Track-Pitch = 1.3200    Line-2-Via Pitch = 1.3200
# MTL4         V   Track-Pitch = 3.6000    Line-2-Via Pitch = 3.2400
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer MTL2's pitch = 1.4400.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1047.64 (MB), peak = 1219.09 (MB)
#Merging special wires: starts on Thu Nov 15 10:59:41 2018 with memory = 1047.64 (MB), peak = 1219.09 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.2 GB
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Finished routing data preparation on Thu Nov 15 10:59:41 2018
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1047.64 (MB)
#Peak memory = 1219.09 (MB)
#
#
#Start global routing on Thu Nov 15 10:59:41 2018
#
#WARNING (NRGR-22) Design is already detail routed.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.77 (MB)
#Total memory = 1047.64 (MB)
#Peak memory = 1219.09 (MB)
#WARNING (NRDR-129) Cannot do post-route optimization (minimize detour, wire widening, spreading, or matching) using command 'globalDetailRoute', use 'route_detail' command instead. If possible, normal detail routing will be done.
#Using multithreading with 8 threads.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.69 (MB), peak = 1219.09 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 70953 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2608 um.
#Total wire length on LAYER MTL2 = 30640 um.
#Total wire length on LAYER MTL3 = 28855 um.
#Total wire length on LAYER MTL4 = 8851 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.08 (MB)
#Total memory = 1047.73 (MB)
#Peak memory = 1219.09 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.70 (MB), peak = 1219.09 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 70953 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2608 um.
#Total wire length on LAYER MTL2 = 30640 um.
#Total wire length on LAYER MTL3 = 28855 um.
#Total wire length on LAYER MTL4 = 8851 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 70953 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2608 um.
#Total wire length on LAYER MTL2 = 30640 um.
#Total wire length on LAYER MTL3 = 28855 um.
#Total wire length on LAYER MTL4 = 8851 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Post Route wire spreading..
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Nov 15 10:59:42 2018
#
#WARNING (NRDB-2247) The option drouteUseMultiCutViaEffort - (low) is only supported when option -routeUseAutoVia turn on, Please set option -routeUseAutoVia as ( true) to fix, or the option drouteUseMultiCutViaEffort would be reset - high.
#
#Start Post Route Wire Spread.
#Done with 23 horizontal wires in 1 hboxes and 84 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 71071 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2608 um.
#Total wire length on LAYER MTL2 = 30703 um.
#Total wire length on LAYER MTL3 = 28888 um.
#Total wire length on LAYER MTL4 = 8873 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1058.78 (MB), peak = 1219.09 (MB)
#CELL_VIEW raifes_dtm,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 5
#Total wire length = 71071 um.
#Total half perimeter of net bounding box = 63463 um.
#Total wire length on LAYER MTL1 = 2608 um.
#Total wire length on LAYER MTL2 = 30703 um.
#Total wire length on LAYER MTL3 = 28888 um.
#Total wire length on LAYER MTL4 = 8873 um.
#Total number of vias = 5288
#Total number of multi-cut vias = 4859 ( 91.9%)
#Total number of single cut vias = 429 (  8.1%)
#Up-Via Summary (total 5288):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# MTL1               0 (  0.0%)      2821 (100.0%)       2821
# MTL2               0 (  0.0%)      2038 (100.0%)       2038
# MTL3             429 (100.0%)         0 (  0.0%)        429
#-----------------------------------------------------------
#                  429 (  8.1%)      4859 ( 91.9%)       5288 
#
#route_detail Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:00
#Increased memory = 1.12 (MB)
#Total memory = 1048.76 (MB)
#Peak memory = 1219.09 (MB)
#Updating routing design signature
#Created 161 library cell signatures
#Created 971 NETS and 0 SPECIALNETS signatures
#Created 915 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.90 (MB), peak = 1219.09 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1048.92 (MB), peak = 1219.09 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 8.53 (MB)
#Total memory = 1048.45 (MB)
#Peak memory = 1219.09 (MB)
#Number of warnings = 22
#Total number of warnings = 83
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Thu Nov 15 10:59:42 2018
#
**opt_design ... cpu = 0:00:14, real = 0:00:15, mem = 1044.1M, totSessionCpu=0:02:08 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false
New Signature Flow (restoreNanoRouteOptions) ....
Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_corner_slow
 Corner: rc_corner_fast
extractDetailRC Option : -outfile /tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/raifes_dtm_7293_VpbbbU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1457.6M)
Extracted 10.0222% (CPU Time= 0:00:00.1  MEM= 1513.6M)
Extracted 20.0197% (CPU Time= 0:00:00.1  MEM= 1513.6M)
Extracted 30.0172% (CPU Time= 0:00:00.1  MEM= 1513.6M)
Extracted 40.0148% (CPU Time= 0:00:00.1  MEM= 1513.6M)
Extracted 50.0246% (CPU Time= 0:00:00.1  MEM= 1513.6M)
Extracted 60.0222% (CPU Time= 0:00:00.1  MEM= 1513.6M)
Extracted 70.0197% (CPU Time= 0:00:00.1  MEM= 1513.6M)
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
Extracted 80.0172% (CPU Time= 0:00:00.1  MEM= 1513.6M)
Extracted 90.0148% (CPU Time= 0:00:00.2  MEM= 1513.6M)
Extracted 100% (CPU Time= 0:00:00.2  MEM= 1513.6M)
Number of Extracted Resistors     : 13417
Number of Extracted Ground Cap.   : 14368
Number of Extracted Coupling Cap. : 0
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1481.562M)
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1528.54)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1818.32 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1818.32 CPU=0:00:00.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:10 mem=1818.3M)

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.610  | 20.004  | 14.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 1118.7M, totSessionCpu=0:02:10 **
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 1118.7M, totSessionCpu=0:02:10 **
Executing marking Critical Nets1
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:15, real = 0:00:16, mem = 1118.7M, totSessionCpu=0:02:10 **
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=128.395 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=128.395 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=128.4M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.4/0:00:01.0 (1.4), mem = 0.0M
_*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=128.395 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=128.395 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=128.4M)
*** QThread HoldRpt [finish] : cpu/real = 0:00:01.4/0:00:01.0 (1.4), mem = 0.0M

______________________________________________________________________
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
     opt_design Final Non-SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 
Hold  views included:
 fast_ff

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.610  | 20.004  | 14.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.396  |  0.396  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   461   |   461   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
------------------------------------------------------------
**opt_design ... cpu = 0:00:16, real = 0:00:18, mem = 1118.8M, totSessionCpu=0:02:10 **
Opt: RC extraction mode changed to 'detail'
*** Finished opt_design ***
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                       0.000 ns         14.610 ns  final
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         18.45             20          0.000 ns         14.610 ns  opt_design_drv_postroute
Info: Destroy the CCOpt slew target map.
@file(pr_easy.tcl) 108: ccopt_post_route -enable_drv_repair true -enable_drv_repair_by_buffering true -enable_routing_eco true -enable_skew_repair true -enable_skew_repair_by_buffering true -enable_timing_update true
**WARN: (IMPTCM-19):	Command 'ccopt_post_route' is obsolete and will be removed in future releases. Use 'clock_post_route_repair' instead. You should update 'ccopt_post_route' to 'clock_post_route_repair' in your script.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=0, noStatus=0, routed=963, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 4 (0%)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Removing CTS place status from clock tree and sinks.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Leaving CCOpt scope...
    Leaving CCOpt scope done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    add_exclusion_drivers: 0 (default: true)
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    buffer_cells is set for at least one key
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    cts_max_thread_override: 1 (default: auto)
    extract_pin_insertion_delays: false (default: true)
    inverter_cells is set for at least one key
    override_minimum_skew_target: 1 (default: false)
    route_type is set for at least one key
    source_driver is set for at least one key
    target_insertion_delay is set for at least one key
    target_insertion_delay_wire is set for at least one key
    target_max_trans is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    Route type trimming info:
      No route type modifications were made.
**WARN: (IMPCCOPT-1182):	The cts_clock_gating_cells attribute has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SYSCLK. You may be able to solve this problem by specifying a list of base_cells to use with the cts_clock_gating_cells attribute.
    Library trimming inverters in power domain auto-default and half-corner slow_ss_delay:setup.late removed 0 of 5 cells
    Original list had 5 cells:
    INV5 INV4 INV3 INV2 INV 
    Library trimming was not able to trim any cells:
    INV5 INV4 INV3 INV2 INV 
    Clock tree balancer configuration for clock_tree SYSCLK:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
      source_driver: BF/A BF/O (default: )
    For power domain auto-default:
      Buffers:     BF8 BF5 BF4 BF3 BF2 BF 
      Inverters:   INV5 INV4 INV3 INV2 INV 
      Clock gates: 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 173638.080um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MTL4/MTL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: MTL4/MTL3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner slow_ss_delay:setup, late and power domain auto-default:
      Slew time target (leaf):    2.500ns
      Slew time target (trunk):   2.500ns
      Slew time target (top):     2.500ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 1.028ns
      Buffer max distance: 10240.000um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:BF8, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=10240.000um, saturatedSlew=1.926ns, speed=6252.290um per ns, cellArea=35.269um^2 per 1000um}
      Inverter  : {lib_cell:INV5, fastest_considered_half_corner=slow_ss_delay:setup.late, optimalDrivingDistance=5461.928um, saturatedSlew=2.064ns, speed=4693.588um per ns, cellArea=24.361um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Clock tree balancer configuration for skew_group SYSCLK/timing_constraints:
      Sources:                     pin tck
      Total number of sinks:       273
      Delay constrained sinks:     273
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner slow_ss_delay:setup.late:
      Skew target:                 1.028ns
    Primary reporting skew group is skew_group SYSCLK/timing_constraints with 273 clock sinks.
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------------
    Layer        Via Cell          Res.     Cap.     RC       Top of Stack
    Range                          (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------------
    MTL1-MTL2    DCON_MM_north     1.750    0.296    0.519    false
    MTL2-MTL3    DCON_MM2_north    1.750    0.315    0.551    false
    MTL3-MTL4    CON_MM3           0.220    0.482    0.106    false
    ----------------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Validating CTS configuration
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing and buffering
   - Skew fixing with cell sizing and buffering
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO initial state:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO initial state:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
  Recomputing CTS skew targets...
  Resolving skew group constraints...
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
    Solving LP: 1 skew groups; 2 fragments, 4 fraglets and 6 vertices; 37 variables and 106 constraints; tolerance 1
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Resolving skew group constraints done.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
**WARN: (IMPCCOPT-1260):	The skew target of 1.028ns for skew_group SYSCLK/timing_constraints is too small. For best results, it is recommended that the skew target be set no lower than 1.030ns. Using this skew target anyway, because cts_override_minimum_skew_target is set.
Type 'man IMPCCOPT-1260' for more detail.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 5, tested: 5, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO after DRV fixing:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
  Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing DRVs
  Buffering to fix DRVs...
  Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  Inserted 0 buffers and inverters.
  CCOpt-PRO: nets considered: 5, nets tested: 5, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
  Clock DAG stats PRO after re-buffering DRV fixing:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO after re-buffering DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after re-buffering DRV fixing:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO after re-buffering DRV fixing {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO after re-buffering DRV fixing:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO after re-buffering DRV fixing:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
  Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Buffering to fix DRVs
  Fixing Skew by cell sizing...
  Resized 0 clock insts to decrease delay.
  Resized 0 clock insts to increase delay.
  
  PRO Statistics: Fix Skew (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after skew fixing by cell sizing:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO after skew fixing by cell sizing: none
  Clock DAG primary half-corner transition distribution PRO after skew fixing by cell sizing:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO after skew fixing by cell sizing {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO after skew fixing by cell sizing:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO after skew fixing by cell sizing:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
  Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Fixing Skew by cell sizing
  Buffering to fix Skew...
  Fixing skew (MostUnder)...
    Fixing skew: ...20% ...40% ...60% ...80% ...100% 
    Upsized 0 drivers. Failed on 0 drivers
  Fixing skew (MostUnder) done.
  Skew fixing attempted buffering 0 nets. Accepted: 0 (0 cells), Rejected: 0 (0 cells)
  Skew fixing added: 0 driver cells (0um^2)
  Resized 0 clock insts to decrease delay.
  Resized 0 clock insts to increase delay.
  
  PRO Statistics: Fix Skew (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  
  PRO Statistics: Fix Skew (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Fixing skew (MostUnder)...
    Fixing skew: ...20% ...40% ...60% ...80% ...100% 
    Upsized 0 drivers. Failed on 0 drivers
  Fixing skew (MostUnder) done.
  Skew fixing attempted buffering 0 nets. Accepted: 0 (0 cells), Rejected: 0 (0 cells)
  Skew fixing added: 0 driver cells (0um^2)
  Resized 0 clock insts to decrease delay.
  Resized 0 clock insts to increase delay.
  
  PRO Statistics: Fix Skew (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  
  PRO Statistics: Fix Skew (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  
  PRO Statistics: Fix Skew (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  ---------------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
  ---------------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                  0
  trunk              0            0           0            0                    0                  0
  leaf               0            0           0            0                    0                  0
  ---------------------------------------------------------------------------------------------------------
  Total       -            -           -            -                           0 (100%)           0 (100%)
  ---------------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after skew fixing by re-buffering:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO after skew fixing by re-buffering: none
  Clock DAG primary half-corner transition distribution PRO after skew fixing by re-buffering:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO after skew fixing by re-buffering {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO after skew fixing by re-buffering:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO after skew fixing by re-buffering:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
  Buffering to fix Skew done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Buffering to fix Skew
  Reconnecting optimized routes...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting place_detail (0:02:13 mem=1559.5M) ***
Total net bbox length = 5.721e+04 (2.566e+04 3.155e+04) (ext = 1.512e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1559.5MB
Summary Report:
Instances move: 0 (out of 915 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.721e+04 (2.566e+04 3.155e+04) (ext = 1.512e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1559.5MB
*** Finished place_detail (0:02:13 mem=1559.5M) ***
  Moved 0, flipped 0 and cell swapped 0 of 277 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.1)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - ClockRefiner
  Set dirty flag on 0 insts, 0 nets
Skipping ECO: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'raifes_dtm' of instances=915 and nets=971 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(2) mode.
Process corner(s) are loaded.
 Corner: rc_corner_slow
 Corner: rc_corner_fast
extractDetailRC Option : -outfile /tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/raifes_dtm_7293_VpbbbU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1435.6M)
Extracted 10.0222% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 20.0197% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 30.0172% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 40.0148% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 50.0246% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 60.0222% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 70.0197% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 80.0172% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 90.0148% (CPU Time= 0:00:00.1  MEM= 1501.6M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1501.6M)
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
Number of Extracted Resistors     : 13417
Number of Extracted Ground Cap.   : 14368
Number of Extracted Coupling Cap. : 0
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1457.562M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.6 real=0:00:00.5)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - extractRC
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock tree timing engine global stage delay update for slow_ss_delay:setup.late done. (took cpu=0:00:00.3 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=3, i=1, icg=0, nicg=0, l=0, total=4
    cell areas       : b=855.360um^2, i=133.056um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=988.416um^2
    cell capacitance : b=0.103pF, i=0.067pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.170pF
    sink capacitance : count=273, total=2.422pF, avg=0.009pF, sd=0.000pF, min=0.009pF, max=0.009pF
    wire capacitance : top=0.000pF, trunk=0.043pF, leaf=1.491pF, total=1.534pF
    wire lengths     : top=0.000um, trunk=228.660um, leaf=7241.640um, total=7470.300um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=2.500ns count=2 avg=0.465ns sd=0.035ns min=0.440ns max=0.489ns {2 <= 1.500ns, 0 <= 2.000ns, 0 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
    Leaf  : target=2.500ns count=3 avg=1.322ns sd=0.712ns min=0.890ns max=2.144ns {2 <= 1.500ns, 0 <= 2.000ns, 1 <= 2.250ns, 0 <= 2.375ns, 0 <= 2.500ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BF8: 2 BF4: 1 
     Invs: INV5: 1 
  Primary reporting skew group PRO final:
    skew_group default.SYSCLK/timing_constraints: unconstrained
  Skew group summary PRO final:
    skew_group SYSCLK/timing_constraints: insertion delay [min=1.004, max=1.179, avg=1.115, sd=0.075], skew [0.175 vs 1.028], 100% {1.004, 1.179} (wid=0.023 ws=0.015) (gid=1.157 gs=0.163)
  Clock network insertion delays are now [1.004ns, 1.179ns] average 1.115ns std.dev 0.075ns
PRO done.
Setting CTS place status to fixed for clock tree and sinks.
Net route status summary:
  Clock:         5 (unrouted=0, trialRouted=0, noStatus=0, routed=5, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   966 (unrouted=3, trialRouted=0, noStatus=0, routed=963, fixed=0, [crossesIlmBoundary=0, tooFewTerms=3, (crossesIlmBoundary AND tooFewTerms=0)])
Updating timing...
Ignoring AAE DB Resetting ...
  Updating timing graph...
    
    Leaving CCOpt scope - BuildTimeGraph...
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1576.49)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1842.43 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1842.43 CPU=0:00:00.3 REAL=0:00:00.0)
    Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:00.5 real=0:00:00.3)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - BuildTimeGraph
  Updating timing graph done.
  Updating latch analysis...
    Leaving CCOpt scope - Updating latch analysis...
    Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:                                                                   Leaving CCOpt scope - Updating latch analysis
  Updating latch analysis done.
Updating timing done.
PRO done. (took cpu=0:00:04.2 real=0:00:03.7)
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          4.22              4                                      PRO
@file(pr_easy.tcl) 110: add_decap_cell_candidates DECAP4 20 
@file(pr_easy.tcl) 111: add_decap_cell_candidates DECAP8 110
@file(pr_easy.tcl) 112: add_decap_cell_candidates DECAP16 400
@file(pr_easy.tcl) 113: add_decaps -cells DECAP4 DECAP8 DECAP16 -prefix DECAP -effort high -total_cap 100000
Add decoupling capacitance in area (17.28 17.16) (393.12 483.12).
Total decoupling capacitance threshold is 100000 fF.
The capacitance of the already placed decoupling capacitance instances is 0 fF.
The decoupling capacitance needed is 100000 fF.
Add decoupling capacitance cells with high effort (peak current based) approach.
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use set_multi_cpu_usage command to adjust the number of CPUs. 
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
**WARN: (EMS-27):	Message (IMPVFG-198) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
The number of inst needed exceeds the max number of insts can be inserted.
                  ...... bin size: 12000
                  ...... bin size: 12000
                  ...... bin size: 12000
Inserted 1% (CPU Time = 0:00:04.8 MEM = 1522.0M).
Added 69 decoupling capacitance instances. Total capacitance is 1560 fF.
@file(pr_easy.tcl) 114: add_fillers -base_cells { FSTD FSTD2 FSTD4 FSTD8 FSTD16 FSTDN FSTDN2 FSTDN4 FSTDN8 FSTDN16 }
**WARN: (IMPSP-5217):	add_fillers command is running on a postRoute database. It is recommended to be followed by eco_route -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 1 filler inst  (cell FSTD16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FSTDN16 / prefix FILLER).
*INFO:   Added 4 filler insts (cell FSTD8 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FSTDN8 / prefix FILLER).
*INFO:   Added 28 filler insts (cell FSTD4 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FSTDN4 / prefix FILLER).
*INFO:   Added 93 filler insts (cell FSTD2 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FSTDN2 / prefix FILLER).
*INFO:   Added 118 filler insts (cell FSTD / prefix FILLER).
*INFO:   Added 0 filler inst  (cell FSTDN / prefix FILLER).
*INFO: Total 244 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 244 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
@file(pr_easy.tcl) 116: report_clock_timing -type skew -nworst 10
###############################################################
#  Generated by:      Cadence Innovus 18.11-s100_1
#  OS:                Linux x86_64(Host ID sx4)
#  Generated on:      Thu Nov 15 10:59:55 2018
#  Design:            raifes_dtm
#  Command:           report_clock_timing -type skew -nworst 10
###############################################################

  Clock: SYSCLK
  Analysis View: slow_ss

        Skew	   Latency	     Clock Pin
---------------------------------------------------------------------------
            	    -0.010	ri   IR_reg[0]/C
       0.013	    -0.023	r    IDCODE_reg[22]/C
            	    -0.010	ri   IR_reg[0]/C
       0.013	    -0.023	r    IDCODE_reg[21]/C
            	    -0.010	ri   IR_reg[3]/C
       0.013	    -0.023	r    IDCODE_reg[22]/C
            	    -0.010	ri   IR_reg[3]/C
       0.013	    -0.023	r    IDCODE_reg[21]/C
            	    -0.010	ri   IR_reg[4]/C
       0.013	    -0.023	r    IDCODE_reg[22]/C
            	    -0.010	ri   IR_reg[4]/C
       0.013	    -0.023	r    IDCODE_reg[21]/C
            	    -0.010	ri   IR_reg[1]/C
       0.013	    -0.023	r    IDCODE_reg[22]/C
            	    -0.010	ri   IR_reg[1]/C
       0.013	    -0.023	r    IDCODE_reg[21]/C
            	    -0.010	ri   IR_reg[2]/C
       0.013	    -0.023	r    IDCODE_reg[22]/C
            	    -0.010	ri   IR_reg[2]/C
       0.013	    -0.023	r    IDCODE_reg[21]/C

@file(pr_easy.tcl) 117: report_clocks > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.clocks
@file(pr_easy.tcl) 118: report_clock_trees > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.clock_trees
@file(pr_easy.tcl) 119: report_area -depth 2 > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.area
@file(pr_easy.tcl) 120: report_clock_gating_check > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.gating
@file(pr_easy.tcl) 121: report_decaps > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.decaps
@file(pr_easy.tcl) 123: set_analysis_view -setup { slow_ss } -hold  { slow_ss }
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typical' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
slow_ss fast_ff typical
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
Cap table was created using Encounter 05.20-s274_1.
Process name: L035MAX.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: slow_ss
    RC-Corner Name        : rc_corner_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 150 Celsius
    RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c4'.
Reading timing constraints file '/tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/.mmmcpE3Nza/modes/timing_constraints/timing_constraints.sdc' ...
Current (total cpu=0:02:21, real=0:04:21, peak res=1219.1M, current mem=922.1M)
raifes_dtm
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=931.0M, current mem=931.0M)
Current (total cpu=0:02:21, real=0:04:21, peak res=1219.1M, current mem=931.0M)
Reading latency file '/tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/.mmmcpE3Nza/views/slow_ss/latency.sdc' ...
Total number of combinational cells: 111
Total number of sequential cells: 26
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BF BF2 BF3 BF4 BF5 BF8
Total number of usable buffers: 6
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV INVXL INV2 INV3 INV4 INV5
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL_20NS_RC DEL_10NS_RC DEL_50NS_RC DEL_30NS_RC DEL20 DEL3RC DEL10
Total number of identified unusable delay cells: 7
All delay cells are dont_use. Buffers will be used to fix hold violations.
slow_ss fast_ff typical
slow_ss fast_ff typical
slow_ss fast_ff typical
@file(pr_easy.tcl) 124: time_design -post_route -report_dir ./SignOff_slow/
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
AAE DB initialization (MEM=1425.39 CPU=0:00:00.2 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1442.6)
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1763.46 CPU=0:00:00.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1737.93 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:23 mem=1737.9M)
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.610  | 20.004  | 14.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./SignOff_slow/
Total CPU time: 1.74 sec
Total Real time: 2.0 sec
Total Memory Usage: 1507.414062 Mbytes
@file(pr_easy.tcl) 125: time_design -post_route -hold -report_dir ./SignOff_slow/
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1525.69)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1814.01 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1814.01 CPU=0:00:00.5 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:24 mem=1814.0M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Hold  views included:
 slow_ss 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.396  |  0.396  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   461   |   461   |    0    |
+--------------------+---------+---------+---------+

Density: 91.812%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./SignOff_slow/
Total CPU time: 1.05 sec
Total Real time: 0.0 sec
Total Memory Usage: 1438.445312 Mbytes
@file(pr_easy.tcl) 126: write_sdf ${RESULT_DIRpr}/${TOP_CELL_NAME}.sdf_slow
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=1446.66)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1760.99 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1760.99 CPU=0:00:00.6 REAL=0:00:01.0)
@file(pr_easy.tcl) 128: set_analysis_view -setup { fast_ff } -hold  { fast_ff }
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'fast_ff' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typical' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
slow_ss fast_ff typical
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
Cap table was created using Encounter 05.20-s274_1.
Process name: L035MAX.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: fast_ff
    RC-Corner Name        : rc_corner_fast
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'rc_corner_fast' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c1'.
Reading timing constraints file '/tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/.mmmc12Fb1d/modes/timing_constraints/timing_constraints.sdc' ...
Current (total cpu=0:02:25, real=0:04:24, peak res=1219.1M, current mem=929.4M)
raifes_dtm
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=938.2M, current mem=938.2M)
Current (total cpu=0:02:25, real=0:04:24, peak res=1219.1M, current mem=938.2M)
Reading latency file '/tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/.mmmc12Fb1d/views/fast_ff/latency.sdc' ...
Total number of combinational cells: 111
Total number of sequential cells: 26
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BF BF2 BF3 BF4 BF5 BF8
Total number of usable buffers: 6
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV INVXL INV2 INV3 INV4 INV5
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL_20NS_RC DEL_10NS_RC DEL_50NS_RC DEL_30NS_RC DEL20 DEL3RC DEL10
Total number of identified unusable delay cells: 7
All delay cells are dont_use. Buffers will be used to fix hold violations.
slow_ss fast_ff typical
slow_ss fast_ff typical
slow_ss fast_ff typical
@file(pr_easy.tcl) 129: time_design -post_route -report_dir ./SignOff_fast/
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'raifes_dtm' of instances=1228 and nets=971 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rc_corner_fast
extractDetailRC Option : -outfile /tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/raifes_dtm_7293_VpbbbU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1332.2M)
Extracted 10.0222% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Extracted 20.0197% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Extracted 30.0172% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Extracted 40.0148% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Extracted 50.0246% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Extracted 60.0222% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Extracted 70.0197% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Extracted 80.0172% (CPU Time= 0:00:00.1  MEM= 1408.2M)
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
Extracted 90.0148% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1408.2M)
Number of Extracted Resistors     : 13417
Number of Extracted Ground Cap.   : 14368
Number of Extracted Coupling Cap. : 0
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1376.188M)
AAE DB initialization (MEM=1449.17 CPU=0:00:00.2 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1465.37)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1785.23 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1759.69 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:27 mem=1759.7M)
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 fast_ff 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.610  | 20.004  | 14.610  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./SignOff_fast/
Total CPU time: 2.28 sec
Total Real time: 3.0 sec
Total Memory Usage: 1523.617188 Mbytes
@file(pr_easy.tcl) 130: time_design -post_route -hold -report_dir ./SignOff_fast/
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1534.11)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1803.36 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1803.36 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:29 mem=1803.4M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Hold  views included:
 fast_ff 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.396  |  0.396  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   461   |   461   |    0    |
+--------------------+---------+---------+---------+

Density: 91.812%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./SignOff_fast/
Total CPU time: 1.07 sec
Total Real time: 1.0 sec
Total Memory Usage: 1435.328125 Mbytes
@file(pr_easy.tcl) 131: write_sdf ${RESULT_DIRpr}/${TOP_CELL_NAME}.sdf_fast
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=1443.55)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1757.87 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1757.87 CPU=0:00:00.6 REAL=0:00:00.0)
@file(pr_easy.tcl) 133: set_analysis_view -setup { typical } -hold  { typical }
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'slow_ss' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typical' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
slow_ss fast_ff typical
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap ...
Cap table was created using Encounter 05.20-s274_1.
Process name: L035MAX.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: typical
    RC-Corner Name        : rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/sw/ims_db/lib/L035/l035v0v6dc/.lib/layout//L035dc.cap'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'rc_corner_typ' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c0'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c0'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c0'.
**WARN: (TECHLIB-604):	Operating condition library 'l035_db' not found in library set 'slow_ss_lib'. Operating condition library must be part of library set. Check the library provided is internal library name and not the file name. Ignoring operating condition 'c0'.
Reading timing constraints file '/tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/.mmmcJGKtn7/modes/timing_constraints/timing_constraints.sdc' ...
Current (total cpu=0:02:30, real=0:04:29, peak res=1219.1M, current mem=938.8M)
raifes_dtm
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=947.8M, current mem=947.8M)
Current (total cpu=0:02:30, real=0:04:29, peak res=1219.1M, current mem=947.8M)
Total number of combinational cells: 111
Total number of sequential cells: 26
Total number of tristate cells: 3
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BF BF2 BF3 BF4 BF5 BF8
Total number of usable buffers: 6
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV INVXL INV2 INV3 INV4 INV5
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL_20NS_RC DEL_10NS_RC DEL_50NS_RC DEL_30NS_RC DEL20 DEL3RC DEL10
Total number of identified unusable delay cells: 7
All delay cells are dont_use. Buffers will be used to fix hold violations.
slow_ss fast_ff typical
slow_ss fast_ff typical
slow_ss fast_ff typical
@file(pr_easy.tcl) 134: time_design -post_route -report_dir ./SignOff_typical/
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
Extraction called for design 'raifes_dtm' of instances=1228 and nets=971 using extraction engine 'post_route' at effort level 'low' .
post_route (extract_rc_effort_level low) RC Extraction called for design raifes_dtm.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: rc_corner_typ
extractDetailRC Option : -outfile /tmp/innovus_temp_7293_sx4_stanitzk_MRsLXG/raifes_dtm_7293_VpbbbU.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute extract_rc_effort_level low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1337.9M)
Extracted 10.0222% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 20.0197% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 30.0172% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 40.0148% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 50.0246% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 60.0222% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 70.0197% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 80.0172% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 90.0148% (CPU Time= 0:00:00.1  MEM= 1413.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 1413.9M)
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
Number of Extracted Resistors     : 13417
Number of Extracted Ground Cap.   : 14368
Number of Extracted Coupling Cap. : 0
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1381.875M)
AAE DB initialization (MEM=1461.89 CPU=0:00:00.2 REAL=0:00:01.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1478.09)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
siFlow : Timing analysis mode is single, using late cdB files
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1797.95 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1772.41 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:32 mem=1772.4M)
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Setup views included:
 typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 14.358  | 20.097  | 14.358  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   503   |   461   |   88    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 91.812%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./SignOff_typical/
Total CPU time: 2.22 sec
Total Real time: 3.0 sec
Total Memory Usage: 1536.335938 Mbytes
@file(pr_easy.tcl) 135: time_design -post_route -hold -report_dir ./SignOff_typical/
**WARN: (IMPOPT-7139):	'setExtractRCMode -coupled false' has been implicitly activated since current delay calulation is under SIAware false mode.
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (8 T). (MEM=1548.34)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1821.58 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1821.58 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:34 mem=1821.6M)

------------------------------------------------------------
         time_design Summary                             
------------------------------------------------------------

Hold  views included:
 typical 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.396  |  0.396  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   461   |   461   |    0    |
+--------------------+---------+---------+---------+

Density: 91.812%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./SignOff_typical/
Total CPU time: 1.16 sec
Total Real time: 1.0 sec
Total Memory Usage: 1443.273438 Mbytes
@file(pr_easy.tcl) 136: write_sdf ${RESULT_DIRpr}/${TOP_CELL_NAME}.sdf_typical
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
#################################################################################
# Design Stage: PostRoute
# Design Name: raifes_dtm
# Design Mode: 180nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=1453.25)
Total number of fetched objects 968
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=1767.57 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1767.57 CPU=0:00:00.7 REAL=0:00:00.0)
@file(pr_easy.tcl) 138: report_messages > ./${REPORT_DIRpr}/${TOP_CELL_NAME}.messages
@file(pr_easy.tcl) 140: set_db / .write_def_include_lef_vias true
@file(pr_easy.tcl) 141: set_db / .write_def_include_lef_ndr true
@file(pr_easy.tcl) 143: write_netlist ./${RESULT_DIRpr}/${TOP_CELL_NAME}.v
Writing Netlist "./results/raifes_dtm.v" ...
@file(pr_easy.tcl) 144: write_netlist  -include_phys_cells { DECAP4 DECAP8 DECAP16 } ./${RESULT_DIRpr}/${TOP_CELL_NAME}_with_decap.v
Writing Netlist "./results/raifes_dtm_with_decap.v" ...
@file(pr_easy.tcl) 145: write_netlist -include_phys_inst ./${RESULT_DIRpr}/${TOP_CELL_NAME}_with_filler.v 
Writing Netlist "./results/raifes_dtm_with_filler.v" ...
Pwr name (\vddd! ).
Gnd name (\gndd! ).
1 Pwr names and 1 Gnd names.
@file(pr_easy.tcl) 146: write_def -used_via -routing -scan_chain ./${RESULT_DIRpr}/${TOP_CELL_NAME}.def
Writing DEF file './results/raifes_dtm.def', current time is Thu Nov 15 11:00:08 2018 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
**WARN: (IMPDF-1008):	The routing has wire-patches (that requires DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented correctly in DEF 5.6 or 5.7. They will be converted to SPECIALNETS routing RECT shapes instead. This output is suitable for RC extraction tools, but this DEF should not be read back into Innovus as the routing data will not be correct. You should use DEF 5.8 to represent this routing data correctly by using "set_db write_def_lef_out_version 5.8".
Type 'man IMPDF-1008' for more detail.
DEF file './results/raifes_dtm.def' is written, current time is Thu Nov 15 11:00:08 2018 ...
@file(pr_easy.tcl) 147: write_db ./SAVED_STATE/
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/15 11:00:08, mem=1095.2M)
% Begin Save ccopt configuration ... (date=11/15 11:00:09, mem=1095.2M)
% End Save ccopt configuration ... (date=11/15 11:00:09, total cpu=0:00:00.1, real=0:00:00.0, peak res=1096.2M, current mem=1096.2M)
% Begin Save netlist data ... (date=11/15 11:00:09, mem=1096.2M)
Writing Binary DB to ./SAVED_STATE/.tmp/raifes_dtm.v.bin in multi-threaded mode...
% End Save netlist data ... (date=11/15 11:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1097.3M, current mem=1097.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file ./SAVED_STATE/.tmp/raifes_dtm.route.congmap.gz ...
% Begin Save AAE data ... (date=11/15 11:00:09, mem=1097.8M)
Saving AAE Data ...
% End Save AAE data ... (date=11/15 11:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1097.8M, current mem=1097.8M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'slow_ss' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'fast_ff' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
% Begin Save clock tree data ... (date=11/15 11:00:09, mem=1098.2M)
% End Save clock tree data ... (date=11/15 11:00:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=1098.2M, current mem=1098.2M)
Saving preference file ./SAVED_STATE/.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
Saving global file ...
Saving root attributes to be loaded previous write_db ...
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=11/15 11:00:10, mem=1102.5M)
Saving route file ...
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1789.6M) ***
% End Save routing data ... (date=11/15 11:00:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1102.5M, current mem=1102.5M)
Saving floorplan file in separate thread ...
Saving PG Conn file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
pigz: WARNING: 32bit executable version of "pigz" not found... the 64bit version will  be used instead.
TAT_INFO: ::saveFPlan REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file ./SAVED_STATE/.tmp/raifes_dtm.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1809.6M) ***
#Saving pin access data to file ./SAVED_STATE/.tmp/raifes_dtm.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=11/15 11:00:10, mem=1103.1M)
% End Save power constraints data ... (date=11/15 11:00:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=1103.1M, current mem=1103.1M)
'find: /Abteilungen/ISS/ISS-ALL/unix/cad/RISCV/local/riscv-flavor/trunk/flavor/src/modules/raifes_dtm/prINNO/SAVED_STATE.tmp: No such file or directory'.
'error renaming "./SAVED_STATE/.tmp": no such file or directory'.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           2  The constraint mode of this inactive vie...
*** Message Summary: 2 warning(s), 0 error(s)

@file(pr_easy.tcl) 148: write_lef_library ./${RESULT_DIRpr}/${TOP_CELL_NAME}.lef
Writing LEF information from Innovus to file './results/raifes_dtm.lef'.
@file(pr_easy.tcl) 150: set_metal_fill -layer {1 2 3 4} -border_spacing 30 -decrement 2 -max_density 60 -min_density 40 -max_width 10 -max_length 10
@file(pr_easy.tcl) 151: add_metal_fill -square_shape
**WARN: (from .metalfill_7293.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_7293.conf) Unknown option '0'!
**WARN: (from .metalfill_7293.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_7293.conf) Unknown option '2'!
**WARN: (from .metalfill_7293.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_7293.conf) Unknown option '0'!
**WARN: (from .metalfill_7293.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_7293.conf) Unknown option '2'!
**WARN: (from .metalfill_7293.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_7293.conf) Unknown option '0'!
**WARN: (from .metalfill_7293.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_7293.conf) Unknown option '2'!
**WARN: (from .metalfill_7293.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_7293.conf) Unknown option '0'!
**WARN: (from .metalfill_7293.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_7293.conf) Unknown option '2'!
**WARN: (IMPMF-126):	Layer [4] has smaller min_width(800) than the value in LEF file. Program default change to (1440)
**WARN: (IMPMF-139):	Layer [4] Active spacing(800) should be greater than min_space in LEF File. Program default change to (1400).
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 964
Clock Nets: 5
************************
Multi-CPU acceleration using 8 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0
Multi-CPU acceleration using 8 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0
End of Density Calculation : cpu time : 0:00:01.0, real time : 0:00:01.0, peak mem : 1789.56 megs
Multi-CPU acceleration using 8 CPU(s).
Thread/Slave: 0  process data during iteration  1  in region 0 of 1
Multi-CPU acceleration using 8 CPU(s).
Multi-CPU acceleration using 8 CPU(s).
Multi-CPU acceleration using 8 CPU(s).
End metal filling: cpu:  0:00:02.9,  real:  0:00:04.0,  peak mem:  1789.56  megs.
@file(pr_easy.tcl) 152: write_def -used_via -routing -scan_chain ./${RESULT_DIRpr}/${TOP_CELL_NAME}_metal_fill.def
Writing DEF file './results/raifes_dtm_metal_fill.def', current time is Thu Nov 15 11:00:14 2018 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
**WARN: (IMPDF-1008):	The routing has wire-patches (that requires DEF 5.8 NETS RECT statements) in the signal routing that cannot be represented correctly in DEF 5.6 or 5.7. They will be converted to SPECIALNETS routing RECT shapes instead. This output is suitable for RC extraction tools, but this DEF should not be read back into Innovus as the routing data will not be correct. You should use DEF 5.8 to represent this routing data correctly by using "set_db write_def_lef_out_version 5.8".
Type 'man IMPDF-1008' for more detail.
DEF file './results/raifes_dtm_metal_fill.def' is written, current time is Thu Nov 15 11:00:14 2018 ...
#@ End verbose source pr_easy.tcl
@innovus 3> gui_fit 
@innovus 4> gui_zoom -rect 41.647 -28.093 141.703 13.469
@innovus 5> gui_zoom -rect 50.449 -3.364 59.768 3.108
@innovus 6> gui_fit 
@innovus 7> gui_zoom -rect 45.495 -16.548 69.355 6.542
@innovus 8> gui_select -point {55.18000 -0.88600}
@innovus 9> gui_zoom -rect 48.463 -2.791 56.795 1.472
@innovus 10> gui_fit 
@innovus 11> 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Nov 15 11:07:18 2018
  Total CPU time:     0:03:00
  Total real time:    0:11:54
  Peak memory (main): 1120.48MB


*** Memory Usage v#1 (Current mem = 1799.566M, initial mem = 268.430M) ***
*** Message Summary: 611 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=0:02:41, real=0:11:43, mem=1799.6M) ---
