
8Motors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017990  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003720  08017b60  08017b60  00018b60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b280  0801b280  0001d620  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801b280  0801b280  0001c280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b288  0801b288  0001d620  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801b288  0801b288  0001c288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801b28c  0801b28c  0001c28c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000004e0  20000000  0801b290  0001d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200004e0  0801b770  0001d4e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20000580  0801b810  0001d580  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          000086c8  20000620  0801b8b0  0001d620  2**2
                  ALLOC
 12 ._user_heap_stack 00000600  20008ce8  0801b8b0  0001dce8  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0001d620  2**0
                  CONTENTS, READONLY
 14 .debug_info   0002fe93  00000000  00000000  0001d650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00007577  00000000  00000000  0004d4e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000024c8  00000000  00000000  00054a60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00001d45  00000000  00000000  00056f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00036b37  00000000  00000000  00058c6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   00038cb2  00000000  00000000  0008f7a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011137d  00000000  00000000  000c8456  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  001d97d3  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000a98c  00000000  00000000  001d9818  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000052  00000000  00000000  001e41a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000620 	.word	0x20000620
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017b48 	.word	0x08017b48

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000624 	.word	0x20000624
 800020c:	08017b48 	.word	0x08017b48

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <udp_ctrl_recv>:
static UdpTwistHandler_t g_twist_handler = NULL;
static uint16_t g_udp_ctrl_port = 0;

static void udp_ctrl_recv(void *arg, struct udp_pcb *upcb,
                          struct pbuf *p, const ip_addr_t *addr, u16_t port)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
 8000f20:	603b      	str	r3, [r7, #0]
    (void)arg;
    (void)upcb;
    (void)addr;
    (void)port;

    if (p == NULL) {
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d025      	beq.n	8000f74 <udp_ctrl_recv+0x60>
        return;
    }

    if (p->len >= 8 && g_twist_handler != NULL) {
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	895b      	ldrh	r3, [r3, #10]
 8000f2c:	2b07      	cmp	r3, #7
 8000f2e:	d91d      	bls.n	8000f6c <udp_ctrl_recv+0x58>
 8000f30:	4b12      	ldr	r3, [pc, #72]	@ (8000f7c <udp_ctrl_recv+0x68>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d019      	beq.n	8000f6c <udp_ctrl_recv+0x58>
        float linear_x  = 0.0f;
 8000f38:	f04f 0300 	mov.w	r3, #0
 8000f3c:	617b      	str	r3, [r7, #20]
        float angular_z = 0.0f;
 8000f3e:	f04f 0300 	mov.w	r3, #0
 8000f42:	613b      	str	r3, [r7, #16]

        // payload: 0..3 = linear_x (float32), 4..7 = angular_z (float32)
        memcpy(&linear_x,  p->payload,           4);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	685b      	ldr	r3, [r3, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	617b      	str	r3, [r7, #20]
        memcpy(&angular_z, (uint8_t*)p->payload + 4, 4);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	3304      	adds	r3, #4
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	613b      	str	r3, [r7, #16]

        g_twist_handler(linear_x, angular_z);
 8000f56:	4b09      	ldr	r3, [pc, #36]	@ (8000f7c <udp_ctrl_recv+0x68>)
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f5e:	ed97 7a04 	vldr	s14, [r7, #16]
 8000f62:	eef0 0a47 	vmov.f32	s1, s14
 8000f66:	eeb0 0a67 	vmov.f32	s0, s15
 8000f6a:	4798      	blx	r3
    }

    pbuf_free(p);
 8000f6c:	6878      	ldr	r0, [r7, #4]
 8000f6e:	f00b fd87 	bl	800ca80 <pbuf_free>
 8000f72:	e000      	b.n	8000f76 <udp_ctrl_recv+0x62>
        return;
 8000f74:	bf00      	nop
}
 8000f76:	3718      	adds	r7, #24
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	bd80      	pop	{r7, pc}
 8000f7c:	20000640 	.word	0x20000640

08000f80 <UDP_Ctrl_Init>:

int UDP_Ctrl_Init(uint16_t port, UdpTwistHandler_t handler)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	4603      	mov	r3, r0
 8000f88:	6039      	str	r1, [r7, #0]
 8000f8a:	80fb      	strh	r3, [r7, #6]
    g_twist_handler = handler;
 8000f8c:	4a28      	ldr	r2, [pc, #160]	@ (8001030 <UDP_Ctrl_Init+0xb0>)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	6013      	str	r3, [r2, #0]
    g_udp_ctrl_port = port;
 8000f92:	4a28      	ldr	r2, [pc, #160]	@ (8001034 <UDP_Ctrl_Init+0xb4>)
 8000f94:	88fb      	ldrh	r3, [r7, #6]
 8000f96:	8013      	strh	r3, [r2, #0]

    if (g_udp_ctrl_pcb != NULL) {
 8000f98:	4b27      	ldr	r3, [pc, #156]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d007      	beq.n	8000fb0 <UDP_Ctrl_Init+0x30>
        udp_remove(g_udp_ctrl_pcb);
 8000fa0:	4b25      	ldr	r3, [pc, #148]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	f011 fd05 	bl	80129b4 <udp_remove>
        g_udp_ctrl_pcb = NULL;
 8000faa:	4b23      	ldr	r3, [pc, #140]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	601a      	str	r2, [r3, #0]
    }

    g_udp_ctrl_pcb = udp_new();
 8000fb0:	f011 fd42 	bl	8012a38 <udp_new>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	4a20      	ldr	r2, [pc, #128]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 8000fb8:	6013      	str	r3, [r2, #0]
    if (g_udp_ctrl_pcb == NULL) {
 8000fba:	4b1f      	ldr	r3, [pc, #124]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d105      	bne.n	8000fce <UDP_Ctrl_Init+0x4e>
        printf("udp_ctrl: udp_new() failed\r\n");
 8000fc2:	481e      	ldr	r0, [pc, #120]	@ (800103c <UDP_Ctrl_Init+0xbc>)
 8000fc4:	f014 fe04 	bl	8015bd0 <puts>
        return -1;
 8000fc8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000fcc:	e02b      	b.n	8001026 <UDP_Ctrl_Init+0xa6>
    }

    err_t err = udp_bind(g_udp_ctrl_pcb, IP_ADDR_ANY, port);
 8000fce:	4b1a      	ldr	r3, [pc, #104]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	88fa      	ldrh	r2, [r7, #6]
 8000fd4:	491a      	ldr	r1, [pc, #104]	@ (8001040 <UDP_Ctrl_Init+0xc0>)
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f011 fc44 	bl	8012864 <udp_bind>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8000fe0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d011      	beq.n	800100c <UDP_Ctrl_Init+0x8c>
        printf("udp_ctrl: udp_bind(port=%u) failed: %d\r\n",
 8000fe8:	88fb      	ldrh	r3, [r7, #6]
 8000fea:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4814      	ldr	r0, [pc, #80]	@ (8001044 <UDP_Ctrl_Init+0xc4>)
 8000ff2:	f014 fd85 	bl	8015b00 <iprintf>
               (unsigned)port, (int)err);
        udp_remove(g_udp_ctrl_pcb);
 8000ff6:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f011 fcda 	bl	80129b4 <udp_remove>
        g_udp_ctrl_pcb = NULL;
 8001000:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
        return -2;
 8001006:	f06f 0301 	mvn.w	r3, #1
 800100a:	e00c      	b.n	8001026 <UDP_Ctrl_Init+0xa6>
    }

    udp_recv(g_udp_ctrl_pcb, udp_ctrl_recv, NULL);
 800100c:	4b0a      	ldr	r3, [pc, #40]	@ (8001038 <UDP_Ctrl_Init+0xb8>)
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	2200      	movs	r2, #0
 8001012:	490d      	ldr	r1, [pc, #52]	@ (8001048 <UDP_Ctrl_Init+0xc8>)
 8001014:	4618      	mov	r0, r3
 8001016:	f011 fcad 	bl	8012974 <udp_recv>

    printf("udp_ctrl: listening on port %u\r\n", (unsigned)port);
 800101a:	88fb      	ldrh	r3, [r7, #6]
 800101c:	4619      	mov	r1, r3
 800101e:	480b      	ldr	r0, [pc, #44]	@ (800104c <UDP_Ctrl_Init+0xcc>)
 8001020:	f014 fd6e 	bl	8015b00 <iprintf>
    return 0;
 8001024:	2300      	movs	r3, #0
}
 8001026:	4618      	mov	r0, r3
 8001028:	3710      	adds	r7, #16
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000640 	.word	0x20000640
 8001034:	20000644 	.word	0x20000644
 8001038:	2000063c 	.word	0x2000063c
 800103c:	08017b60 	.word	0x08017b60
 8001040:	0801ae9c 	.word	0x0801ae9c
 8001044:	08017b7c 	.word	0x08017b7c
 8001048:	08000f15 	.word	0x08000f15
 800104c:	08017ba8 	.word	0x08017ba8

08001050 <Drive_InitAll>:
float  g_test_duty 		= 0.60f;	// duty  (0.0 .. 1.0)
int8_t g_test_dir 		= 1;		// dir 1 = forward, -1 = reverse

//  drive PID
void Drive_InitAll(void)
{
 8001050:	b480      	push	{r7}
 8001052:	b083      	sub	sp, #12
 8001054:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001056:	2300      	movs	r3, #0
 8001058:	607b      	str	r3, [r7, #4]
 800105a:	e018      	b.n	800108e <Drive_InitAll+0x3e>
        DriveAxis_t *d = &drive_axes[i];
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	019b      	lsls	r3, r3, #6
 8001060:	4a10      	ldr	r2, [pc, #64]	@ (80010a4 <Drive_InitAll+0x54>)
 8001062:	4413      	add	r3, r2
 8001064:	603b      	str	r3, [r7, #0]
        d->target_tps = 0.0f;
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	f04f 0200 	mov.w	r2, #0
 800106c:	629a      	str	r2, [r3, #40]	@ 0x28
        d->last_ticks = d->wheel->multi_ticks;
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	689b      	ldr	r3, [r3, #8]
 8001072:	691a      	ldr	r2, [r3, #16]
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	62da      	str	r2, [r3, #44]	@ 0x2c
        d->pid.integrator = 0.0f;
 8001078:	683b      	ldr	r3, [r7, #0]
 800107a:	f04f 0200 	mov.w	r2, #0
 800107e:	619a      	str	r2, [r3, #24]
        d->pid.prev_error = 0.0f;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	f04f 0200 	mov.w	r2, #0
 8001086:	61da      	str	r2, [r3, #28]
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	3301      	adds	r3, #1
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	2b03      	cmp	r3, #3
 8001092:	d9e3      	bls.n	800105c <Drive_InitAll+0xc>
    }
}
 8001094:	bf00      	nop
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	20000000 	.word	0x20000000

080010a8 <Drive_UpdateTargetsWithRamp>:
//}

void Drive_UpdateTargetsWithRamp(float dt_s,
                                 float *cmd_target_tps,
                                 float *current_target_tps)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b08b      	sub	sp, #44	@ 0x2c
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80010b2:	60b8      	str	r0, [r7, #8]
 80010b4:	6079      	str	r1, [r7, #4]
    if (dt_s <= 0.0f) dt_s = 0.001f;
 80010b6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010c2:	d801      	bhi.n	80010c8 <Drive_UpdateTargetsWithRamp+0x20>
 80010c4:	4b54      	ldr	r3, [pc, #336]	@ (8001218 <Drive_UpdateTargetsWithRamp+0x170>)
 80010c6:	60fb      	str	r3, [r7, #12]

    // 1)  "" ->  0
    if (fabsf(*cmd_target_tps) < DRIVE_DEADBAND_TPS)
 80010c8:	68bb      	ldr	r3, [r7, #8]
 80010ca:	edd3 7a00 	vldr	s15, [r3]
 80010ce:	eef0 7ae7 	vabs.f32	s15, s15
 80010d2:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 800121c <Drive_UpdateTargetsWithRamp+0x174>
 80010d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010de:	d519      	bpl.n	8001114 <Drive_UpdateTargetsWithRamp+0x6c>
    {
        // : 
        *cmd_target_tps     = 0.0f;
 80010e0:	68bb      	ldr	r3, [r7, #8]
 80010e2:	f04f 0200 	mov.w	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
        *current_target_tps = 0.0f;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	f04f 0200 	mov.w	r2, #0
 80010ee:	601a      	str	r2, [r3, #0]

        //  target = 0 tps 
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80010f0:	2300      	movs	r3, #0
 80010f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80010f4:	e00a      	b.n	800110c <Drive_UpdateTargetsWithRamp+0x64>
            drive_axes[i].target_tps = 0.0f;
 80010f6:	4a4a      	ldr	r2, [pc, #296]	@ (8001220 <Drive_UpdateTargetsWithRamp+0x178>)
 80010f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010fa:	019b      	lsls	r3, r3, #6
 80010fc:	4413      	add	r3, r2
 80010fe:	3328      	adds	r3, #40	@ 0x28
 8001100:	f04f 0200 	mov.w	r2, #0
 8001104:	601a      	str	r2, [r3, #0]
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001108:	3301      	adds	r3, #1
 800110a:	627b      	str	r3, [r7, #36]	@ 0x24
 800110c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800110e:	2b03      	cmp	r3, #3
 8001110:	d9f1      	bls.n	80010f6 <Drive_UpdateTargetsWithRamp+0x4e>
        }

        //  Drive_UpdateAll()  PID  -> 0
        // (hill-hold / active braking)
        return;
 8001112:	e07b      	b.n	800120c <Drive_UpdateTargetsWithRamp+0x164>
    }

    // 2)  ->  ramp 
    float delta = *cmd_target_tps - *current_target_tps;
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	ed93 7a00 	vldr	s14, [r3]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	edd3 7a00 	vldr	s15, [r3]
 8001120:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001124:	edc7 7a08 	vstr	s15, [r7, #32]

    if (delta > 0.0f) {
 8001128:	edd7 7a08 	vldr	s15, [r7, #32]
 800112c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001134:	dd13      	ble.n	800115e <Drive_UpdateTargetsWithRamp+0xb6>
        float step = DRIVE_TPS_RAMP_UP_PER_SEC * dt_s;
 8001136:	edd7 7a03 	vldr	s15, [r7, #12]
 800113a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8001224 <Drive_UpdateTargetsWithRamp+0x17c>
 800113e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001142:	edc7 7a05 	vstr	s15, [r7, #20]
        if (delta > step) delta = step;
 8001146:	ed97 7a08 	vldr	s14, [r7, #32]
 800114a:	edd7 7a05 	vldr	s15, [r7, #20]
 800114e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001152:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001156:	dd22      	ble.n	800119e <Drive_UpdateTargetsWithRamp+0xf6>
 8001158:	697b      	ldr	r3, [r7, #20]
 800115a:	623b      	str	r3, [r7, #32]
 800115c:	e01f      	b.n	800119e <Drive_UpdateTargetsWithRamp+0xf6>
    } else if (delta < 0.0f) {
 800115e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001162:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800116a:	d518      	bpl.n	800119e <Drive_UpdateTargetsWithRamp+0xf6>
        float step = DRIVE_TPS_RAMP_DOWN_PER_SEC * dt_s;
 800116c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001170:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001228 <Drive_UpdateTargetsWithRamp+0x180>
 8001174:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001178:	edc7 7a06 	vstr	s15, [r7, #24]
        if (-delta > step) delta = -step;
 800117c:	edd7 7a08 	vldr	s15, [r7, #32]
 8001180:	eef1 7a67 	vneg.f32	s15, s15
 8001184:	ed97 7a06 	vldr	s14, [r7, #24]
 8001188:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800118c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001190:	d505      	bpl.n	800119e <Drive_UpdateTargetsWithRamp+0xf6>
 8001192:	edd7 7a06 	vldr	s15, [r7, #24]
 8001196:	eef1 7a67 	vneg.f32	s15, s15
 800119a:	edc7 7a08 	vstr	s15, [r7, #32]
    }

    *current_target_tps += delta;
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	ed93 7a00 	vldr	s14, [r3]
 80011a4:	edd7 7a08 	vldr	s15, [r7, #32]
 80011a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	edc3 7a00 	vstr	s15, [r3]

    if (fabsf(*current_target_tps) < DRIVE_DEADBAND_TPS &&
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	edd3 7a00 	vldr	s15, [r3]
 80011b8:	eef0 7ae7 	vabs.f32	s15, s15
 80011bc:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800121c <Drive_UpdateTargetsWithRamp+0x174>
 80011c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011c8:	d50f      	bpl.n	80011ea <Drive_UpdateTargetsWithRamp+0x142>
        fabsf(*cmd_target_tps)     < DRIVE_DEADBAND_TPS)
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	edd3 7a00 	vldr	s15, [r3]
 80011d0:	eef0 7ae7 	vabs.f32	s15, s15
    if (fabsf(*current_target_tps) < DRIVE_DEADBAND_TPS &&
 80011d4:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800121c <Drive_UpdateTargetsWithRamp+0x174>
 80011d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e0:	d503      	bpl.n	80011ea <Drive_UpdateTargetsWithRamp+0x142>
    {
        *current_target_tps = 0.0f;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	601a      	str	r2, [r3, #0]
    }

    //  target_tps  ( common target)
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80011ea:	2300      	movs	r3, #0
 80011ec:	61fb      	str	r3, [r7, #28]
 80011ee:	e00a      	b.n	8001206 <Drive_UpdateTargetsWithRamp+0x15e>
        drive_axes[i].target_tps = *current_target_tps;
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681a      	ldr	r2, [r3, #0]
 80011f4:	490a      	ldr	r1, [pc, #40]	@ (8001220 <Drive_UpdateTargetsWithRamp+0x178>)
 80011f6:	69fb      	ldr	r3, [r7, #28]
 80011f8:	019b      	lsls	r3, r3, #6
 80011fa:	440b      	add	r3, r1
 80011fc:	3328      	adds	r3, #40	@ 0x28
 80011fe:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001200:	69fb      	ldr	r3, [r7, #28]
 8001202:	3301      	adds	r3, #1
 8001204:	61fb      	str	r3, [r7, #28]
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	2b03      	cmp	r3, #3
 800120a:	d9f1      	bls.n	80011f0 <Drive_UpdateTargetsWithRamp+0x148>
    }
}
 800120c:	372c      	adds	r7, #44	@ 0x2c
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
 8001216:	bf00      	nop
 8001218:	3a83126f 	.word	0x3a83126f
 800121c:	43960000 	.word	0x43960000
 8001220:	20000000 	.word	0x20000000
 8001224:	447a0000 	.word	0x447a0000
 8001228:	44fa0000 	.word	0x44fa0000

0800122c <Drive_UpdateAll>:


void Drive_UpdateAll(float dt_s)
{
 800122c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001230:	b09b      	sub	sp, #108	@ 0x6c
 8001232:	af0a      	add	r7, sp, #40	@ 0x28
 8001234:	ed87 0a01 	vstr	s0, [r7, #4]
    if (dt_s <= 0.0f) dt_s = 1e-3f;
 8001238:	edd7 7a01 	vldr	s15, [r7, #4]
 800123c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001240:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001244:	d801      	bhi.n	800124a <Drive_UpdateAll+0x1e>
 8001246:	4b76      	ldr	r3, [pc, #472]	@ (8001420 <Drive_UpdateAll+0x1f4>)
 8001248:	607b      	str	r3, [r7, #4]

    static uint32_t debug_cnt = 0;
    debug_cnt++;
 800124a:	4b76      	ldr	r3, [pc, #472]	@ (8001424 <Drive_UpdateAll+0x1f8>)
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	3301      	adds	r3, #1
 8001250:	4a74      	ldr	r2, [pc, #464]	@ (8001424 <Drive_UpdateAll+0x1f8>)
 8001252:	6013      	str	r3, [r2, #0]

    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001254:	2300      	movs	r3, #0
 8001256:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001258:	e178      	b.n	800154c <Drive_UpdateAll+0x320>
        DriveAxis_t *d = &drive_axes[i];
 800125a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800125c:	019b      	lsls	r3, r3, #6
 800125e:	4a72      	ldr	r2, [pc, #456]	@ (8001428 <Drive_UpdateAll+0x1fc>)
 8001260:	4413      	add	r3, r2
 8001262:	62bb      	str	r3, [r7, #40]	@ 0x28
        DriveEnc_t  *w = d->wheel;
 8001264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	627b      	str	r3, [r7, #36]	@ 0x24

        int32_t now_ticks  = w->multi_ticks;
 800126a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126c:	691b      	ldr	r3, [r3, #16]
 800126e:	623b      	str	r3, [r7, #32]
        int32_t diff_ticks = now_ticks - d->last_ticks;
 8001270:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001272:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001274:	6a3a      	ldr	r2, [r7, #32]
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	61fb      	str	r3, [r7, #28]
        d->last_ticks      = now_ticks;
 800127a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800127c:	6a3a      	ldr	r2, [r7, #32]
 800127e:	62da      	str	r2, [r3, #44]	@ 0x2c

        float meas_tps = diff_ticks / dt_s;
 8001280:	69fb      	ldr	r3, [r7, #28]
 8001282:	ee07 3a90 	vmov	s15, r3
 8001286:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800128a:	ed97 7a01 	vldr	s14, [r7, #4]
 800128e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001292:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
        d->meas_tps = meas_tps;   //  debug
 8001296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001298:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800129a:	639a      	str	r2, [r3, #56]	@ 0x38

        float abs_tgt  = fabsf(d->target_tps);
 800129c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800129e:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80012a2:	eef0 7ae7 	vabs.f32	s15, s15
 80012a6:	edc7 7a06 	vstr	s15, [r7, #24]
        float abs_meas = fabsf(meas_tps);
 80012aa:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80012ae:	eef0 7ae7 	vabs.f32	s15, s15
 80012b2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

        // ----------  ----------
        bool near_zero_target = (abs_tgt < DRIVE_DEADBAND_TPS);
 80012b6:	edd7 7a06 	vldr	s15, [r7, #24]
 80012ba:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800142c <Drive_UpdateAll+0x200>
 80012be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c6:	bf4c      	ite	mi
 80012c8:	2301      	movmi	r3, #1
 80012ca:	2300      	movpl	r3, #0
 80012cc:	75fb      	strb	r3, [r7, #23]

//        bool is_hill_hold = near_zero_target;
//        bool is_braking   = false;

        //  hold: target  0 
        bool is_hill_hold = (near_zero_target && abs_meas <= DRIVE_HILL_HOLD_TPS);
 80012ce:	7dfb      	ldrb	r3, [r7, #23]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d00a      	beq.n	80012ea <Drive_UpdateAll+0xbe>
 80012d4:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80012d8:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8001430 <Drive_UpdateAll+0x204>
 80012dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e4:	d801      	bhi.n	80012ea <Drive_UpdateAll+0xbe>
 80012e6:	2301      	movs	r3, #1
 80012e8:	e000      	b.n	80012ec <Drive_UpdateAll+0xc0>
 80012ea:	2300      	movs	r3, #0
 80012ec:	75bb      	strb	r3, [r7, #22]
 80012ee:	7dbb      	ldrb	r3, [r7, #22]
 80012f0:	f003 0301 	and.w	r3, r3, #1
 80012f4:	75bb      	strb	r3, [r7, #22]

        // : target  0 
        bool is_braking = (near_zero_target && abs_meas > DRIVE_HILL_HOLD_TPS);
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d00a      	beq.n	8001312 <Drive_UpdateAll+0xe6>
 80012fc:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001300:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001430 <Drive_UpdateAll+0x204>
 8001304:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130c:	dd01      	ble.n	8001312 <Drive_UpdateAll+0xe6>
 800130e:	2301      	movs	r3, #1
 8001310:	e000      	b.n	8001314 <Drive_UpdateAll+0xe8>
 8001312:	2300      	movs	r3, #0
 8001314:	757b      	strb	r3, [r7, #21]
 8001316:	7d7b      	ldrb	r3, [r7, #21]
 8001318:	f003 0301 	and.w	r3, r3, #1
 800131c:	757b      	strb	r3, [r7, #21]

        //  target  0  meas_tps   treat = 0  noise
        if (near_zero_target && abs_meas < 1.0f) {
 800131e:	7dfb      	ldrb	r3, [r7, #23]
 8001320:	2b00      	cmp	r3, #0
 8001322:	d00e      	beq.n	8001342 <Drive_UpdateAll+0x116>
 8001324:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8001328:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800132c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001330:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001334:	d505      	bpl.n	8001342 <Drive_UpdateAll+0x116>
            meas_tps = 0.0f;
 8001336:	f04f 0300 	mov.w	r3, #0
 800133a:	63bb      	str	r3, [r7, #56]	@ 0x38
            abs_meas = 0.0f;
 800133c:	f04f 0300 	mov.w	r3, #0
 8001340:	637b      	str	r3, [r7, #52]	@ 0x34
        }

        //   reset integrator  windup
        if (is_braking && abs_meas > DRIVE_HILL_BRAKE_TPS) {
 8001342:	7d7b      	ldrb	r3, [r7, #21]
 8001344:	2b00      	cmp	r3, #0
 8001346:	d010      	beq.n	800136a <Drive_UpdateAll+0x13e>
 8001348:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800134c:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 8001434 <Drive_UpdateAll+0x208>
 8001350:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001354:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001358:	dd07      	ble.n	800136a <Drive_UpdateAll+0x13e>
            d->pid.integrator = 0.0f;
 800135a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800135c:	f04f 0200 	mov.w	r2, #0
 8001360:	619a      	str	r2, [r3, #24]
            d->pid.prev_error = 0.0f;
 8001362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001364:	f04f 0200 	mov.w	r2, #0
 8001368:	61da      	str	r2, [r3, #28]
        }

        float error = d->target_tps - meas_tps;
 800136a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800136c:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 8001370:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001374:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001378:	edc7 7a04 	vstr	s15, [r7, #16]

        // ----------  PID ( boost Ki  hold) ----------
        float ki_backup = d->pid.ki;
 800137c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800137e:	691b      	ldr	r3, [r3, #16]
 8001380:	60fb      	str	r3, [r7, #12]

        if (is_hill_hold) {
 8001382:	7dbb      	ldrb	r3, [r7, #22]
 8001384:	2b00      	cmp	r3, #0
 8001386:	d008      	beq.n	800139a <Drive_UpdateAll+0x16e>
            //  Ki  ""
            d->pid.ki = ki_backup * DRIVE_HILL_KI_GAIN;
 8001388:	edd7 7a03 	vldr	s15, [r7, #12]
 800138c:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8001438 <Drive_UpdateAll+0x20c>
 8001390:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001396:	edc3 7a04 	vstr	s15, [r3, #16]
        }

        float u = PID_Step(&d->pid, error, dt_s);
 800139a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800139c:	330c      	adds	r3, #12
 800139e:	edd7 0a01 	vldr	s1, [r7, #4]
 80013a2:	ed97 0a04 	vldr	s0, [r7, #16]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f000 f8e8 	bl	800157c <PID_Step>
 80013ac:	ed87 0a02 	vstr	s0, [r7, #8]

        //  Ki 
        d->pid.ki = ki_backup;
 80013b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	611a      	str	r2, [r3, #16]

        MotorDir_t dir;
        float duty;

        if (u >= 0.0f) {
 80013b6:	edd7 7a02 	vldr	s15, [r7, #8]
 80013ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c2:	db05      	blt.n	80013d0 <Drive_UpdateAll+0x1a4>
            dir  = MOTOR_DIR_FWD;
 80013c4:	2301      	movs	r3, #1
 80013c6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            duty =  u;
 80013ca:	68bb      	ldr	r3, [r7, #8]
 80013cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80013ce:	e008      	b.n	80013e2 <Drive_UpdateAll+0x1b6>
        } else {
            dir  = MOTOR_DIR_REV;
 80013d0:	23ff      	movs	r3, #255	@ 0xff
 80013d2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            duty = -u;
 80013d6:	edd7 7a02 	vldr	s15, [r7, #8]
 80013da:	eef1 7a67 	vneg.f32	s15, s15
 80013de:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
        }

        // ----------  base duty / limit duty  ----------
        if (!near_zero_target) {
 80013e2:	7dfb      	ldrb	r3, [r7, #23]
 80013e4:	f083 0301 	eor.w	r3, r3, #1
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d009      	beq.n	8001402 <Drive_UpdateAll+0x1d6>
            // ---------- RUN MODE () ----------
            duty = d->duty_base + duty;      // base + PID 
 80013ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80013f0:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 80013f4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 80013f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013fc:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
 8001400:	e042      	b.n	8001488 <Drive_UpdateAll+0x25c>
        } else {
            // ---------- STOP / BRAKE / HILL-HOLD MODE ----------
            if (is_braking) {
 8001402:	7d7b      	ldrb	r3, [r7, #21]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d01d      	beq.n	8001444 <Drive_UpdateAll+0x218>
                //  (abs_meas > DRIVE_HILL_HOLD_TPS)
                //   PID   min duty
                if (duty > DRIVE_HILL_DUTY_MAX) {
 8001408:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800140c:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001440 <Drive_UpdateAll+0x214>
 8001410:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001418:	dd36      	ble.n	8001488 <Drive_UpdateAll+0x25c>
                    duty = DRIVE_HILL_DUTY_MAX;   // 
 800141a:	4b08      	ldr	r3, [pc, #32]	@ (800143c <Drive_UpdateAll+0x210>)
 800141c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800141e:	e033      	b.n	8001488 <Drive_UpdateAll+0x25c>
 8001420:	3a83126f 	.word	0x3a83126f
 8001424:	20000648 	.word	0x20000648
 8001428:	20000000 	.word	0x20000000
 800142c:	43960000 	.word	0x43960000
 8001430:	43a50000 	.word	0x43a50000
 8001434:	43fa0000 	.word	0x43fa0000
 8001438:	420c0000 	.word	0x420c0000
 800143c:	3f333333 	.word	0x3f333333
 8001440:	3f333333 	.word	0x3f333333
                }
                //  MIN_DUTY  braking
            }
            else if (is_hill_hold) {
 8001444:	7dbb      	ldrb	r3, [r7, #22]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d01e      	beq.n	8001488 <Drive_UpdateAll+0x25c>
                //  (abs_meas <= DRIVE_HILL_HOLD_TPS)
                //   hold  

                // 1)  duty 
                if (duty > DRIVE_HILL_DUTY_MAX) {
 800144a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800144e:	ed1f 7a04 	vldr	s14, [pc, #-16]	@ 8001440 <Drive_UpdateAll+0x214>
 8001452:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001456:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800145a:	dd01      	ble.n	8001460 <Drive_UpdateAll+0x234>
                    duty = DRIVE_HILL_DUTY_MAX;
 800145c:	4b40      	ldr	r3, [pc, #256]	@ (8001560 <Drive_UpdateAll+0x334>)
 800145e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                }

                // 2)  PID   min duty -> 
                if (duty > DRIVE_HILL_MIN_DUTY_THRESH &&
 8001460:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001464:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001564 <Drive_UpdateAll+0x338>
 8001468:	eef4 7ac7 	vcmpe.f32	s15, s14
 800146c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001470:	dd0a      	ble.n	8001488 <Drive_UpdateAll+0x25c>
 8001472:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001476:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001568 <Drive_UpdateAll+0x33c>
 800147a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800147e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001482:	d501      	bpl.n	8001488 <Drive_UpdateAll+0x25c>
                    duty < DRIVE_HILL_MIN_DUTY)
                {
                    duty = DRIVE_HILL_MIN_DUTY;
 8001484:	4b39      	ldr	r3, [pc, #228]	@ (800156c <Drive_UpdateAll+0x340>)
 8001486:	62fb      	str	r3, [r7, #44]	@ 0x2c
            }
            //  near_zero_target  abs_meas  (<1 tps)  treat 
        }

        // clamp 
        if (duty > 1.0f) duty = 1.0f;
 8001488:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800148c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001490:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001498:	dd02      	ble.n	80014a0 <Drive_UpdateAll+0x274>
 800149a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800149e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        if (duty < 0.0f) duty = 0.0f;
 80014a0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80014a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80014a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014ac:	d502      	bpl.n	80014b4 <Drive_UpdateAll+0x288>
 80014ae:	f04f 0300 	mov.w	r3, #0
 80014b2:	62fb      	str	r3, [r7, #44]	@ 0x2c

        d->last_duty = duty;
 80014b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80014b8:	63da      	str	r2, [r3, #60]	@ 0x3c
        Motor_set(d->motor_idx, dir, duty);
 80014ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014bc:	791b      	ldrb	r3, [r3, #4]
 80014be:	f997 2033 	ldrsb.w	r2, [r7, #51]	@ 0x33
 80014c2:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 80014c6:	4611      	mov	r1, r2
 80014c8:	4618      	mov	r0, r3
 80014ca:	f000 ff6d 	bl	80023a8 <Motor_set>

//        /*
        if (debug_cnt % 20 == 0) {
 80014ce:	4b28      	ldr	r3, [pc, #160]	@ (8001570 <Drive_UpdateAll+0x344>)
 80014d0:	6819      	ldr	r1, [r3, #0]
 80014d2:	4b28      	ldr	r3, [pc, #160]	@ (8001574 <Drive_UpdateAll+0x348>)
 80014d4:	fba3 2301 	umull	r2, r3, r3, r1
 80014d8:	091a      	lsrs	r2, r3, #4
 80014da:	4613      	mov	r3, r2
 80014dc:	009b      	lsls	r3, r3, #2
 80014de:	4413      	add	r3, r2
 80014e0:	009b      	lsls	r3, r3, #2
 80014e2:	1aca      	subs	r2, r1, r3
 80014e4:	2a00      	cmp	r2, #0
 80014e6:	d12e      	bne.n	8001546 <Drive_UpdateAll+0x31a>
            printf("[%s] tgt=%.0f, meas=%.0f, err=%.0f, duty=%.2f, "
 80014e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	603b      	str	r3, [r7, #0]
                   "near0=%d, brake=%d, hold=%d\r\n",
                   d->name,
                   d->target_tps,
 80014ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
            printf("[%s] tgt=%.0f, meas=%.0f, err=%.0f, duty=%.2f, "
 80014f2:	4618      	mov	r0, r3
 80014f4:	f7ff f848 	bl	8000588 <__aeabi_f2d>
 80014f8:	4682      	mov	sl, r0
 80014fa:	468b      	mov	fp, r1
                   d->meas_tps,
 80014fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80014fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
            printf("[%s] tgt=%.0f, meas=%.0f, err=%.0f, duty=%.2f, "
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff f841 	bl	8000588 <__aeabi_f2d>
 8001506:	4604      	mov	r4, r0
 8001508:	460d      	mov	r5, r1
 800150a:	6938      	ldr	r0, [r7, #16]
 800150c:	f7ff f83c 	bl	8000588 <__aeabi_f2d>
 8001510:	4680      	mov	r8, r0
 8001512:	4689      	mov	r9, r1
                   error,
                   d->last_duty,
 8001514:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
            printf("[%s] tgt=%.0f, meas=%.0f, err=%.0f, duty=%.2f, "
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff f835 	bl	8000588 <__aeabi_f2d>
 800151e:	4602      	mov	r2, r0
 8001520:	460b      	mov	r3, r1
 8001522:	7df9      	ldrb	r1, [r7, #23]
 8001524:	7d78      	ldrb	r0, [r7, #21]
 8001526:	7dbe      	ldrb	r6, [r7, #22]
 8001528:	9608      	str	r6, [sp, #32]
 800152a:	9007      	str	r0, [sp, #28]
 800152c:	9106      	str	r1, [sp, #24]
 800152e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001532:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001536:	e9cd 4500 	strd	r4, r5, [sp]
 800153a:	4652      	mov	r2, sl
 800153c:	465b      	mov	r3, fp
 800153e:	6839      	ldr	r1, [r7, #0]
 8001540:	480d      	ldr	r0, [pc, #52]	@ (8001578 <Drive_UpdateAll+0x34c>)
 8001542:	f014 fadd 	bl	8015b00 <iprintf>
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8001546:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001548:	3301      	adds	r3, #1
 800154a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800154c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800154e:	2b03      	cmp	r3, #3
 8001550:	f67f ae83 	bls.w	800125a <Drive_UpdateAll+0x2e>
                   (int)is_braking,
                   (int)is_hill_hold);
        }
//        */
    }
}
 8001554:	bf00      	nop
 8001556:	bf00      	nop
 8001558:	3744      	adds	r7, #68	@ 0x44
 800155a:	46bd      	mov	sp, r7
 800155c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001560:	3f333333 	.word	0x3f333333
 8001564:	3dcccccd 	.word	0x3dcccccd
 8001568:	3eb33333 	.word	0x3eb33333
 800156c:	3eb33333 	.word	0x3eb33333
 8001570:	20000648 	.word	0x20000648
 8001574:	cccccccd 	.word	0xcccccccd
 8001578:	08017bec 	.word	0x08017bec

0800157c <PID_Step>:
 */

#include "Control/pid_ctrl.h"

float PID_Step(PID_t *p, float error, float dt)
{
 800157c:	b480      	push	{r7}
 800157e:	b08b      	sub	sp, #44	@ 0x2c
 8001580:	af00      	add	r7, sp, #0
 8001582:	60f8      	str	r0, [r7, #12]
 8001584:	ed87 0a02 	vstr	s0, [r7, #8]
 8001588:	edc7 0a01 	vstr	s1, [r7, #4]
    // P
    float p_out = p->kp * error;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	edd3 7a00 	vldr	s15, [r3]
 8001592:	ed97 7a02 	vldr	s14, [r7, #8]
 8001596:	ee67 7a27 	vmul.f32	s15, s14, s15
 800159a:	edc7 7a07 	vstr	s15, [r7, #28]

    // I
    p->integrator += error * dt;
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	ed93 7a03 	vldr	s14, [r3, #12]
 80015a4:	edd7 6a02 	vldr	s13, [r7, #8]
 80015a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80015ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	edc3 7a03 	vstr	s15, [r3, #12]
    float i_out = p->ki * p->integrator;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	ed93 7a01 	vldr	s14, [r3, #4]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	edd3 7a03 	vldr	s15, [r3, #12]
 80015c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015ca:	edc7 7a06 	vstr	s15, [r7, #24]

    // D
    float d_term = 0.0f;
 80015ce:	f04f 0300 	mov.w	r3, #0
 80015d2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dt > 0.0f) {
 80015d4:	edd7 7a01 	vldr	s15, [r7, #4]
 80015d8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80015dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e0:	dd0c      	ble.n	80015fc <PID_Step+0x80>
        d_term = (error - p->prev_error) / dt;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	edd3 7a04 	vldr	s15, [r3, #16]
 80015e8:	ed97 7a02 	vldr	s14, [r7, #8]
 80015ec:	ee77 6a67 	vsub.f32	s13, s14, s15
 80015f0:	ed97 7a01 	vldr	s14, [r7, #4]
 80015f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80015f8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    }
    float d_out = p->kd * d_term;
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8001602:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001606:	ee67 7a27 	vmul.f32	s15, s14, s15
 800160a:	edc7 7a05 	vstr	s15, [r7, #20]

    float out = p_out + i_out + d_out;
 800160e:	ed97 7a07 	vldr	s14, [r7, #28]
 8001612:	edd7 7a06 	vldr	s15, [r7, #24]
 8001616:	ee77 7a27 	vadd.f32	s15, s14, s15
 800161a:	ed97 7a05 	vldr	s14, [r7, #20]
 800161e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001622:	edc7 7a08 	vstr	s15, [r7, #32]

    // clamp
    if (out > p->out_max) out = p->out_max;
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	edd3 7a06 	vldr	s15, [r3, #24]
 800162c:	ed97 7a08 	vldr	s14, [r7, #32]
 8001630:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001638:	dd02      	ble.n	8001640 <PID_Step+0xc4>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	699b      	ldr	r3, [r3, #24]
 800163e:	623b      	str	r3, [r7, #32]
    if (out < p->out_min) out = p->out_min;
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	edd3 7a05 	vldr	s15, [r3, #20]
 8001646:	ed97 7a08 	vldr	s14, [r7, #32]
 800164a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800164e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001652:	d502      	bpl.n	800165a <PID_Step+0xde>
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	695b      	ldr	r3, [r3, #20]
 8001658:	623b      	str	r3, [r7, #32]

    p->prev_error = error;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	68ba      	ldr	r2, [r7, #8]
 800165e:	611a      	str	r2, [r3, #16]
    return out;
 8001660:	6a3b      	ldr	r3, [r7, #32]
 8001662:	ee07 3a90 	vmov	s15, r3
}
 8001666:	eeb0 0a67 	vmov.f32	s0, s15
 800166a:	372c      	adds	r7, #44	@ 0x2c
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <wrap_ticks>:
    -1,  // 2: STEER_RL (rear-left)
    +1   // 3: STEER_FL (front-left)
};

uint16_t wrap_ticks(int32_t t)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
    while (t < 0)                 			t += STEER_TICKS_MAX;
 800167c:	e003      	b.n	8001686 <wrap_ticks+0x12>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8001684:	607b      	str	r3, [r7, #4]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	dbf8      	blt.n	800167e <wrap_ticks+0xa>
    while (t >= (int32_t)STEER_TICKS_MAX)	t -= STEER_TICKS_MAX;
 800168c:	e003      	b.n	8001696 <wrap_ticks+0x22>
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001694:	607b      	str	r3, [r7, #4]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800169c:	daf7      	bge.n	800168e <wrap_ticks+0x1a>
    return (uint16_t)t;
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	b29b      	uxth	r3, r3
}
 80016a2:	4618      	mov	r0, r3
 80016a4:	370c      	adds	r7, #12
 80016a6:	46bd      	mov	sp, r7
 80016a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ac:	4770      	bx	lr
	...

080016b0 <Steer_SetTargetAngleDeg>:
    }
}

//  target_ticks  angle_deg ( zero_offset ) (AWS: +, -)
void Steer_SetTargetAngleDeg(float angle_deg)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	ed87 0a01 	vstr	s0, [r7, #4]
    // clamp  STEER_MAX_DEG
    if (angle_deg >  STEER_MAX_DEG) angle_deg =  STEER_MAX_DEG;
 80016ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80016be:	eeb3 7a0c 	vmov.f32	s14, #60	@ 0x41e00000  28.0
 80016c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ca:	dd01      	ble.n	80016d0 <Steer_SetTargetAngleDeg+0x20>
 80016cc:	4b26      	ldr	r3, [pc, #152]	@ (8001768 <Steer_SetTargetAngleDeg+0xb8>)
 80016ce:	607b      	str	r3, [r7, #4]
    if (angle_deg < -STEER_MAX_DEG) angle_deg = -STEER_MAX_DEG;
 80016d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80016d4:	eebb 7a0c 	vmov.f32	s14, #188	@ 0xc1e00000 -28.0
 80016d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e0:	d501      	bpl.n	80016e6 <Steer_SetTargetAngleDeg+0x36>
 80016e2:	4b22      	ldr	r3, [pc, #136]	@ (800176c <Steer_SetTargetAngleDeg+0xbc>)
 80016e4:	607b      	str	r3, [r7, #4]

    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]
 80016ea:	e034      	b.n	8001756 <Steer_SetTargetAngleDeg+0xa6>
        // AWS:
        //  - : steer_turn_sign = +1  ->  +angle_deg
        //  - : steer_turn_sign = -1  ->  -angle_deg
        float delta_ticks_f = angle_deg * (float)steer_turn_sign[i] * ENC_TICKS_PER_DEG;
 80016ec:	4a20      	ldr	r2, [pc, #128]	@ (8001770 <Steer_SetTargetAngleDeg+0xc0>)
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	4413      	add	r3, r2
 80016f2:	f993 3000 	ldrsb.w	r3, [r3]
 80016f6:	ee07 3a90 	vmov	s15, r3
 80016fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80016fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8001702:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001706:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001774 <Steer_SetTargetAngleDeg+0xc4>
 800170a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800170e:	edc7 7a04 	vstr	s15, [r7, #16]

        int32_t base  = (int32_t)steer_axes[i].zero_offset;
 8001712:	4a19      	ldr	r2, [pc, #100]	@ (8001778 <Steer_SetTargetAngleDeg+0xc8>)
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	2134      	movs	r1, #52	@ 0x34
 8001718:	fb01 f303 	mul.w	r3, r1, r3
 800171c:	4413      	add	r3, r2
 800171e:	3308      	adds	r3, #8
 8001720:	881b      	ldrh	r3, [r3, #0]
 8001722:	60fb      	str	r3, [r7, #12]
        int32_t delta = (int32_t)lrintf(delta_ticks_f);
 8001724:	ed97 0a04 	vldr	s0, [r7, #16]
 8001728:	f016 f9ce 	bl	8017ac8 <lrintf>
 800172c:	60b8      	str	r0, [r7, #8]

        steer_axes[i].target_ticks = wrap_ticks(base + delta);
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	4413      	add	r3, r2
 8001734:	4618      	mov	r0, r3
 8001736:	f7ff ff9d 	bl	8001674 <wrap_ticks>
 800173a:	4603      	mov	r3, r0
 800173c:	4618      	mov	r0, r3
 800173e:	4a0e      	ldr	r2, [pc, #56]	@ (8001778 <Steer_SetTargetAngleDeg+0xc8>)
 8001740:	697b      	ldr	r3, [r7, #20]
 8001742:	2134      	movs	r1, #52	@ 0x34
 8001744:	fb01 f303 	mul.w	r3, r1, r3
 8001748:	4413      	add	r3, r2
 800174a:	330c      	adds	r3, #12
 800174c:	4602      	mov	r2, r0
 800174e:	801a      	strh	r2, [r3, #0]
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	3301      	adds	r3, #1
 8001754:	617b      	str	r3, [r7, #20]
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	2b03      	cmp	r3, #3
 800175a:	d9c7      	bls.n	80016ec <Steer_SetTargetAngleDeg+0x3c>
    }
}
 800175c:	bf00      	nop
 800175e:	bf00      	nop
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	41e00000 	.word	0x41e00000
 800176c:	c1e00000 	.word	0xc1e00000
 8001770:	0801ad64 	.word	0x0801ad64
 8001774:	40360b61 	.word	0x40360b61
 8001778:	2000010c 	.word	0x2000010c

0800177c <SteerMotor_Jog>:

void SteerMotor_Jog(uint8_t axis, MotorDir_t dir, float duty)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	460a      	mov	r2, r1
 8001786:	ed87 0a00 	vstr	s0, [r7]
 800178a:	71fb      	strb	r3, [r7, #7]
 800178c:	4613      	mov	r3, r2
 800178e:	71bb      	strb	r3, [r7, #6]
    if (axis >= 4) return;
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	2b03      	cmp	r3, #3
 8001794:	d80d      	bhi.n	80017b2 <SteerMotor_Jog+0x36>
    uint8_t motor_idx = steer_motor_ids[axis];
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	4a08      	ldr	r2, [pc, #32]	@ (80017bc <SteerMotor_Jog+0x40>)
 800179a:	5cd3      	ldrb	r3, [r2, r3]
 800179c:	73fb      	strb	r3, [r7, #15]
    Motor_set(motor_idx, dir, duty);
 800179e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80017a2:	7bfb      	ldrb	r3, [r7, #15]
 80017a4:	ed97 0a00 	vldr	s0, [r7]
 80017a8:	4611      	mov	r1, r2
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 fdfc 	bl	80023a8 <Motor_set>
 80017b0:	e000      	b.n	80017b4 <SteerMotor_Jog+0x38>
    if (axis >= 4) return;
 80017b2:	bf00      	nop
}
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	0801ad60 	.word	0x0801ad60

080017c0 <Steer_PrintCurrentZeroConfig>:

//  zero_offset  steer_axes[]
void Steer_PrintCurrentZeroConfig(void)
{
 80017c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80017c4:	b0a7      	sub	sp, #156	@ 0x9c
 80017c6:	af10      	add	r7, sp, #64	@ 0x40
    uint16_t ticks[STEER_NUM];
    float    degs[STEER_NUM];

    //  encoder 
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 80017c8:	2300      	movs	r3, #0
 80017ca:	657b      	str	r3, [r7, #84]	@ 0x54
 80017cc:	e02a      	b.n	8001824 <Steer_PrintCurrentZeroConfig+0x64>
        uint16_t t = ENC_ReadRaw_ByIndex(steer_axes[i].enc_index);
 80017ce:	4a6e      	ldr	r2, [pc, #440]	@ (8001988 <Steer_PrintCurrentZeroConfig+0x1c8>)
 80017d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017d2:	2134      	movs	r1, #52	@ 0x34
 80017d4:	fb01 f303 	mul.w	r3, r1, r3
 80017d8:	4413      	add	r3, r2
 80017da:	3304      	adds	r3, #4
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4618      	mov	r0, r3
 80017e0:	f000 fca0 	bl	8002124 <ENC_ReadRaw_ByIndex>
 80017e4:	4603      	mov	r3, r0
 80017e6:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
        ticks[i] = t;
 80017ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80017ec:	005b      	lsls	r3, r3, #1
 80017ee:	3330      	adds	r3, #48	@ 0x30
 80017f0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80017f4:	4413      	add	r3, r2
 80017f6:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80017fa:	f823 2c1c 	strh.w	r2, [r3, #-28]
        degs[i]  = ENC_TicksToDeg(t);
 80017fe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8001802:	4618      	mov	r0, r3
 8001804:	f000 fcea 	bl	80021dc <ENC_TicksToDeg>
 8001808:	eef0 7a40 	vmov.f32	s15, s0
 800180c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800180e:	009b      	lsls	r3, r3, #2
 8001810:	3330      	adds	r3, #48	@ 0x30
 8001812:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001816:	4413      	add	r3, r2
 8001818:	3b2c      	subs	r3, #44	@ 0x2c
 800181a:	edc3 7a00 	vstr	s15, [r3]
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 800181e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001820:	3301      	adds	r3, #1
 8001822:	657b      	str	r3, [r7, #84]	@ 0x54
 8001824:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001826:	2b03      	cmp	r3, #3
 8001828:	d9d1      	bls.n	80017ce <Steer_PrintCurrentZeroConfig+0xe>
    }

    printf("\r\n==== STEER ZERO CAL RESULT ====\r\n");
 800182a:	4858      	ldr	r0, [pc, #352]	@ (800198c <Steer_PrintCurrentZeroConfig+0x1cc>)
 800182c:	f014 f9d0 	bl	8015bd0 <puts>
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 8001830:	2300      	movs	r3, #0
 8001832:	653b      	str	r3, [r7, #80]	@ 0x50
 8001834:	e026      	b.n	8001884 <Steer_PrintCurrentZeroConfig+0xc4>
        printf("[ZCAL] %s: tick=%4u (%.2f deg)\r\n",
 8001836:	4a54      	ldr	r2, [pc, #336]	@ (8001988 <Steer_PrintCurrentZeroConfig+0x1c8>)
 8001838:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800183a:	2134      	movs	r1, #52	@ 0x34
 800183c:	fb01 f303 	mul.w	r3, r1, r3
 8001840:	4413      	add	r3, r2
 8001842:	681c      	ldr	r4, [r3, #0]
               steer_axes[i].name,
               (unsigned)ticks[i],
 8001844:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001846:	005b      	lsls	r3, r3, #1
 8001848:	3330      	adds	r3, #48	@ 0x30
 800184a:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800184e:	4413      	add	r3, r2
 8001850:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
        printf("[ZCAL] %s: tick=%4u (%.2f deg)\r\n",
 8001854:	461d      	mov	r5, r3
               degs[i]);
 8001856:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	3330      	adds	r3, #48	@ 0x30
 800185c:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001860:	4413      	add	r3, r2
 8001862:	3b2c      	subs	r3, #44	@ 0x2c
 8001864:	681b      	ldr	r3, [r3, #0]
        printf("[ZCAL] %s: tick=%4u (%.2f deg)\r\n",
 8001866:	4618      	mov	r0, r3
 8001868:	f7fe fe8e 	bl	8000588 <__aeabi_f2d>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	e9cd 2300 	strd	r2, r3, [sp]
 8001874:	462a      	mov	r2, r5
 8001876:	4621      	mov	r1, r4
 8001878:	4845      	ldr	r0, [pc, #276]	@ (8001990 <Steer_PrintCurrentZeroConfig+0x1d0>)
 800187a:	f014 f941 	bl	8015b00 <iprintf>
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 800187e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001880:	3301      	adds	r3, #1
 8001882:	653b      	str	r3, [r7, #80]	@ 0x50
 8001884:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001886:	2b03      	cmp	r3, #3
 8001888:	d9d5      	bls.n	8001836 <Steer_PrintCurrentZeroConfig+0x76>
    }

    printf("\r\n/* Paste config below into your code (steer_axes[]): */\r\n");
 800188a:	4842      	ldr	r0, [pc, #264]	@ (8001994 <Steer_PrintCurrentZeroConfig+0x1d4>)
 800188c:	f014 f9a0 	bl	8015bd0 <puts>
    printf("static SteerAxis_t steer_axes[] = {\r\n");
 8001890:	4841      	ldr	r0, [pc, #260]	@ (8001998 <Steer_PrintCurrentZeroConfig+0x1d8>)
 8001892:	f014 f99d 	bl	8015bd0 <puts>

    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 8001896:	2300      	movs	r3, #0
 8001898:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800189a:	e06a      	b.n	8001972 <Steer_PrintCurrentZeroConfig+0x1b2>
        SteerAxis_t *ax = &steer_axes[i];
 800189c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800189e:	2234      	movs	r2, #52	@ 0x34
 80018a0:	fb02 f303 	mul.w	r3, r2, r3
 80018a4:	4a38      	ldr	r2, [pc, #224]	@ (8001988 <Steer_PrintCurrentZeroConfig+0x1c8>)
 80018a6:	4413      	add	r3, r2
 80018a8:	64bb      	str	r3, [r7, #72]	@ 0x48
        uint16_t z = ticks[i];
 80018aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	3330      	adds	r3, #48	@ 0x30
 80018b0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80018b4:	4413      	add	r3, r2
 80018b6:	f833 3c1c 	ldrh.w	r3, [r3, #-28]
 80018ba:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 80018be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	627b      	str	r3, [r7, #36]	@ 0x24
 80018c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018c6:	685a      	ldr	r2, [r3, #4]
 80018c8:	623a      	str	r2, [r7, #32]
 80018ca:	f8b7 0046 	ldrh.w	r0, [r7, #70]	@ 0x46
 80018ce:	61f8      	str	r0, [r7, #28]
               "        .integrator=0, .prev_error=0,\r\n"
               "        .out_min=%.1ff, .out_max=%.1ff }, 0.0f },\r\n",
               ax->name,
               ax->enc_index,
               (unsigned)z,        // zero_offset 
               ax->motor_idx,
 80018d0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018d2:	7a9b      	ldrb	r3, [r3, #10]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 80018d4:	61bb      	str	r3, [r7, #24]
               (int)ax->enc_dir,
 80018d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018d8:	f993 300b 	ldrsb.w	r3, [r3, #11]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 80018dc:	617b      	str	r3, [r7, #20]
 80018de:	f8b7 6046 	ldrh.w	r6, [r7, #70]	@ 0x46
               (unsigned)z,        // target_ticks  = zero_offset
               ax->duty_base,
 80018e2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018e4:	691b      	ldr	r3, [r3, #16]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 80018e6:	4618      	mov	r0, r3
 80018e8:	f7fe fe4e 	bl	8000588 <__aeabi_f2d>
 80018ec:	e9c7 0102 	strd	r0, r1, [r7, #8]
               ax->pid.kp,
 80018f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80018f2:	695b      	ldr	r3, [r3, #20]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 80018f4:	4618      	mov	r0, r3
 80018f6:	f7fe fe47 	bl	8000588 <__aeabi_f2d>
 80018fa:	e9c7 0100 	strd	r0, r1, [r7]
               ax->pid.ki,
 80018fe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001900:	699b      	ldr	r3, [r3, #24]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 8001902:	4618      	mov	r0, r3
 8001904:	f7fe fe40 	bl	8000588 <__aeabi_f2d>
 8001908:	4682      	mov	sl, r0
 800190a:	468b      	mov	fp, r1
               ax->pid.kd,
 800190c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800190e:	69db      	ldr	r3, [r3, #28]
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 8001910:	4618      	mov	r0, r3
 8001912:	f7fe fe39 	bl	8000588 <__aeabi_f2d>
 8001916:	4680      	mov	r8, r0
 8001918:	4689      	mov	r9, r1
               ax->pid.out_min,
 800191a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800191c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 800191e:	4618      	mov	r0, r3
 8001920:	f7fe fe32 	bl	8000588 <__aeabi_f2d>
 8001924:	4604      	mov	r4, r0
 8001926:	460d      	mov	r5, r1
               ax->pid.out_max);
 8001928:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800192a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        printf("    { \"%s\", %d, %u, %u, %d, %u, %.2ff,\r\n"
 800192c:	4618      	mov	r0, r3
 800192e:	f7fe fe2b 	bl	8000588 <__aeabi_f2d>
 8001932:	4602      	mov	r2, r0
 8001934:	460b      	mov	r3, r1
 8001936:	e9cd 230e 	strd	r2, r3, [sp, #56]	@ 0x38
 800193a:	e9cd 450c 	strd	r4, r5, [sp, #48]	@ 0x30
 800193e:	e9cd 890a 	strd	r8, r9, [sp, #40]	@ 0x28
 8001942:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8001946:	ed97 7b00 	vldr	d7, [r7]
 800194a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800194e:	ed97 7b02 	vldr	d7, [r7, #8]
 8001952:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001956:	9602      	str	r6, [sp, #8]
 8001958:	697c      	ldr	r4, [r7, #20]
 800195a:	9401      	str	r4, [sp, #4]
 800195c:	69bc      	ldr	r4, [r7, #24]
 800195e:	9400      	str	r4, [sp, #0]
 8001960:	69fb      	ldr	r3, [r7, #28]
 8001962:	6a3a      	ldr	r2, [r7, #32]
 8001964:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001966:	480d      	ldr	r0, [pc, #52]	@ (800199c <Steer_PrintCurrentZeroConfig+0x1dc>)
 8001968:	f014 f8ca 	bl	8015b00 <iprintf>
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 800196c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800196e:	3301      	adds	r3, #1
 8001970:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001972:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001974:	2b03      	cmp	r3, #3
 8001976:	d991      	bls.n	800189c <Steer_PrintCurrentZeroConfig+0xdc>
    }

    printf("};\r\n\n");
 8001978:	4809      	ldr	r0, [pc, #36]	@ (80019a0 <Steer_PrintCurrentZeroConfig+0x1e0>)
 800197a:	f014 f929 	bl	8015bd0 <puts>
}
 800197e:	bf00      	nop
 8001980:	375c      	adds	r7, #92	@ 0x5c
 8001982:	46bd      	mov	sp, r7
 8001984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001988:	2000010c 	.word	0x2000010c
 800198c:	08017d48 	.word	0x08017d48
 8001990:	08017d6c 	.word	0x08017d6c
 8001994:	08017d90 	.word	0x08017d90
 8001998:	08017dcc 	.word	0x08017dcc
 800199c:	08017df4 	.word	0x08017df4
 80019a0:	08017ea4 	.word	0x08017ea4

080019a4 <Steer_SetCmdTargetDeg>:

void Steer_SetCmdTargetDeg(float angle_deg)
{
 80019a4:	b480      	push	{r7}
 80019a6:	b083      	sub	sp, #12
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	ed87 0a01 	vstr	s0, [r7, #4]
    // clamp  caller 
    if (angle_deg >  STEER_MAX_DEG) angle_deg =  STEER_MAX_DEG;
 80019ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80019b2:	eeb3 7a0c 	vmov.f32	s14, #60	@ 0x41e00000  28.0
 80019b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019be:	dd01      	ble.n	80019c4 <Steer_SetCmdTargetDeg+0x20>
 80019c0:	4b0a      	ldr	r3, [pc, #40]	@ (80019ec <Steer_SetCmdTargetDeg+0x48>)
 80019c2:	607b      	str	r3, [r7, #4]
    if (angle_deg < -STEER_MAX_DEG) angle_deg = -STEER_MAX_DEG;
 80019c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80019c8:	eebb 7a0c 	vmov.f32	s14, #188	@ 0xc1e00000 -28.0
 80019cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019d4:	d501      	bpl.n	80019da <Steer_SetCmdTargetDeg+0x36>
 80019d6:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <Steer_SetCmdTargetDeg+0x4c>)
 80019d8:	607b      	str	r3, [r7, #4]
    g_cmd_target_deg = angle_deg;
 80019da:	4a06      	ldr	r2, [pc, #24]	@ (80019f4 <Steer_SetCmdTargetDeg+0x50>)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6013      	str	r3, [r2, #0]
}
 80019e0:	bf00      	nop
 80019e2:	370c      	adds	r7, #12
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr
 80019ec:	41e00000 	.word	0x41e00000
 80019f0:	c1e00000 	.word	0xc1e00000
 80019f4:	2000064c 	.word	0x2000064c

080019f8 <Steer_InitTargetsToZero>:

// :  target = zero 
void Steer_InitTargetsToZero(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
    g_cmd_target_deg     = 0.0f;
 80019fc:	4b06      	ldr	r3, [pc, #24]	@ (8001a18 <Steer_InitTargetsToZero+0x20>)
 80019fe:	f04f 0200 	mov.w	r2, #0
 8001a02:	601a      	str	r2, [r3, #0]
    g_current_target_deg = 0.0f;
 8001a04:	4b05      	ldr	r3, [pc, #20]	@ (8001a1c <Steer_InitTargetsToZero+0x24>)
 8001a06:	f04f 0200 	mov.w	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
    Steer_SetTargetAngleDeg(0.0f);
 8001a0c:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001a20 <Steer_InitTargetsToZero+0x28>
 8001a10:	f7ff fe4e 	bl	80016b0 <Steer_SetTargetAngleDeg>
}
 8001a14:	bf00      	nop
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	2000064c 	.word	0x2000064c
 8001a1c:	20000650 	.word	0x20000650
 8001a20:	00000000 	.word	0x00000000

08001a24 <Steer_UpdateTargetWithRamp>:

//  ramp  g_cmd_target_deg -> g_current_target_deg
void Steer_UpdateTargetWithRamp(float dt_s)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b084      	sub	sp, #16
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (dt_s <= 0.0f) dt_s = 0.001f;
 8001a2e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a32:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a3a:	d801      	bhi.n	8001a40 <Steer_UpdateTargetWithRamp+0x1c>
 8001a3c:	4b30      	ldr	r3, [pc, #192]	@ (8001b00 <Steer_UpdateTargetWithRamp+0xdc>)
 8001a3e:	607b      	str	r3, [r7, #4]

    //  (deg)
    float delta = g_cmd_target_deg - g_current_target_deg;
 8001a40:	4b30      	ldr	r3, [pc, #192]	@ (8001b04 <Steer_UpdateTargetWithRamp+0xe0>)
 8001a42:	ed93 7a00 	vldr	s14, [r3]
 8001a46:	4b30      	ldr	r3, [pc, #192]	@ (8001b08 <Steer_UpdateTargetWithRamp+0xe4>)
 8001a48:	edd3 7a00 	vldr	s15, [r3]
 8001a4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a50:	edc7 7a03 	vstr	s15, [r7, #12]

    // limit  (deg)
    float max_step = STEER_RAMP_DEG_PER_SEC * dt_s;
 8001a54:	edd7 7a01 	vldr	s15, [r7, #4]
 8001a58:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 8001b0c <Steer_UpdateTargetWithRamp+0xe8>
 8001a5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a60:	edc7 7a02 	vstr	s15, [r7, #8]

    if (delta >  max_step) delta =  max_step;
 8001a64:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a68:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a74:	dd01      	ble.n	8001a7a <Steer_UpdateTargetWithRamp+0x56>
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	60fb      	str	r3, [r7, #12]
    if (delta < -max_step) delta = -max_step;
 8001a7a:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a7e:	eef1 7a67 	vneg.f32	s15, s15
 8001a82:	ed97 7a03 	vldr	s14, [r7, #12]
 8001a86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a8e:	d505      	bpl.n	8001a9c <Steer_UpdateTargetWithRamp+0x78>
 8001a90:	edd7 7a02 	vldr	s15, [r7, #8]
 8001a94:	eef1 7a67 	vneg.f32	s15, s15
 8001a98:	edc7 7a03 	vstr	s15, [r7, #12]

    g_current_target_deg += delta;
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001b08 <Steer_UpdateTargetWithRamp+0xe4>)
 8001a9e:	ed93 7a00 	vldr	s14, [r3]
 8001aa2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001aa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001aaa:	4b17      	ldr	r3, [pc, #92]	@ (8001b08 <Steer_UpdateTargetWithRamp+0xe4>)
 8001aac:	edc3 7a00 	vstr	s15, [r3]

    // deadzone    0  
    if (fabsf(g_current_target_deg) < 0.05f && fabsf(g_cmd_target_deg) < 0.05f) {
 8001ab0:	4b15      	ldr	r3, [pc, #84]	@ (8001b08 <Steer_UpdateTargetWithRamp+0xe4>)
 8001ab2:	edd3 7a00 	vldr	s15, [r3]
 8001ab6:	eef0 7ae7 	vabs.f32	s15, s15
 8001aba:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8001b10 <Steer_UpdateTargetWithRamp+0xec>
 8001abe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac6:	d50f      	bpl.n	8001ae8 <Steer_UpdateTargetWithRamp+0xc4>
 8001ac8:	4b0e      	ldr	r3, [pc, #56]	@ (8001b04 <Steer_UpdateTargetWithRamp+0xe0>)
 8001aca:	edd3 7a00 	vldr	s15, [r3]
 8001ace:	eef0 7ae7 	vabs.f32	s15, s15
 8001ad2:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8001b10 <Steer_UpdateTargetWithRamp+0xec>
 8001ad6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001ada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ade:	d503      	bpl.n	8001ae8 <Steer_UpdateTargetWithRamp+0xc4>
        g_current_target_deg = 0.0f;
 8001ae0:	4b09      	ldr	r3, [pc, #36]	@ (8001b08 <Steer_UpdateTargetWithRamp+0xe4>)
 8001ae2:	f04f 0200 	mov.w	r2, #0
 8001ae6:	601a      	str	r2, [r3, #0]
    }

    //  target_ticks  ramp 
    Steer_SetTargetAngleDeg(g_current_target_deg);
 8001ae8:	4b07      	ldr	r3, [pc, #28]	@ (8001b08 <Steer_UpdateTargetWithRamp+0xe4>)
 8001aea:	edd3 7a00 	vldr	s15, [r3]
 8001aee:	eeb0 0a67 	vmov.f32	s0, s15
 8001af2:	f7ff fddd 	bl	80016b0 <Steer_SetTargetAngleDeg>
}
 8001af6:	bf00      	nop
 8001af8:	3710      	adds	r7, #16
 8001afa:	46bd      	mov	sp, r7
 8001afc:	bd80      	pop	{r7, pc}
 8001afe:	bf00      	nop
 8001b00:	3a83126f 	.word	0x3a83126f
 8001b04:	2000064c 	.word	0x2000064c
 8001b08:	20000650 	.word	0x20000650
 8001b0c:	42b40000 	.word	0x42b40000
 8001b10:	3d4ccccd 	.word	0x3d4ccccd

08001b14 <Steer_UpdateAll>:

//  P-control  4  target_ticks ( encoder_abs)
void Steer_UpdateAll(float dt_s)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b08c      	sub	sp, #48	@ 0x30
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (dt_s <= 0.0f) dt_s = 0.001f;
 8001b1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b22:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b2a:	d801      	bhi.n	8001b30 <Steer_UpdateAll+0x1c>
 8001b2c:	4b7a      	ldr	r3, [pc, #488]	@ (8001d18 <Steer_UpdateAll+0x204>)
 8001b2e:	607b      	str	r3, [r7, #4]

    static uint32_t dbg_cnt = 0;
    dbg_cnt++;
 8001b30:	4b7a      	ldr	r3, [pc, #488]	@ (8001d1c <Steer_UpdateAll+0x208>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	3301      	adds	r3, #1
 8001b36:	4a79      	ldr	r2, [pc, #484]	@ (8001d1c <Steer_UpdateAll+0x208>)
 8001b38:	6013      	str	r3, [r2, #0]

    //  |cmd - current| > 0.5  ramp 
    bool steering_ramping = (fabsf(g_cmd_target_deg - g_current_target_deg) > 0.5f);
 8001b3a:	4b79      	ldr	r3, [pc, #484]	@ (8001d20 <Steer_UpdateAll+0x20c>)
 8001b3c:	ed93 7a00 	vldr	s14, [r3]
 8001b40:	4b78      	ldr	r3, [pc, #480]	@ (8001d24 <Steer_UpdateAll+0x210>)
 8001b42:	edd3 7a00 	vldr	s15, [r3]
 8001b46:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b4a:	eef0 7ae7 	vabs.f32	s15, s15
 8001b4e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001b52:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b5a:	bfcc      	ite	gt
 8001b5c:	2301      	movgt	r3, #1
 8001b5e:	2300      	movle	r3, #0
 8001b60:	76fb      	strb	r3, [r7, #27]

    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 8001b62:	2300      	movs	r3, #0
 8001b64:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001b66:	e0cd      	b.n	8001d04 <Steer_UpdateAll+0x1f0>
        SteerAxis_t *ax = &steer_axes[i];
 8001b68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b6a:	2234      	movs	r2, #52	@ 0x34
 8001b6c:	fb02 f303 	mul.w	r3, r2, r3
 8001b70:	4a6d      	ldr	r2, [pc, #436]	@ (8001d28 <Steer_UpdateAll+0x214>)
 8001b72:	4413      	add	r3, r2
 8001b74:	617b      	str	r3, [r7, #20]

        uint16_t ticks = ENC_ReadRaw_ByIndex(ax->enc_index);
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	685b      	ldr	r3, [r3, #4]
 8001b7a:	4618      	mov	r0, r3
 8001b7c:	f000 fad2 	bl	8002124 <ENC_ReadRaw_ByIndex>
 8001b80:	4603      	mov	r3, r0
 8001b82:	827b      	strh	r3, [r7, #18]
        if (ticks == 0xFFFF) {
 8001b84:	8a7b      	ldrh	r3, [r7, #18]
 8001b86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d10c      	bne.n	8001ba8 <Steer_UpdateAll+0x94>
            Motor_set(ax->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	7a9b      	ldrb	r3, [r3, #10]
 8001b92:	ed9f 0a66 	vldr	s0, [pc, #408]	@ 8001d2c <Steer_UpdateAll+0x218>
 8001b96:	2100      	movs	r1, #0
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f000 fc05 	bl	80023a8 <Motor_set>
            ax->last_duty = 0.0f;
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	f04f 0200 	mov.w	r2, #0
 8001ba4:	631a      	str	r2, [r3, #48]	@ 0x30
            continue;
 8001ba6:	e0aa      	b.n	8001cfe <Steer_UpdateAll+0x1ea>
        }

        int16_t err_ticks = ENC10_Diff(ticks, ax->target_ticks);
 8001ba8:	697b      	ldr	r3, [r7, #20]
 8001baa:	899a      	ldrh	r2, [r3, #12]
 8001bac:	8a7b      	ldrh	r3, [r7, #18]
 8001bae:	4611      	mov	r1, r2
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f000 fb3b 	bl	800222c <ENC10_Diff>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	823b      	strh	r3, [r7, #16]
        err_ticks = (int16_t)(err_ticks * ax->enc_dir);
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8001bc0:	b29a      	uxth	r2, r3
 8001bc2:	8a3b      	ldrh	r3, [r7, #16]
 8001bc4:	fb12 f303 	smulbb	r3, r2, r3
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	823b      	strh	r3, [r7, #16]
        float err_f = (float)err_ticks;
 8001bcc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001bd0:	ee07 3a90 	vmov	s15, r3
 8001bd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001bd8:	edc7 7a03 	vstr	s15, [r7, #12]

        bool in_deadband = (err_f > -STEER_DEADBAND_TICKS &&
 8001bdc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001be0:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 8001be4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001be8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bec:	dd0a      	ble.n	8001c04 <Steer_UpdateAll+0xf0>
 8001bee:	edd7 7a03 	vldr	s15, [r7, #12]
 8001bf2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001bf6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bfe:	d501      	bpl.n	8001c04 <Steer_UpdateAll+0xf0>
 8001c00:	2301      	movs	r3, #1
 8001c02:	e000      	b.n	8001c06 <Steer_UpdateAll+0xf2>
 8001c04:	2300      	movs	r3, #0
 8001c06:	72fb      	strb	r3, [r7, #11]
 8001c08:	7afb      	ldrb	r3, [r7, #11]
 8001c0a:	f003 0301 	and.w	r3, r3, #1
 8001c0e:	72fb      	strb	r3, [r7, #11]
                            err_f <  STEER_DEADBAND_TICKS);

        //  ramp   deadband -> hold  
        if (!steering_ramping && in_deadband) {
 8001c10:	7efb      	ldrb	r3, [r7, #27]
 8001c12:	f083 0301 	eor.w	r3, r3, #1
 8001c16:	b2db      	uxtb	r3, r3
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d00f      	beq.n	8001c3c <Steer_UpdateAll+0x128>
 8001c1c:	7afb      	ldrb	r3, [r7, #11]
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d00c      	beq.n	8001c3c <Steer_UpdateAll+0x128>
            Motor_set(ax->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	7a9b      	ldrb	r3, [r3, #10]
 8001c26:	ed9f 0a41 	vldr	s0, [pc, #260]	@ 8001d2c <Steer_UpdateAll+0x218>
 8001c2a:	2100      	movs	r1, #0
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f000 fbbb 	bl	80023a8 <Motor_set>
            ax->last_duty = 0.0f;
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f04f 0200 	mov.w	r2, #0
 8001c38:	631a      	str	r2, [r3, #48]	@ 0x30
            continue;
 8001c3a:	e060      	b.n	8001cfe <Steer_UpdateAll+0x1ea>
        }

        // ----- P control   -----
        // u = Kp * error  ( out_min/out_max = -1..+1)
        float u = ax->pid.kp * err_f;
 8001c3c:	697b      	ldr	r3, [r7, #20]
 8001c3e:	edd3 7a05 	vldr	s15, [r3, #20]
 8001c42:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c4a:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        // ----- PID control -----
        // float u = PID_Step(&ax->pid, err_f, dt_s);

        // clamp  PID 
        if (u > ax->pid.out_max) u = ax->pid.out_max;
 8001c4e:	697b      	ldr	r3, [r7, #20]
 8001c50:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8001c54:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001c58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c60:	dd02      	ble.n	8001c68 <Steer_UpdateAll+0x154>
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c66:	62bb      	str	r3, [r7, #40]	@ 0x28
        if (u < ax->pid.out_min) u = ax->pid.out_min;
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001c6e:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8001c72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001c76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c7a:	d502      	bpl.n	8001c82 <Steer_UpdateAll+0x16e>
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c80:	62bb      	str	r3, [r7, #40]	@ 0x28

        MotorDir_t dir;
        float duty_raw;

        if (u >= 0.0f) {
 8001c82:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001c86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c8e:	db05      	blt.n	8001c9c <Steer_UpdateAll+0x188>
            dir      = MOTOR_DIR_FWD;
 8001c90:	2301      	movs	r3, #1
 8001c92:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            duty_raw =  u;
 8001c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001c98:	623b      	str	r3, [r7, #32]
 8001c9a:	e008      	b.n	8001cae <Steer_UpdateAll+0x19a>
        } else {
            dir      = MOTOR_DIR_REV;
 8001c9c:	23ff      	movs	r3, #255	@ 0xff
 8001c9e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            duty_raw = -u;
 8001ca2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001ca6:	eef1 7a67 	vneg.f32	s15, s15
 8001caa:	edc7 7a08 	vstr	s15, [r7, #32]
        }

        // base duty + clamp
        float duty = duty_raw;
 8001cae:	6a3b      	ldr	r3, [r7, #32]
 8001cb0:	61fb      	str	r3, [r7, #28]
        if (duty < ax->duty_base) duty = ax->duty_base;
 8001cb2:	697b      	ldr	r3, [r7, #20]
 8001cb4:	edd3 7a04 	vldr	s15, [r3, #16]
 8001cb8:	ed97 7a07 	vldr	s14, [r7, #28]
 8001cbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cc4:	d502      	bpl.n	8001ccc <Steer_UpdateAll+0x1b8>
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	61fb      	str	r3, [r7, #28]
        if (duty > 1.0f)          duty = 1.0f;
 8001ccc:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cd0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001cd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001cd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001cdc:	dd02      	ble.n	8001ce4 <Steer_UpdateAll+0x1d0>
 8001cde:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001ce2:	61fb      	str	r3, [r7, #28]
//
//        if (duty > 1.0f) {
//            duty = 1.0f;
//        }

        ax->last_duty = duty;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	69fa      	ldr	r2, [r7, #28]
 8001ce8:	631a      	str	r2, [r3, #48]	@ 0x30
        Motor_set(ax->motor_idx, dir, duty);
 8001cea:	697b      	ldr	r3, [r7, #20]
 8001cec:	7a9b      	ldrb	r3, [r3, #10]
 8001cee:	f997 2027 	ldrsb.w	r2, [r7, #39]	@ 0x27
 8001cf2:	ed97 0a07 	vldr	s0, [r7, #28]
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f000 fb55 	bl	80023a8 <Motor_set>
    for (uint32_t i = 0; i < STEER_NUM; ++i) {
 8001cfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d00:	3301      	adds	r3, #1
 8001d02:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d06:	2b03      	cmp	r3, #3
 8001d08:	f67f af2e 	bls.w	8001b68 <Steer_UpdateAll+0x54>
                   (int)dir,
                   (int)steering_ramping);
        }
        */
    }
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3730      	adds	r7, #48	@ 0x30
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	3a83126f 	.word	0x3a83126f
 8001d1c:	20000654 	.word	0x20000654
 8001d20:	2000064c 	.word	0x2000064c
 8001d24:	20000650 	.word	0x20000650
 8001d28:	2000010c 	.word	0x2000010c
 8001d2c:	00000000 	.word	0x00000000

08001d30 <Steer_PrintModeHelp>:

void Steer_PrintModeHelp(RunMode_t mode)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	4603      	mov	r3, r0
 8001d38:	71fb      	strb	r3, [r7, #7]
    printf("\r\n=============================\r\n");
 8001d3a:	4819      	ldr	r0, [pc, #100]	@ (8001da0 <Steer_PrintModeHelp+0x70>)
 8001d3c:	f013 ff48 	bl	8015bd0 <puts>
    if (mode == RUN_MODE_STEER_CALIB) {
 8001d40:	79fb      	ldrb	r3, [r7, #7]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d118      	bne.n	8001d78 <Steer_PrintModeHelp+0x48>
        printf(" RUN MODE: STEER CALIB (JOG)\r\n");
 8001d46:	4817      	ldr	r0, [pc, #92]	@ (8001da4 <Steer_PrintModeHelp+0x74>)
 8001d48:	f013 ff42 	bl	8015bd0 <puts>
        printf("  1-4 : select steer axis (1..4)\r\n");
 8001d4c:	4816      	ldr	r0, [pc, #88]	@ (8001da8 <Steer_PrintModeHelp+0x78>)
 8001d4e:	f013 ff3f 	bl	8015bd0 <puts>
        printf("  a   : turn LEFT  (REV)\r\n");
 8001d52:	4816      	ldr	r0, [pc, #88]	@ (8001dac <Steer_PrintModeHelp+0x7c>)
 8001d54:	f013 ff3c 	bl	8015bd0 <puts>
        printf("  d   : turn RIGHT (FWD)\r\n");
 8001d58:	4815      	ldr	r0, [pc, #84]	@ (8001db0 <Steer_PrintModeHelp+0x80>)
 8001d5a:	f013 ff39 	bl	8015bd0 <puts>
        printf("  s   : stop motor\r\n");
 8001d5e:	4815      	ldr	r0, [pc, #84]	@ (8001db4 <Steer_PrintModeHelp+0x84>)
 8001d60:	f013 ff36 	bl	8015bd0 <puts>
        printf("  z   : read encoder tick for current axis\r\n");
 8001d64:	4814      	ldr	r0, [pc, #80]	@ (8001db8 <Steer_PrintModeHelp+0x88>)
 8001d66:	f013 ff33 	bl	8015bd0 <puts>
        printf("  Z   : print all axis zeros (steer_axes[] config)\r\n");
 8001d6a:	4814      	ldr	r0, [pc, #80]	@ (8001dbc <Steer_PrintModeHelp+0x8c>)
 8001d6c:	f013 ff30 	bl	8015bd0 <puts>
        printf("  p   : switch to PID mode\r\n");
 8001d70:	4813      	ldr	r0, [pc, #76]	@ (8001dc0 <Steer_PrintModeHelp+0x90>)
 8001d72:	f013 ff2d 	bl	8015bd0 <puts>
 8001d76:	e00b      	b.n	8001d90 <Steer_PrintModeHelp+0x60>
    } else {
        printf(" RUN MODE: STEER PID (from ROS /cmd_vel)\r\n");
 8001d78:	4812      	ldr	r0, [pc, #72]	@ (8001dc4 <Steer_PrintModeHelp+0x94>)
 8001d7a:	f013 ff29 	bl	8015bd0 <puts>
        printf("  - Drive: from serial/UDP Twist\r\n");
 8001d7e:	4812      	ldr	r0, [pc, #72]	@ (8001dc8 <Steer_PrintModeHelp+0x98>)
 8001d80:	f013 ff26 	bl	8015bd0 <puts>
        printf("  - Steer: PID to target angle (max 40 deg)\r\n");
 8001d84:	4811      	ldr	r0, [pc, #68]	@ (8001dcc <Steer_PrintModeHelp+0x9c>)
 8001d86:	f013 ff23 	bl	8015bd0 <puts>
        printf("  c : switch to CALIB mode\r\n");
 8001d8a:	4811      	ldr	r0, [pc, #68]	@ (8001dd0 <Steer_PrintModeHelp+0xa0>)
 8001d8c:	f013 ff20 	bl	8015bd0 <puts>
    }
    printf("=============================\r\n");
 8001d90:	4810      	ldr	r0, [pc, #64]	@ (8001dd4 <Steer_PrintModeHelp+0xa4>)
 8001d92:	f013 ff1d 	bl	8015bd0 <puts>
}
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	08017eac 	.word	0x08017eac
 8001da4:	08017ed0 	.word	0x08017ed0
 8001da8:	08017ef0 	.word	0x08017ef0
 8001dac:	08017f14 	.word	0x08017f14
 8001db0:	08017f30 	.word	0x08017f30
 8001db4:	08017f4c 	.word	0x08017f4c
 8001db8:	08017f60 	.word	0x08017f60
 8001dbc:	08017f8c 	.word	0x08017f8c
 8001dc0:	08017fc0 	.word	0x08017fc0
 8001dc4:	08017fdc 	.word	0x08017fdc
 8001dc8:	08018008 	.word	0x08018008
 8001dcc:	0801802c 	.word	0x0801802c
 8001dd0:	0801805c 	.word	0x0801805c
 8001dd4:	08018078 	.word	0x08018078

08001dd8 <Steer_JogCalib_HandleUart>:

void Steer_JogCalib_HandleUart(void)
{
 8001dd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001dda:	b089      	sub	sp, #36	@ 0x24
 8001ddc:	af02      	add	r7, sp, #8
    static uint8_t current_axis = 0;              // 0..3 -> STEER1..4

    const float    jog_duty = STEER_JOG_DUTY_DEFAULT;
 8001dde:	4bb4      	ldr	r3, [pc, #720]	@ (80020b0 <Steer_JogCalib_HandleUart+0x2d8>)
 8001de0:	617b      	str	r3, [r7, #20]
    const uint32_t JOG_MS   = STEER_JOG_MS_DEFAULT;
 8001de2:	2364      	movs	r3, #100	@ 0x64
 8001de4:	613b      	str	r3, [r7, #16]

    uint8_t ch;

    if (HAL_UART_Receive(&huart3, &ch, 1, 10) != HAL_OK) {
 8001de6:	1df9      	adds	r1, r7, #7
 8001de8:	230a      	movs	r3, #10
 8001dea:	2201      	movs	r2, #1
 8001dec:	48b1      	ldr	r0, [pc, #708]	@ (80020b4 <Steer_JogCalib_HandleUart+0x2dc>)
 8001dee:	f007 fdcc 	bl	800998a <HAL_UART_Receive>
 8001df2:	4603      	mov	r3, r0
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	f040 8155 	bne.w	80020a4 <Steer_JogCalib_HandleUart+0x2cc>
        return;
    }

    switch (ch)
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	3b31      	subs	r3, #49	@ 0x31
 8001dfe:	2b49      	cmp	r3, #73	@ 0x49
 8001e00:	f200 8152 	bhi.w	80020a8 <Steer_JogCalib_HandleUart+0x2d0>
 8001e04:	a201      	add	r2, pc, #4	@ (adr r2, 8001e0c <Steer_JogCalib_HandleUart+0x34>)
 8001e06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e0a:	bf00      	nop
 8001e0c:	08001f35 	.word	0x08001f35
 8001e10:	08001f35 	.word	0x08001f35
 8001e14:	08001f35 	.word	0x08001f35
 8001e18:	08001f35 	.word	0x08001f35
 8001e1c:	080020a9 	.word	0x080020a9
 8001e20:	080020a9 	.word	0x080020a9
 8001e24:	080020a9 	.word	0x080020a9
 8001e28:	080020a9 	.word	0x080020a9
 8001e2c:	080020a9 	.word	0x080020a9
 8001e30:	080020a9 	.word	0x080020a9
 8001e34:	080020a9 	.word	0x080020a9
 8001e38:	080020a9 	.word	0x080020a9
 8001e3c:	080020a9 	.word	0x080020a9
 8001e40:	080020a9 	.word	0x080020a9
 8001e44:	080020a9 	.word	0x080020a9
 8001e48:	080020a9 	.word	0x080020a9
 8001e4c:	08001f4f 	.word	0x08001f4f
 8001e50:	080020a9 	.word	0x080020a9
 8001e54:	08002075 	.word	0x08002075
 8001e58:	08001faf 	.word	0x08001faf
 8001e5c:	080020a9 	.word	0x080020a9
 8001e60:	080020a9 	.word	0x080020a9
 8001e64:	080020a9 	.word	0x080020a9
 8001e68:	080020a9 	.word	0x080020a9
 8001e6c:	080020a9 	.word	0x080020a9
 8001e70:	080020a9 	.word	0x080020a9
 8001e74:	080020a9 	.word	0x080020a9
 8001e78:	080020a9 	.word	0x080020a9
 8001e7c:	080020a9 	.word	0x080020a9
 8001e80:	080020a9 	.word	0x080020a9
 8001e84:	080020a9 	.word	0x080020a9
 8001e88:	0800208d 	.word	0x0800208d
 8001e8c:	080020a9 	.word	0x080020a9
 8001e90:	080020a9 	.word	0x080020a9
 8001e94:	0800200d 	.word	0x0800200d
 8001e98:	080020a9 	.word	0x080020a9
 8001e9c:	080020a9 	.word	0x080020a9
 8001ea0:	080020a9 	.word	0x080020a9
 8001ea4:	080020a9 	.word	0x080020a9
 8001ea8:	080020a9 	.word	0x080020a9
 8001eac:	080020a9 	.word	0x080020a9
 8001eb0:	0800202d 	.word	0x0800202d
 8001eb4:	080020a9 	.word	0x080020a9
 8001eb8:	080020a9 	.word	0x080020a9
 8001ebc:	080020a9 	.word	0x080020a9
 8001ec0:	080020a9 	.word	0x080020a9
 8001ec4:	080020a9 	.word	0x080020a9
 8001ec8:	080020a9 	.word	0x080020a9
 8001ecc:	08001f4f 	.word	0x08001f4f
 8001ed0:	080020a9 	.word	0x080020a9
 8001ed4:	08002075 	.word	0x08002075
 8001ed8:	08001faf 	.word	0x08001faf
 8001edc:	080020a9 	.word	0x080020a9
 8001ee0:	080020a9 	.word	0x080020a9
 8001ee4:	080020a9 	.word	0x080020a9
 8001ee8:	080020a9 	.word	0x080020a9
 8001eec:	080020a9 	.word	0x080020a9
 8001ef0:	080020a9 	.word	0x080020a9
 8001ef4:	080020a9 	.word	0x080020a9
 8001ef8:	080020a9 	.word	0x080020a9
 8001efc:	080020a9 	.word	0x080020a9
 8001f00:	080020a9 	.word	0x080020a9
 8001f04:	080020a9 	.word	0x080020a9
 8001f08:	0800208d 	.word	0x0800208d
 8001f0c:	080020a9 	.word	0x080020a9
 8001f10:	080020a9 	.word	0x080020a9
 8001f14:	0800200d 	.word	0x0800200d
 8001f18:	080020a9 	.word	0x080020a9
 8001f1c:	080020a9 	.word	0x080020a9
 8001f20:	080020a9 	.word	0x080020a9
 8001f24:	080020a9 	.word	0x080020a9
 8001f28:	080020a9 	.word	0x080020a9
 8001f2c:	080020a9 	.word	0x080020a9
 8001f30:	0800202d 	.word	0x0800202d
    {
    case '1':
    case '2':
    case '3':
    case '4':
        current_axis = (uint8_t)(ch - '1');  // '1'->0, '2'->1 ...
 8001f34:	79fb      	ldrb	r3, [r7, #7]
 8001f36:	3b31      	subs	r3, #49	@ 0x31
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	4b5f      	ldr	r3, [pc, #380]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8001f3c:	701a      	strb	r2, [r3, #0]
        printf("Selected STEER axis %d\r\n", (int)(current_axis + 1));
 8001f3e:	4b5e      	ldr	r3, [pc, #376]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8001f40:	781b      	ldrb	r3, [r3, #0]
 8001f42:	3301      	adds	r3, #1
 8001f44:	4619      	mov	r1, r3
 8001f46:	485d      	ldr	r0, [pc, #372]	@ (80020bc <Steer_JogCalib_HandleUart+0x2e4>)
 8001f48:	f013 fdda 	bl	8015b00 <iprintf>
        break;
 8001f4c:	e0ad      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>

    case 'a':
    case 'A':
        SteerMotor_Jog(current_axis, MOTOR_DIR_REV, jog_duty);
 8001f4e:	4b5a      	ldr	r3, [pc, #360]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	ed97 0a05 	vldr	s0, [r7, #20]
 8001f56:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	f7ff fc0e 	bl	800177c <SteerMotor_Jog>
        HAL_Delay(JOG_MS);
 8001f60:	6938      	ldr	r0, [r7, #16]
 8001f62:	f002 fbaf 	bl	80046c4 <HAL_Delay>
        SteerMotor_Jog(current_axis, MOTOR_DIR_BRAKE, 0.0f);
 8001f66:	4b54      	ldr	r3, [pc, #336]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8001f68:	781b      	ldrb	r3, [r3, #0]
 8001f6a:	ed9f 0a55 	vldr	s0, [pc, #340]	@ 80020c0 <Steer_JogCalib_HandleUart+0x2e8>
 8001f6e:	2100      	movs	r1, #0
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff fc03 	bl	800177c <SteerMotor_Jog>
        printf("Axis %d: JOG LEFT  (%.0f ms, duty=%.2f)\r\n",
 8001f76:	4b50      	ldr	r3, [pc, #320]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8001f78:	781b      	ldrb	r3, [r3, #0]
 8001f7a:	1c5e      	adds	r6, r3, #1
               (int)(current_axis + 1),
               (float)JOG_MS,
 8001f7c:	693b      	ldr	r3, [r7, #16]
 8001f7e:	ee07 3a90 	vmov	s15, r3
 8001f82:	eef8 7a67 	vcvt.f32.u32	s15, s15
        printf("Axis %d: JOG LEFT  (%.0f ms, duty=%.2f)\r\n",
 8001f86:	ee17 0a90 	vmov	r0, s15
 8001f8a:	f7fe fafd 	bl	8000588 <__aeabi_f2d>
 8001f8e:	4604      	mov	r4, r0
 8001f90:	460d      	mov	r5, r1
 8001f92:	6978      	ldr	r0, [r7, #20]
 8001f94:	f7fe faf8 	bl	8000588 <__aeabi_f2d>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	460b      	mov	r3, r1
 8001f9c:	e9cd 2300 	strd	r2, r3, [sp]
 8001fa0:	4622      	mov	r2, r4
 8001fa2:	462b      	mov	r3, r5
 8001fa4:	4631      	mov	r1, r6
 8001fa6:	4847      	ldr	r0, [pc, #284]	@ (80020c4 <Steer_JogCalib_HandleUart+0x2ec>)
 8001fa8:	f013 fdaa 	bl	8015b00 <iprintf>
               jog_duty);
        break;
 8001fac:	e07d      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>

    case 'd':
    case 'D':
        SteerMotor_Jog(current_axis, MOTOR_DIR_FWD, jog_duty);
 8001fae:	4b42      	ldr	r3, [pc, #264]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8001fb0:	781b      	ldrb	r3, [r3, #0]
 8001fb2:	ed97 0a05 	vldr	s0, [r7, #20]
 8001fb6:	2101      	movs	r1, #1
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff fbdf 	bl	800177c <SteerMotor_Jog>
        HAL_Delay(JOG_MS);
 8001fbe:	6938      	ldr	r0, [r7, #16]
 8001fc0:	f002 fb80 	bl	80046c4 <HAL_Delay>
        SteerMotor_Jog(current_axis, MOTOR_DIR_BRAKE, 0.0f);
 8001fc4:	4b3c      	ldr	r3, [pc, #240]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	ed9f 0a3d 	vldr	s0, [pc, #244]	@ 80020c0 <Steer_JogCalib_HandleUart+0x2e8>
 8001fcc:	2100      	movs	r1, #0
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff fbd4 	bl	800177c <SteerMotor_Jog>
        printf("Axis %d: JOG RIGHT (%.0f ms, duty=%.2f)\r\n",
 8001fd4:	4b38      	ldr	r3, [pc, #224]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	1c5e      	adds	r6, r3, #1
               (int)(current_axis + 1),
               (float)JOG_MS,
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	ee07 3a90 	vmov	s15, r3
 8001fe0:	eef8 7a67 	vcvt.f32.u32	s15, s15
        printf("Axis %d: JOG RIGHT (%.0f ms, duty=%.2f)\r\n",
 8001fe4:	ee17 0a90 	vmov	r0, s15
 8001fe8:	f7fe face 	bl	8000588 <__aeabi_f2d>
 8001fec:	4604      	mov	r4, r0
 8001fee:	460d      	mov	r5, r1
 8001ff0:	6978      	ldr	r0, [r7, #20]
 8001ff2:	f7fe fac9 	bl	8000588 <__aeabi_f2d>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	e9cd 2300 	strd	r2, r3, [sp]
 8001ffe:	4622      	mov	r2, r4
 8002000:	462b      	mov	r3, r5
 8002002:	4631      	mov	r1, r6
 8002004:	4830      	ldr	r0, [pc, #192]	@ (80020c8 <Steer_JogCalib_HandleUart+0x2f0>)
 8002006:	f013 fd7b 	bl	8015b00 <iprintf>
               jog_duty);
        break;
 800200a:	e04e      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>

    case 's':
    case 'S':
        SteerMotor_Jog(current_axis, MOTOR_DIR_BRAKE, 0.0f);
 800200c:	4b2a      	ldr	r3, [pc, #168]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 80020c0 <Steer_JogCalib_HandleUart+0x2e8>
 8002014:	2100      	movs	r1, #0
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fbb0 	bl	800177c <SteerMotor_Jog>
        printf("Axis %d: STOP\r\n", (int)(current_axis + 1));
 800201c:	4b26      	ldr	r3, [pc, #152]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 800201e:	781b      	ldrb	r3, [r3, #0]
 8002020:	3301      	adds	r3, #1
 8002022:	4619      	mov	r1, r3
 8002024:	4829      	ldr	r0, [pc, #164]	@ (80020cc <Steer_JogCalib_HandleUart+0x2f4>)
 8002026:	f013 fd6b 	bl	8015b00 <iprintf>
        break;
 800202a:	e03e      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>

    case 'z':
    case 'Z':
    {
        if (ch == 'z') {
 800202c:	79fb      	ldrb	r3, [r7, #7]
 800202e:	2b7a      	cmp	r3, #122	@ 0x7a
 8002030:	d11d      	bne.n	800206e <Steer_JogCalib_HandleUart+0x296>
            		//  ( current_axis)
            uint16_t ticks = ENC_ReadRaw_ByIndex(current_axis);
 8002032:	4b21      	ldr	r3, [pc, #132]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	4618      	mov	r0, r3
 8002038:	f000 f874 	bl	8002124 <ENC_ReadRaw_ByIndex>
 800203c:	4603      	mov	r3, r0
 800203e:	81fb      	strh	r3, [r7, #14]
            float    deg   = ENC_TicksToDeg(ticks);
 8002040:	89fb      	ldrh	r3, [r7, #14]
 8002042:	4618      	mov	r0, r3
 8002044:	f000 f8ca 	bl	80021dc <ENC_TicksToDeg>
 8002048:	ed87 0a02 	vstr	s0, [r7, #8]
            printf("CALIB axis %d : zero_ticks = %u (%.2f deg)\r\n",
 800204c:	4b1a      	ldr	r3, [pc, #104]	@ (80020b8 <Steer_JogCalib_HandleUart+0x2e0>)
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	1c5c      	adds	r4, r3, #1
 8002052:	89fd      	ldrh	r5, [r7, #14]
 8002054:	68b8      	ldr	r0, [r7, #8]
 8002056:	f7fe fa97 	bl	8000588 <__aeabi_f2d>
 800205a:	4602      	mov	r2, r0
 800205c:	460b      	mov	r3, r1
 800205e:	e9cd 2300 	strd	r2, r3, [sp]
 8002062:	462a      	mov	r2, r5
 8002064:	4621      	mov	r1, r4
 8002066:	481a      	ldr	r0, [pc, #104]	@ (80020d0 <Steer_JogCalib_HandleUart+0x2f8>)
 8002068:	f013 fd4a 	bl	8015b00 <iprintf>
//        float    deg   = ENC_TicksToDeg(ticks);
//        printf("CALIB axis %d : zero_ticks = %u (%.2f deg)\r\n",
//               (int)(current_axis + 1),
//               (unsigned)ticks,
//               deg);
        break;
 800206c:	e01d      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>
            Steer_PrintCurrentZeroConfig();
 800206e:	f7ff fba7 	bl	80017c0 <Steer_PrintCurrentZeroConfig>
        break;
 8002072:	e01a      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>
    }

    // ----  CALIB -> PID / CALIB  ----
    case 'c':
    case 'C':
        g_steer_mode = RUN_MODE_STEER_CALIB;
 8002074:	4b17      	ldr	r3, [pc, #92]	@ (80020d4 <Steer_JogCalib_HandleUart+0x2fc>)
 8002076:	2200      	movs	r2, #0
 8002078:	701a      	strb	r2, [r3, #0]
        printf("\r\n[MODE] Stay in CALIB mode\r\n");
 800207a:	4817      	ldr	r0, [pc, #92]	@ (80020d8 <Steer_JogCalib_HandleUart+0x300>)
 800207c:	f013 fda8 	bl	8015bd0 <puts>
        Steer_PrintModeHelp(g_steer_mode);
 8002080:	4b14      	ldr	r3, [pc, #80]	@ (80020d4 <Steer_JogCalib_HandleUart+0x2fc>)
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff fe53 	bl	8001d30 <Steer_PrintModeHelp>
        break;
 800208a:	e00e      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>

    case 'p':
    case 'P':
        g_steer_mode = RUN_MODE_STEER_PID;
 800208c:	4b11      	ldr	r3, [pc, #68]	@ (80020d4 <Steer_JogCalib_HandleUart+0x2fc>)
 800208e:	2201      	movs	r2, #1
 8002090:	701a      	strb	r2, [r3, #0]
        printf("\r\n[MODE] Switch to PID mode\r\n");
 8002092:	4812      	ldr	r0, [pc, #72]	@ (80020dc <Steer_JogCalib_HandleUart+0x304>)
 8002094:	f013 fd9c 	bl	8015bd0 <puts>
        Steer_PrintModeHelp(g_steer_mode);
 8002098:	4b0e      	ldr	r3, [pc, #56]	@ (80020d4 <Steer_JogCalib_HandleUart+0x2fc>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f7ff fe47 	bl	8001d30 <Steer_PrintModeHelp>
        break;
 80020a2:	e002      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>
        return;
 80020a4:	bf00      	nop
 80020a6:	e000      	b.n	80020aa <Steer_JogCalib_HandleUart+0x2d2>

    default:
        break;
 80020a8:	bf00      	nop
    }
}
 80020aa:	371c      	adds	r7, #28
 80020ac:	46bd      	mov	sp, r7
 80020ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020b0:	3f333333 	.word	0x3f333333
 80020b4:	20000aa0 	.word	0x20000aa0
 80020b8:	20000658 	.word	0x20000658
 80020bc:	08018098 	.word	0x08018098
 80020c0:	00000000 	.word	0x00000000
 80020c4:	080180b4 	.word	0x080180b4
 80020c8:	080180e0 	.word	0x080180e0
 80020cc:	0801810c 	.word	0x0801810c
 80020d0:	0801811c 	.word	0x0801811c
 80020d4:	20000109 	.word	0x20000109
 80020d8:	0801814c 	.word	0x0801814c
 80020dc:	0801816c 	.word	0x0801816c

080020e0 <ENC_StartALL>:
    { &hspi4, ENC4_CS_GPIO_Port, ENC4_CS_Pin, "ENC4/SPI4" },
    { &hspi5, ENC5_CS_GPIO_Port, ENC5_CS_Pin, "ENC5/SPI5" },
};

void ENC_StartALL(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
    //  CS  encoder  HIGH (inactive)
    HAL_GPIO_WritePin(ENC2_CS_GPIO_Port, ENC2_CS_Pin, GPIO_PIN_SET);
 80020e4:	2201      	movs	r2, #1
 80020e6:	2110      	movs	r1, #16
 80020e8:	480a      	ldr	r0, [pc, #40]	@ (8002114 <ENC_StartALL+0x34>)
 80020ea:	f003 feff 	bl	8005eec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ENC3_CS_GPIO_Port, ENC3_CS_Pin, GPIO_PIN_SET);
 80020ee:	2201      	movs	r2, #1
 80020f0:	2110      	movs	r1, #16
 80020f2:	4809      	ldr	r0, [pc, #36]	@ (8002118 <ENC_StartALL+0x38>)
 80020f4:	f003 fefa 	bl	8005eec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ENC4_CS_GPIO_Port, ENC4_CS_Pin, GPIO_PIN_SET);
 80020f8:	2201      	movs	r2, #1
 80020fa:	2110      	movs	r1, #16
 80020fc:	4807      	ldr	r0, [pc, #28]	@ (800211c <ENC_StartALL+0x3c>)
 80020fe:	f003 fef5 	bl	8005eec <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(ENC5_CS_GPIO_Port, ENC5_CS_Pin, GPIO_PIN_SET);
 8002102:	2201      	movs	r2, #1
 8002104:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002108:	4805      	ldr	r0, [pc, #20]	@ (8002120 <ENC_StartALL+0x40>)
 800210a:	f003 feef 	bl	8005eec <HAL_GPIO_WritePin>
}
 800210e:	bf00      	nop
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	40020400 	.word	0x40020400
 8002118:	40020000 	.word	0x40020000
 800211c:	40021000 	.word	0x40021000
 8002120:	40021400 	.word	0x40021400

08002124 <ENC_ReadRaw_ByIndex>:

uint16_t ENC_ReadRaw_ByIndex(int idx)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
    if (idx < 0 || idx >= ABS_ENCODER_COUNT) {
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2b00      	cmp	r3, #0
 8002130:	db02      	blt.n	8002138 <ENC_ReadRaw_ByIndex+0x14>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2b03      	cmp	r3, #3
 8002136:	dd02      	ble.n	800213e <ENC_ReadRaw_ByIndex+0x1a>
        return 0xFFFF;
 8002138:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800213c:	e046      	b.n	80021cc <ENC_ReadRaw_ByIndex+0xa8>
    }

    const SteerEnc_t *e = &enc_if[idx];
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	011b      	lsls	r3, r3, #4
 8002142:	4a24      	ldr	r2, [pc, #144]	@ (80021d4 <ENC_ReadRaw_ByIndex+0xb0>)
 8002144:	4413      	add	r3, r2
 8002146:	617b      	str	r3, [r7, #20]

    uint8_t rx[2] = {0xFF, 0xFF};
 8002148:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800214c:	81bb      	strh	r3, [r7, #12]

    // CS low
    HAL_GPIO_WritePin(e->cs_port, e->cs_pin, GPIO_PIN_RESET);
 800214e:	697b      	ldr	r3, [r7, #20]
 8002150:	6858      	ldr	r0, [r3, #4]
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	891b      	ldrh	r3, [r3, #8]
 8002156:	2200      	movs	r2, #0
 8002158:	4619      	mov	r1, r3
 800215a:	f003 fec7 	bl	8005eec <HAL_GPIO_WritePin>

    // small delay (guard time)
    for (volatile int i = 0; i < 100; i++) {
 800215e:	2300      	movs	r3, #0
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	e003      	b.n	800216c <ENC_ReadRaw_ByIndex+0x48>
        __NOP();
 8002164:	bf00      	nop
    for (volatile int i = 0; i < 100; i++) {
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	3301      	adds	r3, #1
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	2b63      	cmp	r3, #99	@ 0x63
 8002170:	ddf8      	ble.n	8002164 <ENC_ReadRaw_ByIndex+0x40>
    }

    HAL_StatusTypeDef st = HAL_SPI_Receive(e->hspi, rx, 2, 10);
 8002172:	697b      	ldr	r3, [r7, #20]
 8002174:	6818      	ldr	r0, [r3, #0]
 8002176:	f107 010c 	add.w	r1, r7, #12
 800217a:	230a      	movs	r3, #10
 800217c:	2202      	movs	r2, #2
 800217e:	f005 faf2 	bl	8007766 <HAL_SPI_Receive>
 8002182:	4603      	mov	r3, r0
 8002184:	74fb      	strb	r3, [r7, #19]

    // CS high
    HAL_GPIO_WritePin(e->cs_port, e->cs_pin, GPIO_PIN_SET);
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	6858      	ldr	r0, [r3, #4]
 800218a:	697b      	ldr	r3, [r7, #20]
 800218c:	891b      	ldrh	r3, [r3, #8]
 800218e:	2201      	movs	r2, #1
 8002190:	4619      	mov	r1, r3
 8002192:	f003 feab 	bl	8005eec <HAL_GPIO_WritePin>

    if (st != HAL_OK) {
 8002196:	7cfb      	ldrb	r3, [r7, #19]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d009      	beq.n	80021b0 <ENC_ReadRaw_ByIndex+0x8c>
        printf("%s SPI ERR status=%d\r\n", e->name, st);
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	68db      	ldr	r3, [r3, #12]
 80021a0:	7cfa      	ldrb	r2, [r7, #19]
 80021a2:	4619      	mov	r1, r3
 80021a4:	480c      	ldr	r0, [pc, #48]	@ (80021d8 <ENC_ReadRaw_ByIndex+0xb4>)
 80021a6:	f013 fcab 	bl	8015b00 <iprintf>
        return 0xFFFF;
 80021aa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80021ae:	e00d      	b.n	80021cc <ENC_ReadRaw_ByIndex+0xa8>
    }

    // byte1: MSB, byte0: LSB (10-bit valid)
    uint16_t raw   = ((uint16_t)rx[1] << 8) | rx[0];
 80021b0:	7b7b      	ldrb	r3, [r7, #13]
 80021b2:	b21b      	sxth	r3, r3
 80021b4:	021b      	lsls	r3, r3, #8
 80021b6:	b21a      	sxth	r2, r3
 80021b8:	7b3b      	ldrb	r3, [r7, #12]
 80021ba:	b21b      	sxth	r3, r3
 80021bc:	4313      	orrs	r3, r2
 80021be:	b21b      	sxth	r3, r3
 80021c0:	823b      	strh	r3, [r7, #16]
    uint16_t ticks = raw & 0x03FF;   // 10-bit (0..1023)
 80021c2:	8a3b      	ldrh	r3, [r7, #16]
 80021c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80021c8:	81fb      	strh	r3, [r7, #14]

    return ticks;
 80021ca:	89fb      	ldrh	r3, [r7, #14]
}
 80021cc:	4618      	mov	r0, r3
 80021ce:	3718      	adds	r7, #24
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	0801ad68 	.word	0x0801ad68
 80021d8:	080181bc 	.word	0x080181bc

080021dc <ENC_TicksToDeg>:

float ENC_TicksToDeg(uint16_t ticks)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	4603      	mov	r3, r0
 80021e4:	80fb      	strh	r3, [r7, #6]
    if (ticks == 0xFFFF) return -1.0f;
 80021e6:	88fb      	ldrh	r3, [r7, #6]
 80021e8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021ec:	4293      	cmp	r3, r2
 80021ee:	d102      	bne.n	80021f6 <ENC_TicksToDeg+0x1a>
 80021f0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80021f4:	e00c      	b.n	8002210 <ENC_TicksToDeg+0x34>
    return (float)ticks * 360.0f / ENC_RESOLUTION_TICKS;
 80021f6:	88fb      	ldrh	r3, [r7, #6]
 80021f8:	ee07 3a90 	vmov	s15, r3
 80021fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002200:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002224 <ENC_TicksToDeg+0x48>
 8002204:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002208:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8002228 <ENC_TicksToDeg+0x4c>
 800220c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
}
 8002210:	eef0 7a47 	vmov.f32	s15, s14
 8002214:	eeb0 0a67 	vmov.f32	s0, s15
 8002218:	370c      	adds	r7, #12
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	43b40000 	.word	0x43b40000
 8002228:	44800000 	.word	0x44800000

0800222c <ENC10_Diff>:

// from -> current, to -> target (zero_offset)
int16_t ENC10_Diff(uint16_t from, uint16_t to)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	460a      	mov	r2, r1
 8002236:	80fb      	strh	r3, [r7, #6]
 8002238:	4613      	mov	r3, r2
 800223a:	80bb      	strh	r3, [r7, #4]
    int16_t diff = (int16_t)to - (int16_t)from;  // ~[-1023..+1023]
 800223c:	88ba      	ldrh	r2, [r7, #4]
 800223e:	88fb      	ldrh	r3, [r7, #6]
 8002240:	1ad3      	subs	r3, r2, r3
 8002242:	b29b      	uxth	r3, r3
 8002244:	81fb      	strh	r3, [r7, #14]

    if (diff > 512) {
 8002246:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800224a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800224e:	dd05      	ble.n	800225c <ENC10_Diff+0x30>
        diff -= 1024;  // 
 8002250:	89fb      	ldrh	r3, [r7, #14]
 8002252:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8002256:	b29b      	uxth	r3, r3
 8002258:	81fb      	strh	r3, [r7, #14]
 800225a:	e009      	b.n	8002270 <ENC10_Diff+0x44>
    } else if (diff < -512) {
 800225c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002260:	f513 7f00 	cmn.w	r3, #512	@ 0x200
 8002264:	da04      	bge.n	8002270 <ENC10_Diff+0x44>
        diff += 1024;
 8002266:	89fb      	ldrh	r3, [r7, #14]
 8002268:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800226c:	b29b      	uxth	r3, r3
 800226e:	81fb      	strh	r3, [r7, #14]
    }
    //  diff  [-512, +511]
    return diff;
 8002270:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002274:	4618      	mov	r0, r3
 8002276:	3714      	adds	r7, #20
 8002278:	46bd      	mov	sp, r7
 800227a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227e:	4770      	bx	lr

08002280 <DriveEnc_InitAll>:
    { &htim4, "DRV_RL", WHEEL_COUNTS_PER_REV, -1, 0, 0 },  // Rear  Left   drive
    { &htim8, "DRV_FL", WHEEL_COUNTS_PER_REV, -1, 0, 0 },  // Front Left  drive
};

void DriveEnc_InitAll(void)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002286:	2300      	movs	r3, #0
 8002288:	607b      	str	r3, [r7, #4]
 800228a:	e01e      	b.n	80022ca <DriveEnc_InitAll+0x4a>
    	DriveEnc_t *w = &drive_enc[i];
 800228c:	687a      	ldr	r2, [r7, #4]
 800228e:	4613      	mov	r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4413      	add	r3, r2
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	4a11      	ldr	r2, [pc, #68]	@ (80022dc <DriveEnc_InitAll+0x5c>)
 8002298:	4413      	add	r3, r2
 800229a:	603b      	str	r3, [r7, #0]

        // start encoder mode  timer
        HAL_TIM_Encoder_Start(w->htim, TIM_CHANNEL_ALL);
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	213c      	movs	r1, #60	@ 0x3c
 80022a2:	4618      	mov	r0, r3
 80022a4:	f006 fa84 	bl	80087b0 <HAL_TIM_Encoder_Start>
        __HAL_TIM_SET_COUNTER(w->htim, 0);
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	2200      	movs	r2, #0
 80022b0:	625a      	str	r2, [r3, #36]	@ 0x24

        w->last_raw    = 0;
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	2200      	movs	r2, #0
 80022b6:	81da      	strh	r2, [r3, #14]
        w->multi_ticks = 0;
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	2200      	movs	r2, #0
 80022bc:	611a      	str	r2, [r3, #16]

        HAL_Delay(5);
 80022be:	2005      	movs	r0, #5
 80022c0:	f002 fa00 	bl	80046c4 <HAL_Delay>
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	3301      	adds	r3, #1
 80022c8:	607b      	str	r3, [r7, #4]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2b03      	cmp	r3, #3
 80022ce:	d9dd      	bls.n	800228c <DriveEnc_InitAll+0xc>
    }
}
 80022d0:	bf00      	nop
 80022d2:	bf00      	nop
 80022d4:	3708      	adds	r7, #8
 80022d6:	46bd      	mov	sp, r7
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	200001dc 	.word	0x200001dc

080022e0 <DriveEnc_UpdateAll>:

void DriveEnc_UpdateAll(void)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b085      	sub	sp, #20
 80022e4:	af00      	add	r7, sp, #0
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80022e6:	2300      	movs	r3, #0
 80022e8:	60fb      	str	r3, [r7, #12]
 80022ea:	e024      	b.n	8002336 <DriveEnc_UpdateAll+0x56>
    	DriveEnc_t *w = &drive_enc[i];
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	4613      	mov	r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	4413      	add	r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	4a15      	ldr	r2, [pc, #84]	@ (800234c <DriveEnc_UpdateAll+0x6c>)
 80022f8:	4413      	add	r3, r2
 80022fa:	60bb      	str	r3, [r7, #8]

        uint16_t now = (uint16_t)__HAL_TIM_GET_COUNTER(w->htim);
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002304:	80fb      	strh	r3, [r7, #6]

        //  int16_t  handle wrap-around 0..65535
        int16_t diff = (int16_t)(now - w->last_raw);
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	89db      	ldrh	r3, [r3, #14]
 800230a:	88fa      	ldrh	r2, [r7, #6]
 800230c:	1ad3      	subs	r3, r2, r3
 800230e:	b29b      	uxth	r3, r3
 8002310:	80bb      	strh	r3, [r7, #4]
        w->last_raw = now;
 8002312:	68bb      	ldr	r3, [r7, #8]
 8002314:	88fa      	ldrh	r2, [r7, #6]
 8002316:	81da      	strh	r2, [r3, #14]

        //  sign  convention 
        w->multi_ticks += (int32_t)diff * (int32_t)w->sign;
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	691a      	ldr	r2, [r3, #16]
 800231c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002320:	68b9      	ldr	r1, [r7, #8]
 8002322:	f991 100c 	ldrsb.w	r1, [r1, #12]
 8002326:	fb01 f303 	mul.w	r3, r1, r3
 800232a:	441a      	add	r2, r3
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	611a      	str	r2, [r3, #16]
    for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	3301      	adds	r3, #1
 8002334:	60fb      	str	r3, [r7, #12]
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	2b03      	cmp	r3, #3
 800233a:	d9d7      	bls.n	80022ec <DriveEnc_UpdateAll+0xc>
    }
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	3714      	adds	r7, #20
 8002342:	46bd      	mov	sp, r7
 8002344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002348:	4770      	bx	lr
 800234a:	bf00      	nop
 800234c:	200001dc 	.word	0x200001dc

08002350 <Motor_PWM_StartALL>:
    { &htim9, TIM_CHANNEL_2, MOTOR7_R_GPIO_Port, MOTOR7_R_Pin, MOTOR7_L_GPIO_Port, MOTOR7_L_Pin },	// Motor 7  PE6 	TIM9_CH2, 	R=PG3, 	L=PG2
    { &htim10,TIM_CHANNEL_1, MOTOR8_R_GPIO_Port, MOTOR8_R_Pin, MOTOR8_L_GPIO_Port, MOTOR8_L_Pin },	// Motor 8  PF6 	TIM10_CH1, 	R=PD2, 	L=PC12
};

void Motor_PWM_StartALL(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002354:	2100      	movs	r1, #0
 8002356:	4810      	ldr	r0, [pc, #64]	@ (8002398 <Motor_PWM_StartALL+0x48>)
 8002358:	f006 f88a 	bl	8008470 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800235c:	2108      	movs	r1, #8
 800235e:	480e      	ldr	r0, [pc, #56]	@ (8002398 <Motor_PWM_StartALL+0x48>)
 8002360:	f006 f886 	bl	8008470 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002364:	210c      	movs	r1, #12
 8002366:	480c      	ldr	r0, [pc, #48]	@ (8002398 <Motor_PWM_StartALL+0x48>)
 8002368:	f006 f882 	bl	8008470 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 800236c:	2100      	movs	r1, #0
 800236e:	480b      	ldr	r0, [pc, #44]	@ (800239c <Motor_PWM_StartALL+0x4c>)
 8002370:	f006 f87e 	bl	8008470 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8002374:	210c      	movs	r1, #12
 8002376:	4809      	ldr	r0, [pc, #36]	@ (800239c <Motor_PWM_StartALL+0x4c>)
 8002378:	f006 f87a 	bl	8008470 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1);
 800237c:	2100      	movs	r1, #0
 800237e:	4808      	ldr	r0, [pc, #32]	@ (80023a0 <Motor_PWM_StartALL+0x50>)
 8002380:	f006 f876 	bl	8008470 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 8002384:	2104      	movs	r1, #4
 8002386:	4806      	ldr	r0, [pc, #24]	@ (80023a0 <Motor_PWM_StartALL+0x50>)
 8002388:	f006 f872 	bl	8008470 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim10,TIM_CHANNEL_1);
 800238c:	2100      	movs	r1, #0
 800238e:	4805      	ldr	r0, [pc, #20]	@ (80023a4 <Motor_PWM_StartALL+0x54>)
 8002390:	f006 f86e 	bl	8008470 <HAL_TIM_PWM_Start>
}
 8002394:	bf00      	nop
 8002396:	bd80      	pop	{r7, pc}
 8002398:	2000088c 	.word	0x2000088c
 800239c:	20000970 	.word	0x20000970
 80023a0:	20000a08 	.word	0x20000a08
 80023a4:	20000a54 	.word	0x20000a54

080023a8 <Motor_set>:

// idx = 1-8, dir = BRAKE/FWD/REV, duty = 0.0 - 1.0
void Motor_set(uint8_t idx, MotorDir_t dir, float duty)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b086      	sub	sp, #24
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	460a      	mov	r2, r1
 80023b2:	ed87 0a00 	vstr	s0, [r7]
 80023b6:	71fb      	strb	r3, [r7, #7]
 80023b8:	4613      	mov	r3, r2
 80023ba:	71bb      	strb	r3, [r7, #6]
    if (idx < 1 || idx > 8) return;
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	f000 80b5 	beq.w	800252e <Motor_set+0x186>
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	2b08      	cmp	r3, #8
 80023c8:	f200 80b1 	bhi.w	800252e <Motor_set+0x186>

    Motor_t *m = &motors[idx-1];
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	1e5a      	subs	r2, r3, #1
 80023d0:	4613      	mov	r3, r2
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	4413      	add	r3, r2
 80023d6:	00db      	lsls	r3, r3, #3
 80023d8:	4a57      	ldr	r2, [pc, #348]	@ (8002538 <Motor_set+0x190>)
 80023da:	4413      	add	r3, r2
 80023dc:	60fb      	str	r3, [r7, #12]

    if (duty < 0.0f) duty = 0.0f;
 80023de:	edd7 7a00 	vldr	s15, [r7]
 80023e2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023ea:	d502      	bpl.n	80023f2 <Motor_set+0x4a>
 80023ec:	f04f 0300 	mov.w	r3, #0
 80023f0:	603b      	str	r3, [r7, #0]
    if (duty > 1.0f) duty = 1.0f;
 80023f2:	edd7 7a00 	vldr	s15, [r7]
 80023f6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80023fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80023fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002402:	dd02      	ble.n	800240a <Motor_set+0x62>
 8002404:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002408:	603b      	str	r3, [r7, #0]

    uint32_t period = __HAL_TIM_GET_AUTORELOAD(m->htim);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002412:	617b      	str	r3, [r7, #20]
    if (period == 0) period = 1;
 8002414:	697b      	ldr	r3, [r7, #20]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <Motor_set+0x76>
 800241a:	2301      	movs	r3, #1
 800241c:	617b      	str	r3, [r7, #20]

    uint32_t duty_ticks = (uint32_t)(duty * (period + 1));
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	3301      	adds	r3, #1
 8002422:	ee07 3a90 	vmov	s15, r3
 8002426:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800242a:	edd7 7a00 	vldr	s15, [r7]
 800242e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002432:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002436:	ee17 3a90 	vmov	r3, s15
 800243a:	613b      	str	r3, [r7, #16]
    if (duty_ticks > period) duty_ticks = period;
 800243c:	693a      	ldr	r2, [r7, #16]
 800243e:	697b      	ldr	r3, [r7, #20]
 8002440:	429a      	cmp	r2, r3
 8002442:	d901      	bls.n	8002448 <Motor_set+0xa0>
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	613b      	str	r3, [r7, #16]

    __HAL_TIM_SET_COMPARE(m->htim, m->channel, duty_ticks);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	685b      	ldr	r3, [r3, #4]
 800244c:	2b00      	cmp	r3, #0
 800244e:	d105      	bne.n	800245c <Motor_set+0xb4>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	693a      	ldr	r2, [r7, #16]
 8002458:	635a      	str	r2, [r3, #52]	@ 0x34
 800245a:	e02c      	b.n	80024b6 <Motor_set+0x10e>
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	2b04      	cmp	r3, #4
 8002462:	d105      	bne.n	8002470 <Motor_set+0xc8>
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	681a      	ldr	r2, [r3, #0]
 800246a:	693b      	ldr	r3, [r7, #16]
 800246c:	6393      	str	r3, [r2, #56]	@ 0x38
 800246e:	e022      	b.n	80024b6 <Motor_set+0x10e>
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	2b08      	cmp	r3, #8
 8002476:	d105      	bne.n	8002484 <Motor_set+0xdc>
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	693b      	ldr	r3, [r7, #16]
 8002480:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002482:	e018      	b.n	80024b6 <Motor_set+0x10e>
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	2b0c      	cmp	r3, #12
 800248a:	d105      	bne.n	8002498 <Motor_set+0xf0>
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	693b      	ldr	r3, [r7, #16]
 8002494:	6413      	str	r3, [r2, #64]	@ 0x40
 8002496:	e00e      	b.n	80024b6 <Motor_set+0x10e>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	2b10      	cmp	r3, #16
 800249e:	d105      	bne.n	80024ac <Motor_set+0x104>
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	681a      	ldr	r2, [r3, #0]
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80024aa:	e004      	b.n	80024b6 <Motor_set+0x10e>
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	65d3      	str	r3, [r2, #92]	@ 0x5c

//    printf("Motor_set idx=%d, dir=%d, duty=%.2f, ticks=%lu\r\n", idx, (int)dir, duty, duty_ticks);

    if (dir == MOTOR_DIR_FWD) {
 80024b6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80024ba:	2b01      	cmp	r3, #1
 80024bc:	d110      	bne.n	80024e0 <Motor_set+0x138>
        HAL_GPIO_WritePin(m->portR, m->pinR, GPIO_PIN_SET);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	6898      	ldr	r0, [r3, #8]
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	899b      	ldrh	r3, [r3, #12]
 80024c6:	2201      	movs	r2, #1
 80024c8:	4619      	mov	r1, r3
 80024ca:	f003 fd0f 	bl	8005eec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(m->portL, m->pinL, GPIO_PIN_RESET);
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6918      	ldr	r0, [r3, #16]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	8a9b      	ldrh	r3, [r3, #20]
 80024d6:	2200      	movs	r2, #0
 80024d8:	4619      	mov	r1, r3
 80024da:	f003 fd07 	bl	8005eec <HAL_GPIO_WritePin>
 80024de:	e027      	b.n	8002530 <Motor_set+0x188>
    } else if (dir == MOTOR_DIR_REV) {
 80024e0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80024e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024e8:	d110      	bne.n	800250c <Motor_set+0x164>
        HAL_GPIO_WritePin(m->portR, m->pinR, GPIO_PIN_RESET);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	6898      	ldr	r0, [r3, #8]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	899b      	ldrh	r3, [r3, #12]
 80024f2:	2200      	movs	r2, #0
 80024f4:	4619      	mov	r1, r3
 80024f6:	f003 fcf9 	bl	8005eec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(m->portL, m->pinL, GPIO_PIN_SET);
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	6918      	ldr	r0, [r3, #16]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	8a9b      	ldrh	r3, [r3, #20]
 8002502:	2201      	movs	r2, #1
 8002504:	4619      	mov	r1, r3
 8002506:	f003 fcf1 	bl	8005eec <HAL_GPIO_WritePin>
 800250a:	e011      	b.n	8002530 <Motor_set+0x188>
    } else {
        HAL_GPIO_WritePin(m->portR, m->pinR, GPIO_PIN_RESET);
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6898      	ldr	r0, [r3, #8]
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	899b      	ldrh	r3, [r3, #12]
 8002514:	2200      	movs	r2, #0
 8002516:	4619      	mov	r1, r3
 8002518:	f003 fce8 	bl	8005eec <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(m->portL, m->pinL, GPIO_PIN_RESET);
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	6918      	ldr	r0, [r3, #16]
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8a9b      	ldrh	r3, [r3, #20]
 8002524:	2200      	movs	r2, #0
 8002526:	4619      	mov	r1, r3
 8002528:	f003 fce0 	bl	8005eec <HAL_GPIO_WritePin>
 800252c:	e000      	b.n	8002530 <Motor_set+0x188>
    if (idx < 1 || idx > 8) return;
 800252e:	bf00      	nop
    }
}
 8002530:	3718      	adds	r7, #24
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	2000022c 	.word	0x2000022c

0800253c <Robot_ApplyTwist>:
    }
}

// /cmd_vel -> linear_x [m/s], angular_z [rad/s] -> g_cmd_target_tps + Steer_SetCmdTargetDeg()
void Robot_ApplyTwist(float linear_x, float angular_z)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b088      	sub	sp, #32
 8002540:	af00      	add	r7, sp, #0
 8002542:	ed87 0a01 	vstr	s0, [r7, #4]
 8002546:	edc7 0a00 	vstr	s1, [r7]
    // 
    g_last_cmd_ms = HAL_GetTick();
 800254a:	f002 f8af 	bl	80046ac <HAL_GetTick>
 800254e:	4603      	mov	r3, r0
 8002550:	4a5d      	ldr	r2, [pc, #372]	@ (80026c8 <Robot_ApplyTwist+0x18c>)
 8002552:	6013      	str	r3, [r2, #0]

    // ---  linear_x  MAX_CMD_LINEAR ---
    if (linear_x >  MAX_CMD_LINEAR) linear_x =  MAX_CMD_LINEAR;
 8002554:	edd7 7a01 	vldr	s15, [r7, #4]
 8002558:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800255c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002564:	dd02      	ble.n	800256c <Robot_ApplyTwist+0x30>
 8002566:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800256a:	607b      	str	r3, [r7, #4]
    if (linear_x < -MAX_CMD_LINEAR) linear_x = -MAX_CMD_LINEAR;
 800256c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002570:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8002574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800257c:	d501      	bpl.n	8002582 <Robot_ApplyTwist+0x46>
 800257e:	4b53      	ldr	r3, [pc, #332]	@ (80026cc <Robot_ApplyTwist+0x190>)
 8002580:	607b      	str	r3, [r7, #4]

    //  lin_norm  deadzone
    float lin_norm = linear_x / MAX_CMD_LINEAR;   // -1..+1
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	61fb      	str	r3, [r7, #28]
    if (lin_norm >  1.0f) lin_norm =  1.0f;
 8002586:	edd7 7a07 	vldr	s15, [r7, #28]
 800258a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800258e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002596:	dd02      	ble.n	800259e <Robot_ApplyTwist+0x62>
 8002598:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800259c:	61fb      	str	r3, [r7, #28]
    if (lin_norm < -1.0f) lin_norm = -1.0f;
 800259e:	edd7 7a07 	vldr	s15, [r7, #28]
 80025a2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80025a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ae:	d501      	bpl.n	80025b4 <Robot_ApplyTwist+0x78>
 80025b0:	4b46      	ldr	r3, [pc, #280]	@ (80026cc <Robot_ApplyTwist+0x190>)
 80025b2:	61fb      	str	r3, [r7, #28]

    if (fabsf(lin_norm) < LIN_DEADZONE) {
 80025b4:	edd7 7a07 	vldr	s15, [r7, #28]
 80025b8:	eef0 7ae7 	vabs.f32	s15, s15
 80025bc:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 80026d0 <Robot_ApplyTwist+0x194>
 80025c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025c8:	d502      	bpl.n	80025d0 <Robot_ApplyTwist+0x94>
        lin_norm = 0.0f;
 80025ca:	f04f 0300 	mov.w	r3, #0
 80025ce:	61fb      	str	r3, [r7, #28]
    }

    // linear_x_cmd  deadzone  (m/s)
    float linear_x_cmd = lin_norm * MAX_CMD_LINEAR;
 80025d0:	69fb      	ldr	r3, [r7, #28]
 80025d2:	613b      	str	r3, [r7, #16]

    // --- map  target_tps_common  geometry ---
    float target_tps_cmd = linear_x_cmd * TICKS_PER_METER;
 80025d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80025d8:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 80026d4 <Robot_ApplyTwist+0x198>
 80025dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025e0:	edc7 7a03 	vstr	s15, [r7, #12]

    //  tps
    g_cmd_target_tps = target_tps_cmd;
 80025e4:	4a3c      	ldr	r2, [pc, #240]	@ (80026d8 <Robot_ApplyTwist+0x19c>)
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	6013      	str	r3, [r2, #0]

    //  dir + speed_norm  debug
    if (lin_norm > 0.0f)      g_cmd_dir_sign = +1.0f;
 80025ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80025ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f6:	dd04      	ble.n	8002602 <Robot_ApplyTwist+0xc6>
 80025f8:	4b38      	ldr	r3, [pc, #224]	@ (80026dc <Robot_ApplyTwist+0x1a0>)
 80025fa:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	e00e      	b.n	8002620 <Robot_ApplyTwist+0xe4>
    else if (lin_norm < 0.0f) g_cmd_dir_sign = -1.0f;
 8002602:	edd7 7a07 	vldr	s15, [r7, #28]
 8002606:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800260a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800260e:	d503      	bpl.n	8002618 <Robot_ApplyTwist+0xdc>
 8002610:	4b32      	ldr	r3, [pc, #200]	@ (80026dc <Robot_ApplyTwist+0x1a0>)
 8002612:	4a2e      	ldr	r2, [pc, #184]	@ (80026cc <Robot_ApplyTwist+0x190>)
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	e003      	b.n	8002620 <Robot_ApplyTwist+0xe4>
    else                      g_cmd_dir_sign = 0.0f;
 8002618:	4b30      	ldr	r3, [pc, #192]	@ (80026dc <Robot_ApplyTwist+0x1a0>)
 800261a:	f04f 0200 	mov.w	r2, #0
 800261e:	601a      	str	r2, [r3, #0]

    g_cmd_speed_norm = fabsf(lin_norm);   // 0..1
 8002620:	edd7 7a07 	vldr	s15, [r7, #28]
 8002624:	eef0 7ae7 	vabs.f32	s15, s15
 8002628:	4b2d      	ldr	r3, [pc, #180]	@ (80026e0 <Robot_ApplyTwist+0x1a4>)
 800262a:	edc3 7a00 	vstr	s15, [r3]

    // ---  angular_z ---
    float ang_norm = angular_z / MAX_CMD_ANGULAR;  // -1..+1
 800262e:	ed97 7a00 	vldr	s14, [r7]
 8002632:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 8002636:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800263a:	edc7 7a06 	vstr	s15, [r7, #24]
    if (ang_norm >  1.0f) ang_norm =  1.0f;
 800263e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002642:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8002646:	eef4 7ac7 	vcmpe.f32	s15, s14
 800264a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800264e:	dd02      	ble.n	8002656 <Robot_ApplyTwist+0x11a>
 8002650:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8002654:	61bb      	str	r3, [r7, #24]
    if (ang_norm < -1.0f) ang_norm = -1.0f;
 8002656:	edd7 7a06 	vldr	s15, [r7, #24]
 800265a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800265e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002666:	d501      	bpl.n	800266c <Robot_ApplyTwist+0x130>
 8002668:	4b18      	ldr	r3, [pc, #96]	@ (80026cc <Robot_ApplyTwist+0x190>)
 800266a:	61bb      	str	r3, [r7, #24]
    if (fabsf(ang_norm) < ANG_DEADZONE) ang_norm = 0.0f;
 800266c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002670:	eef0 7ae7 	vabs.f32	s15, s15
 8002674:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 80026d0 <Robot_ApplyTwist+0x194>
 8002678:	eef4 7ac7 	vcmpe.f32	s15, s14
 800267c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002680:	d502      	bpl.n	8002688 <Robot_ApplyTwist+0x14c>
 8002682:	f04f 0300 	mov.w	r3, #0
 8002686:	61bb      	str	r3, [r7, #24]

    // map ->  +-STEER_MAX_DEG
    float target_deg = ang_norm * STEER_MAX_DEG;
 8002688:	edd7 7a06 	vldr	s15, [r7, #24]
 800268c:	eeb3 7a0c 	vmov.f32	s14, #60	@ 0x41e00000  28.0
 8002690:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002694:	edc7 7a05 	vstr	s15, [r7, #20]

    if (linear_x_cmd < -0.000001f) 
 8002698:	edd7 7a04 	vldr	s15, [r7, #16]
 800269c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80026e4 <Robot_ApplyTwist+0x1a8>
 80026a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026a8:	d505      	bpl.n	80026b6 <Robot_ApplyTwist+0x17a>
    {
        target_deg = -target_deg;
 80026aa:	edd7 7a05 	vldr	s15, [r7, #20]
 80026ae:	eef1 7a67 	vneg.f32	s15, s15
 80026b2:	edc7 7a05 	vstr	s15, [r7, #20]
    }

    //  steer module  ramp 
    Steer_SetCmdTargetDeg(target_deg);
 80026b6:	ed97 0a05 	vldr	s0, [r7, #20]
 80026ba:	f7ff f973 	bl	80019a4 <Steer_SetCmdTargetDeg>

//    printf("Twist: lin=%.2f m/s (tgt=%.0f tps), ang=%.2f rad/s -> dir=%.0f, speed_norm=%.2f, deg=%.1f\r\n",
//           linear_x_cmd, target_tps_cmd, angular_z,
//           g_cmd_dir_sign, g_cmd_speed_norm, target_deg);
}
 80026be:	bf00      	nop
 80026c0:	3720      	adds	r7, #32
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	2000101c 	.word	0x2000101c
 80026cc:	bf800000 	.word	0xbf800000
 80026d0:	3ca3d70a 	.word	0x3ca3d70a
 80026d4:	449ada7c 	.word	0x449ada7c
 80026d8:	20001014 	.word	0x20001014
 80026dc:	20001008 	.word	0x20001008
 80026e0:	2000100c 	.word	0x2000100c
 80026e4:	b727c5ac 	.word	0xb727c5ac

080026e8 <_write>:

PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	60f8      	str	r0, [r7, #12]
 80026f0:	60b9      	str	r1, [r7, #8]
 80026f2:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	b29a      	uxth	r2, r3
 80026f8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026fc:	68b9      	ldr	r1, [r7, #8]
 80026fe:	4804      	ldr	r0, [pc, #16]	@ (8002710 <_write+0x28>)
 8002700:	f007 f8ba 	bl	8009878 <HAL_UART_Transmit>
  return len;
 8002704:	687b      	ldr	r3, [r7, #4]
}
 8002706:	4618      	mov	r0, r3
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}
 800270e:	bf00      	nop
 8002710:	20000aa0 	.word	0x20000aa0

08002714 <Udp_TwistHandler>:
#define SPEED_RAMP_UP_NORM_PER_SEC    1.0f  //  
#define SPEED_RAMP_DOWN_NORM_PER_SEC  1.0f  //  
#define CMD_TIMEOUT_MS                500U  // ms

static void Udp_TwistHandler(float linear_x, float angular_z)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b082      	sub	sp, #8
 8002718:	af00      	add	r7, sp, #0
 800271a:	ed87 0a01 	vstr	s0, [r7, #4]
 800271e:	edc7 0a00 	vstr	s1, [r7]
    Robot_ApplyTwist(linear_x, angular_z);
 8002722:	edd7 0a00 	vldr	s1, [r7]
 8002726:	ed97 0a01 	vldr	s0, [r7, #4]
 800272a:	f7ff ff07 	bl	800253c <Robot_ApplyTwist>
}
 800272e:	bf00      	nop
 8002730:	3708      	adds	r7, #8
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
	...

08002738 <Drive_Control_And_Test>:

#define CTRL_PERIOD_MS   10U   // control loop  10 ms (100 Hz)

void Drive_Control_And_Test(uint32_t now_ms)
{
 8002738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800273c:	b09f      	sub	sp, #124	@ 0x7c
 800273e:	af0a      	add	r7, sp, #40	@ 0x28
 8002740:	60f8      	str	r0, [r7, #12]
    static uint32_t last_ctrl_ms  = 0;
    static uint32_t last_debug_ms = 0;
    static int32_t  prev_ticks[DRIVE_NUM] = {0};

    uint32_t diff_ms = now_ms - last_ctrl_ms;
 8002742:	4ba1      	ldr	r3, [pc, #644]	@ (80029c8 <Drive_Control_And_Test+0x290>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	68fa      	ldr	r2, [r7, #12]
 8002748:	1ad3      	subs	r3, r2, r3
 800274a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (diff_ms < CTRL_PERIOD_MS) {
 800274c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800274e:	2b09      	cmp	r3, #9
 8002750:	f240 819e 	bls.w	8002a90 <Drive_Control_And_Test+0x358>
        return;
    }
    last_ctrl_ms = now_ms;
 8002754:	4a9c      	ldr	r2, [pc, #624]	@ (80029c8 <Drive_Control_And_Test+0x290>)
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	6013      	str	r3, [r2, #0]

    float dt_s = diff_ms / 1000.0f;
 800275a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800275c:	ee07 3a90 	vmov	s15, r3
 8002760:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002764:	eddf 6a99 	vldr	s13, [pc, #612]	@ 80029cc <Drive_Control_And_Test+0x294>
 8002768:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800276c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
    if (dt_s <= 0.0f) dt_s = 0.001f;
 8002770:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002774:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800277c:	d801      	bhi.n	8002782 <Drive_Control_And_Test+0x4a>
 800277e:	4b94      	ldr	r3, [pc, #592]	@ (80029d0 <Drive_Control_And_Test+0x298>)
 8002780:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (dt_s > 0.1f)  dt_s = 0.1f;
 8002782:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002786:	ed9f 7a93 	vldr	s14, [pc, #588]	@ 80029d4 <Drive_Control_And_Test+0x29c>
 800278a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800278e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002792:	dd01      	ble.n	8002798 <Drive_Control_And_Test+0x60>
 8002794:	4b90      	ldr	r3, [pc, #576]	@ (80029d8 <Drive_Control_And_Test+0x2a0>)
 8002796:	64fb      	str	r3, [r7, #76]	@ 0x4c

    //  encoder 
    DriveEnc_UpdateAll();
 8002798:	f7ff fda2 	bl	80022e0 <DriveEnc_UpdateAll>

    if (g_drive_mode == RUN_MODE_DRIVE_PID) {
 800279c:	4b8f      	ldr	r3, [pc, #572]	@ (80029dc <Drive_Control_And_Test+0x2a4>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d138      	bne.n	8002816 <Drive_Control_And_Test+0xde>
        // ===== :  PID  target_tps (common) =====
    	Drive_UpdateTargetsWithRamp(dt_s, &g_cmd_target_tps, &g_current_target_tps);
 80027a4:	498e      	ldr	r1, [pc, #568]	@ (80029e0 <Drive_Control_And_Test+0x2a8>)
 80027a6:	488f      	ldr	r0, [pc, #572]	@ (80029e4 <Drive_Control_And_Test+0x2ac>)
 80027a8:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80027ac:	f7fe fc7c 	bl	80010a8 <Drive_UpdateTargetsWithRamp>
        Drive_UpdateAll(dt_s);              	  //  target_tps  + duty_base + PID
 80027b0:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80027b4:	f7fe fd3a 	bl	800122c <Drive_UpdateAll>

        //  RUN_MODE_STEER_PID  PID   CALIB
        if (g_steer_mode == RUN_MODE_STEER_PID) {
 80027b8:	4b8b      	ldr	r3, [pc, #556]	@ (80029e8 <Drive_Control_And_Test+0x2b0>)
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	2b01      	cmp	r3, #1
 80027be:	d107      	bne.n	80027d0 <Drive_Control_And_Test+0x98>
            Steer_UpdateTargetWithRamp(dt_s);   // ramp angle
 80027c0:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80027c4:	f7ff f92e 	bl	8001a24 <Steer_UpdateTargetWithRamp>
            Steer_UpdateAll(dt_s);              // PID  target_ticks
 80027c8:	ed97 0a13 	vldr	s0, [r7, #76]	@ 0x4c
 80027cc:	f7ff f9a2 	bl	8001b14 <Steer_UpdateAll>
//                g_last_cmd_ms = 0U;
//                // printf("[TIMEOUT] stop & steer zero\n");
//            }
//        }

        if (g_last_cmd_ms != 0U) {
 80027d0:	4b86      	ldr	r3, [pc, #536]	@ (80029ec <Drive_Control_And_Test+0x2b4>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d06a      	beq.n	80028ae <Drive_Control_And_Test+0x176>
            uint32_t dt_cmd = now_ms - g_last_cmd_ms;
 80027d8:	4b84      	ldr	r3, [pc, #528]	@ (80029ec <Drive_Control_And_Test+0x2b4>)
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	1ad3      	subs	r3, r2, r3
 80027e0:	633b      	str	r3, [r7, #48]	@ 0x30
            if (dt_cmd > CMD_TIMEOUT_MS) {
 80027e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027e4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80027e8:	d961      	bls.n	80028ae <Drive_Control_And_Test+0x176>
                // ----- SOFT STOP -----
                g_cmd_target_tps = 0.0f;
 80027ea:	4b7e      	ldr	r3, [pc, #504]	@ (80029e4 <Drive_Control_And_Test+0x2ac>)
 80027ec:	f04f 0200 	mov.w	r2, #0
 80027f0:	601a      	str	r2, [r3, #0]

                // reset state
                g_cmd_dir_sign       = 0.0f;
 80027f2:	4b7f      	ldr	r3, [pc, #508]	@ (80029f0 <Drive_Control_And_Test+0x2b8>)
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	601a      	str	r2, [r3, #0]
                g_cmd_speed_norm     = 0.0f;
 80027fa:	4b7e      	ldr	r3, [pc, #504]	@ (80029f4 <Drive_Control_And_Test+0x2bc>)
 80027fc:	f04f 0200 	mov.w	r2, #0
 8002800:	601a      	str	r2, [r3, #0]
                g_current_speed_norm = 0.0f;
 8002802:	4b7d      	ldr	r3, [pc, #500]	@ (80029f8 <Drive_Control_And_Test+0x2c0>)
 8002804:	f04f 0200 	mov.w	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
                Steer_InitTargetsToZero();
 800280a:	f7ff f8f5 	bl	80019f8 <Steer_InitTargetsToZero>
                g_last_cmd_ms = 0U;
 800280e:	4b77      	ldr	r3, [pc, #476]	@ (80029ec <Drive_Control_And_Test+0x2b4>)
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]
 8002814:	e04b      	b.n	80028ae <Drive_Control_And_Test+0x176>
        }


    } else {
        // =====  TEST:  open-loop =====
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002816:	2300      	movs	r3, #0
 8002818:	64bb      	str	r3, [r7, #72]	@ 0x48
 800281a:	e045      	b.n	80028a8 <Drive_Control_And_Test+0x170>
            DriveAxis_t *d = &drive_axes[i];
 800281c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800281e:	019b      	lsls	r3, r3, #6
 8002820:	4a76      	ldr	r2, [pc, #472]	@ (80029fc <Drive_Control_And_Test+0x2c4>)
 8002822:	4413      	add	r3, r2
 8002824:	63bb      	str	r3, [r7, #56]	@ 0x38

            uint8_t selected =
                (g_test_drive_idx < 0) ||          // -1 = ALL wheels
 8002826:	4b76      	ldr	r3, [pc, #472]	@ (8002a00 <Drive_Control_And_Test+0x2c8>)
 8002828:	f993 3000 	ldrsb.w	r3, [r3]
 800282c:	2b00      	cmp	r3, #0
 800282e:	db06      	blt.n	800283e <Drive_Control_And_Test+0x106>
                (i == (uint32_t)g_test_drive_idx); // index 
 8002830:	4b73      	ldr	r3, [pc, #460]	@ (8002a00 <Drive_Control_And_Test+0x2c8>)
 8002832:	f993 3000 	ldrsb.w	r3, [r3]
 8002836:	461a      	mov	r2, r3
                (g_test_drive_idx < 0) ||          // -1 = ALL wheels
 8002838:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800283a:	4293      	cmp	r3, r2
 800283c:	d101      	bne.n	8002842 <Drive_Control_And_Test+0x10a>
 800283e:	2301      	movs	r3, #1
 8002840:	e000      	b.n	8002844 <Drive_Control_And_Test+0x10c>
 8002842:	2300      	movs	r3, #0
            uint8_t selected =
 8002844:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

            if (selected && g_test_duty > 0.0f) {
 8002848:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800284c:	2b00      	cmp	r3, #0
 800284e:	d020      	beq.n	8002892 <Drive_Control_And_Test+0x15a>
 8002850:	4b6c      	ldr	r3, [pc, #432]	@ (8002a04 <Drive_Control_And_Test+0x2cc>)
 8002852:	edd3 7a00 	vldr	s15, [r3]
 8002856:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800285a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800285e:	dd18      	ble.n	8002892 <Drive_Control_And_Test+0x15a>
                MotorDir_t dir = (g_test_dir > 0) ? MOTOR_DIR_FWD : MOTOR_DIR_REV;
 8002860:	4b69      	ldr	r3, [pc, #420]	@ (8002a08 <Drive_Control_And_Test+0x2d0>)
 8002862:	f993 3000 	ldrsb.w	r3, [r3]
 8002866:	2b00      	cmp	r3, #0
 8002868:	dd01      	ble.n	800286e <Drive_Control_And_Test+0x136>
 800286a:	2301      	movs	r3, #1
 800286c:	e001      	b.n	8002872 <Drive_Control_And_Test+0x13a>
 800286e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002872:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
                Motor_set(d->motor_idx, dir, g_test_duty);
 8002876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002878:	791b      	ldrb	r3, [r3, #4]
 800287a:	4a62      	ldr	r2, [pc, #392]	@ (8002a04 <Drive_Control_And_Test+0x2cc>)
 800287c:	edd2 7a00 	vldr	s15, [r2]
 8002880:	f997 2036 	ldrsb.w	r2, [r7, #54]	@ 0x36
 8002884:	eeb0 0a67 	vmov.f32	s0, s15
 8002888:	4611      	mov	r1, r2
 800288a:	4618      	mov	r0, r3
 800288c:	f7ff fd8c 	bl	80023a8 <Motor_set>
            if (selected && g_test_duty > 0.0f) {
 8002890:	e007      	b.n	80028a2 <Drive_Control_And_Test+0x16a>
            } else {
                Motor_set(d->motor_idx, MOTOR_DIR_BRAKE, 0.0f);
 8002892:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002894:	791b      	ldrb	r3, [r3, #4]
 8002896:	ed9f 0a5d 	vldr	s0, [pc, #372]	@ 8002a0c <Drive_Control_And_Test+0x2d4>
 800289a:	2100      	movs	r1, #0
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff fd83 	bl	80023a8 <Motor_set>
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80028a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028a4:	3301      	adds	r3, #1
 80028a6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80028aa:	2b03      	cmp	r3, #3
 80028ac:	d9b6      	bls.n	800281c <Drive_Control_And_Test+0xe4>
            }
        }
    }

    // ===== DEBUG tps   ~100ms =====
    uint32_t dbg_diff = now_ms - last_debug_ms;
 80028ae:	4b58      	ldr	r3, [pc, #352]	@ (8002a10 <Drive_Control_And_Test+0x2d8>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (dbg_diff >= 100) {
 80028b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ba:	2b63      	cmp	r3, #99	@ 0x63
 80028bc:	f240 80e9 	bls.w	8002a92 <Drive_Control_And_Test+0x35a>
        last_debug_ms = now_ms;
 80028c0:	4a53      	ldr	r2, [pc, #332]	@ (8002a10 <Drive_Control_And_Test+0x2d8>)
 80028c2:	68fb      	ldr	r3, [r7, #12]
 80028c4:	6013      	str	r3, [r2, #0]

        float tps[DRIVE_NUM];
        float dbg_dt_s = dbg_diff / 1000.0f;
 80028c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028c8:	ee07 3a90 	vmov	s15, r3
 80028cc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80028d0:	eddf 6a3e 	vldr	s13, [pc, #248]	@ 80029cc <Drive_Control_And_Test+0x294>
 80028d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028d8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
        if (dbg_dt_s <= 0.0f) dbg_dt_s = 0.001f;
 80028dc:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80028e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80028e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028e8:	d801      	bhi.n	80028ee <Drive_Control_And_Test+0x1b6>
 80028ea:	4b39      	ldr	r3, [pc, #228]	@ (80029d0 <Drive_Control_And_Test+0x298>)
 80028ec:	647b      	str	r3, [r7, #68]	@ 0x44

        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 80028ee:	2300      	movs	r3, #0
 80028f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80028f2:	e02a      	b.n	800294a <Drive_Control_And_Test+0x212>
            int32_t now_ticks  = drive_enc[i].multi_ticks;
 80028f4:	4947      	ldr	r1, [pc, #284]	@ (8002a14 <Drive_Control_And_Test+0x2dc>)
 80028f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80028f8:	4613      	mov	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	009b      	lsls	r3, r3, #2
 8002900:	440b      	add	r3, r1
 8002902:	3310      	adds	r3, #16
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	62bb      	str	r3, [r7, #40]	@ 0x28
            int32_t diff_ticks = now_ticks - prev_ticks[i];
 8002908:	4a43      	ldr	r2, [pc, #268]	@ (8002a18 <Drive_Control_And_Test+0x2e0>)
 800290a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800290c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002910:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002912:	1ad3      	subs	r3, r2, r3
 8002914:	627b      	str	r3, [r7, #36]	@ 0x24
            prev_ticks[i]      = now_ticks;
 8002916:	4940      	ldr	r1, [pc, #256]	@ (8002a18 <Drive_Control_And_Test+0x2e0>)
 8002918:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800291a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800291c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            tps[i] = diff_ticks / dbg_dt_s;
 8002920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002922:	ee07 3a90 	vmov	s15, r3
 8002926:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800292a:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 800292e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002932:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	3348      	adds	r3, #72	@ 0x48
 8002938:	f107 0208 	add.w	r2, r7, #8
 800293c:	4413      	add	r3, r2
 800293e:	3b3c      	subs	r3, #60	@ 0x3c
 8002940:	edc3 7a00 	vstr	s15, [r3]
        for (uint32_t i = 0; i < DRIVE_NUM; ++i) {
 8002944:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002946:	3301      	adds	r3, #1
 8002948:	643b      	str	r3, [r7, #64]	@ 0x40
 800294a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800294c:	2b03      	cmp	r3, #3
 800294e:	d9d1      	bls.n	80028f4 <Drive_Control_And_Test+0x1bc>
        }

        if (g_drive_mode == RUN_MODE_DRIVE_CALIB)
 8002950:	4b22      	ldr	r3, [pc, #136]	@ (80029dc <Drive_Control_And_Test+0x2a4>)
 8002952:	781b      	ldrb	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	f040 809c 	bne.w	8002a92 <Drive_Control_And_Test+0x35a>
        {
            if (g_test_drive_idx < 0)
 800295a:	4b29      	ldr	r3, [pc, #164]	@ (8002a00 <Drive_Control_And_Test+0x2c8>)
 800295c:	f993 3000 	ldrsb.w	r3, [r3]
 8002960:	2b00      	cmp	r3, #0
 8002962:	da5d      	bge.n	8002a20 <Drive_Control_And_Test+0x2e8>
            {
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002964:	4b27      	ldr	r3, [pc, #156]	@ (8002a04 <Drive_Control_And_Test+0x2cc>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4618      	mov	r0, r3
 800296a:	f7fd fe0d 	bl	8000588 <__aeabi_f2d>
 800296e:	e9c7 0100 	strd	r0, r1, [r7]
 8002972:	4b25      	ldr	r3, [pc, #148]	@ (8002a08 <Drive_Control_And_Test+0x2d0>)
 8002974:	f993 3000 	ldrsb.w	r3, [r3]
 8002978:	461e      	mov	r6, r3
                       g_test_duty,
                       (int)g_test_dir,
                       tps[0], tps[1], tps[2], tps[3]);
 800297a:	697b      	ldr	r3, [r7, #20]
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 800297c:	4618      	mov	r0, r3
 800297e:	f7fd fe03 	bl	8000588 <__aeabi_f2d>
 8002982:	4604      	mov	r4, r0
 8002984:	460d      	mov	r5, r1
                       tps[0], tps[1], tps[2], tps[3]);
 8002986:	69bb      	ldr	r3, [r7, #24]
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002988:	4618      	mov	r0, r3
 800298a:	f7fd fdfd 	bl	8000588 <__aeabi_f2d>
 800298e:	4680      	mov	r8, r0
 8002990:	4689      	mov	r9, r1
                       tps[0], tps[1], tps[2], tps[3]);
 8002992:	69fb      	ldr	r3, [r7, #28]
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002994:	4618      	mov	r0, r3
 8002996:	f7fd fdf7 	bl	8000588 <__aeabi_f2d>
 800299a:	4682      	mov	sl, r0
 800299c:	468b      	mov	fp, r1
                       tps[0], tps[1], tps[2], tps[3]);
 800299e:	6a3b      	ldr	r3, [r7, #32]
                printf("[TEST] wheel=ALL duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7fd fdf1 	bl	8000588 <__aeabi_f2d>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80029ae:	e9cd ab06 	strd	sl, fp, [sp, #24]
 80029b2:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80029b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80029ba:	9600      	str	r6, [sp, #0]
 80029bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80029c0:	4816      	ldr	r0, [pc, #88]	@ (8002a1c <Drive_Control_And_Test+0x2e4>)
 80029c2:	f013 f89d 	bl	8015b00 <iprintf>
 80029c6:	e064      	b.n	8002a92 <Drive_Control_And_Test+0x35a>
 80029c8:	20001020 	.word	0x20001020
 80029cc:	447a0000 	.word	0x447a0000
 80029d0:	3a83126f 	.word	0x3a83126f
 80029d4:	3dcccccd 	.word	0x3dcccccd
 80029d8:	3dcccccd 	.word	0x3dcccccd
 80029dc:	20000100 	.word	0x20000100
 80029e0:	20001018 	.word	0x20001018
 80029e4:	20001014 	.word	0x20001014
 80029e8:	20000109 	.word	0x20000109
 80029ec:	2000101c 	.word	0x2000101c
 80029f0:	20001008 	.word	0x20001008
 80029f4:	2000100c 	.word	0x2000100c
 80029f8:	20001010 	.word	0x20001010
 80029fc:	20000000 	.word	0x20000000
 8002a00:	20000646 	.word	0x20000646
 8002a04:	20000104 	.word	0x20000104
 8002a08:	20000108 	.word	0x20000108
 8002a0c:	00000000 	.word	0x00000000
 8002a10:	20001024 	.word	0x20001024
 8002a14:	200001dc 	.word	0x200001dc
 8002a18:	20001028 	.word	0x20001028
 8002a1c:	080182d4 	.word	0x080182d4
            } else {
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002a20:	4b1e      	ldr	r3, [pc, #120]	@ (8002a9c <Drive_Control_And_Test+0x364>)
 8002a22:	f993 3000 	ldrsb.w	r3, [r3]
 8002a26:	1c5e      	adds	r6, r3, #1
 8002a28:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa0 <Drive_Control_And_Test+0x368>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4618      	mov	r0, r3
 8002a2e:	f7fd fdab 	bl	8000588 <__aeabi_f2d>
 8002a32:	e9c7 0100 	strd	r0, r1, [r7]
 8002a36:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa4 <Drive_Control_And_Test+0x36c>)
 8002a38:	f993 3000 	ldrsb.w	r3, [r3]
 8002a3c:	60bb      	str	r3, [r7, #8]
                       (int)(g_test_drive_idx + 1),
                       g_test_duty,
                       (int)g_test_dir,
                       tps[0], tps[1], tps[2], tps[3]);
 8002a3e:	697b      	ldr	r3, [r7, #20]
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fd fda1 	bl	8000588 <__aeabi_f2d>
 8002a46:	4604      	mov	r4, r0
 8002a48:	460d      	mov	r5, r1
                       tps[0], tps[1], tps[2], tps[3]);
 8002a4a:	69bb      	ldr	r3, [r7, #24]
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fd fd9b 	bl	8000588 <__aeabi_f2d>
 8002a52:	4680      	mov	r8, r0
 8002a54:	4689      	mov	r9, r1
                       tps[0], tps[1], tps[2], tps[3]);
 8002a56:	69fb      	ldr	r3, [r7, #28]
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fd fd95 	bl	8000588 <__aeabi_f2d>
 8002a5e:	4682      	mov	sl, r0
 8002a60:	468b      	mov	fp, r1
                       tps[0], tps[1], tps[2], tps[3]);
 8002a62:	6a3b      	ldr	r3, [r7, #32]
                printf("[TEST] wheel=%d duty=%.2f dir=%d | tps=[%.0f,%.0f,%.0f,%.0f]\r\n",
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fd fd8f 	bl	8000588 <__aeabi_f2d>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002a72:	e9cd ab06 	strd	sl, fp, [sp, #24]
 8002a76:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002a7a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002a7e:	68bb      	ldr	r3, [r7, #8]
 8002a80:	9300      	str	r3, [sp, #0]
 8002a82:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002a86:	4631      	mov	r1, r6
 8002a88:	4807      	ldr	r0, [pc, #28]	@ (8002aa8 <Drive_Control_And_Test+0x370>)
 8002a8a:	f013 f839 	bl	8015b00 <iprintf>
 8002a8e:	e000      	b.n	8002a92 <Drive_Control_And_Test+0x35a>
        return;
 8002a90:	bf00      	nop
            }
        }
    }
}
 8002a92:	3754      	adds	r7, #84	@ 0x54
 8002a94:	46bd      	mov	sp, r7
 8002a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000646 	.word	0x20000646
 8002aa0:	20000104 	.word	0x20000104
 8002aa4:	20000108 	.word	0x20000108
 8002aa8:	08018314 	.word	0x08018314

08002aac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002ab2:	f001 fdaa 	bl	800460a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002ab6:	f000 f85f 	bl	8002b78 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002aba:	f000 fd8d 	bl	80035d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8002abe:	f000 f8c7 	bl	8002c50 <MX_I2C1_Init>
  MX_USART3_UART_Init();
 8002ac2:	f000 fd2b 	bl	800351c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8002ac6:	f000 fd59 	bl	800357c <MX_USB_OTG_FS_PCD_Init>
  MX_SPI2_Init();
 8002aca:	f000 f901 	bl	8002cd0 <MX_SPI2_Init>
  MX_SPI3_Init();
 8002ace:	f000 f93d 	bl	8002d4c <MX_SPI3_Init>
  MX_SPI4_Init();
 8002ad2:	f000 f979 	bl	8002dc8 <MX_SPI4_Init>
  MX_SPI5_Init();
 8002ad6:	f000 f9b5 	bl	8002e44 <MX_SPI5_Init>
  MX_TIM1_Init();
 8002ada:	f000 f9f1 	bl	8002ec0 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002ade:	f000 fa49 	bl	8002f74 <MX_TIM2_Init>
  MX_TIM3_Init();
 8002ae2:	f000 fad7 	bl	8003094 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002ae6:	f000 fb2b 	bl	8003140 <MX_TIM4_Init>
  MX_TIM5_Init();
 8002aea:	f000 fb7f 	bl	80031ec <MX_TIM5_Init>
  MX_TIM8_Init();
 8002aee:	f000 fbff 	bl	80032f0 <MX_TIM8_Init>
  MX_TIM9_Init();
 8002af2:	f000 fc57 	bl	80033a4 <MX_TIM9_Init>
  MX_TIM10_Init();
 8002af6:	f000 fcc3 	bl	8003480 <MX_TIM10_Init>
  MX_LWIP_Init();
 8002afa:	f007 ff33 	bl	800a964 <MX_LWIP_Init>
  /* USER CODE BEGIN 2 */

  Motor_PWM_StartALL();
 8002afe:	f7ff fc27 	bl	8002350 <Motor_PWM_StartALL>
  ENC_StartALL();
 8002b02:	f7ff faed 	bl	80020e0 <ENC_StartALL>
  DriveEnc_InitAll();
 8002b06:	f7ff fbbb 	bl	8002280 <DriveEnc_InitAll>
  Drive_InitAll();
 8002b0a:	f7fe faa1 	bl	8001050 <Drive_InitAll>
  Steer_InitTargetsToZero();
 8002b0e:	f7fe ff73 	bl	80019f8 <Steer_InitTargetsToZero>

  if (UDP_Ctrl_Init(6000, Udp_TwistHandler) != 0) {
 8002b12:	4914      	ldr	r1, [pc, #80]	@ (8002b64 <main+0xb8>)
 8002b14:	f241 7070 	movw	r0, #6000	@ 0x1770
 8002b18:	f7fe fa32 	bl	8000f80 <UDP_Ctrl_Init>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d002      	beq.n	8002b28 <main+0x7c>
      printf("UDP_Ctrl_Init failed\r\n");
 8002b22:	4811      	ldr	r0, [pc, #68]	@ (8002b68 <main+0xbc>)
 8002b24:	f013 f854 	bl	8015bd0 <puts>
  }

  printf("\r\n=== Boot OK ===\r\n");
 8002b28:	4810      	ldr	r0, [pc, #64]	@ (8002b6c <main+0xc0>)
 8002b2a:	f013 f851 	bl	8015bd0 <puts>

  g_drive_mode = RUN_MODE_DRIVE_PID;
 8002b2e:	4b10      	ldr	r3, [pc, #64]	@ (8002b70 <main+0xc4>)
 8002b30:	2201      	movs	r2, #1
 8002b32:	701a      	strb	r2, [r3, #0]
  g_steer_mode   = RUN_MODE_STEER_PID;
 8002b34:	4b0f      	ldr	r3, [pc, #60]	@ (8002b74 <main+0xc8>)
 8002b36:	2201      	movs	r2, #1
 8002b38:	701a      	strb	r2, [r3, #0]
  Steer_PrintModeHelp(g_steer_mode);
 8002b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8002b74 <main+0xc8>)
 8002b3c:	781b      	ldrb	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff f8f6 	bl	8001d30 <Steer_PrintModeHelp>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  MX_LWIP_Process();
 8002b44:	f008 f84e 	bl	800abe4 <MX_LWIP_Process>

	  uint32_t now_ms = HAL_GetTick();
 8002b48:	f001 fdb0 	bl	80046ac <HAL_GetTick>
 8002b4c:	6078      	str	r0, [r7, #4]

	  //  (PID / CALIB  g_drive_mode  g_steer_mode)
	  Drive_Control_And_Test(now_ms);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff fdf2 	bl	8002738 <Drive_Control_And_Test>

	  if (g_steer_mode == RUN_MODE_STEER_CALIB)
 8002b54:	4b07      	ldr	r3, [pc, #28]	@ (8002b74 <main+0xc8>)
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d1f3      	bne.n	8002b44 <main+0x98>
	  {
	      Steer_JogCalib_HandleUart();
 8002b5c:	f7ff f93c 	bl	8001dd8 <Steer_JogCalib_HandleUart>
  {
 8002b60:	e7f0      	b.n	8002b44 <main+0x98>
 8002b62:	bf00      	nop
 8002b64:	08002715 	.word	0x08002715
 8002b68:	08018354 	.word	0x08018354
 8002b6c:	0801836c 	.word	0x0801836c
 8002b70:	20000100 	.word	0x20000100
 8002b74:	20000109 	.word	0x20000109

08002b78 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b094      	sub	sp, #80	@ 0x50
 8002b7c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b7e:	f107 0320 	add.w	r3, r7, #32
 8002b82:	2230      	movs	r2, #48	@ 0x30
 8002b84:	2100      	movs	r1, #0
 8002b86:	4618      	mov	r0, r3
 8002b88:	f013 f912 	bl	8015db0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b8c:	f107 030c 	add.w	r3, r7, #12
 8002b90:	2200      	movs	r2, #0
 8002b92:	601a      	str	r2, [r3, #0]
 8002b94:	605a      	str	r2, [r3, #4]
 8002b96:	609a      	str	r2, [r3, #8]
 8002b98:	60da      	str	r2, [r3, #12]
 8002b9a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8002c48 <SystemClock_Config+0xd0>)
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba0:	4a29      	ldr	r2, [pc, #164]	@ (8002c48 <SystemClock_Config+0xd0>)
 8002ba2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ba6:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ba8:	4b27      	ldr	r3, [pc, #156]	@ (8002c48 <SystemClock_Config+0xd0>)
 8002baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bb4:	4b25      	ldr	r3, [pc, #148]	@ (8002c4c <SystemClock_Config+0xd4>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a24      	ldr	r2, [pc, #144]	@ (8002c4c <SystemClock_Config+0xd4>)
 8002bba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002bbe:	6013      	str	r3, [r2, #0]
 8002bc0:	4b22      	ldr	r3, [pc, #136]	@ (8002c4c <SystemClock_Config+0xd4>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002bc8:	607b      	str	r3, [r7, #4]
 8002bca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bd0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bd6:	2302      	movs	r3, #2
 8002bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bda:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002bde:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002be0:	2304      	movs	r3, #4
 8002be2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 8002be4:	23d8      	movs	r3, #216	@ 0xd8
 8002be6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002be8:	2302      	movs	r3, #2
 8002bea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8002bec:	2309      	movs	r3, #9
 8002bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bf0:	f107 0320 	add.w	r3, r7, #32
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	f003 fc51 	bl	800649c <HAL_RCC_OscConfig>
 8002bfa:	4603      	mov	r3, r0
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8002c00:	f000 fe12 	bl	8003828 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002c04:	f003 fbfa 	bl	80063fc <HAL_PWREx_EnableOverDrive>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002c0e:	f000 fe0b 	bl	8003828 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c12:	230f      	movs	r3, #15
 8002c14:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c16:	2302      	movs	r3, #2
 8002c18:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c1e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c22:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c24:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c28:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8002c2a:	f107 030c 	add.w	r3, r7, #12
 8002c2e:	2107      	movs	r1, #7
 8002c30:	4618      	mov	r0, r3
 8002c32:	f003 fed7 	bl	80069e4 <HAL_RCC_ClockConfig>
 8002c36:	4603      	mov	r3, r0
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d001      	beq.n	8002c40 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002c3c:	f000 fdf4 	bl	8003828 <Error_Handler>
  }
}
 8002c40:	bf00      	nop
 8002c42:	3750      	adds	r7, #80	@ 0x50
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bd80      	pop	{r7, pc}
 8002c48:	40023800 	.word	0x40023800
 8002c4c:	40007000 	.word	0x40007000

08002c50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002c54:	4b1b      	ldr	r3, [pc, #108]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c56:	4a1c      	ldr	r2, [pc, #112]	@ (8002cc8 <MX_I2C1_Init+0x78>)
 8002c58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20404768;
 8002c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c5c:	4a1b      	ldr	r2, [pc, #108]	@ (8002ccc <MX_I2C1_Init+0x7c>)
 8002c5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002c60:	4b18      	ldr	r3, [pc, #96]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c62:	2200      	movs	r2, #0
 8002c64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c66:	4b17      	ldr	r3, [pc, #92]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c68:	2201      	movs	r2, #1
 8002c6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c6c:	4b15      	ldr	r3, [pc, #84]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002c72:	4b14      	ldr	r3, [pc, #80]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c78:	4b12      	ldr	r3, [pc, #72]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c7e:	4b11      	ldr	r3, [pc, #68]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c80:	2200      	movs	r2, #0
 8002c82:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c84:	4b0f      	ldr	r3, [pc, #60]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c8a:	480e      	ldr	r0, [pc, #56]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c8c:	f003 f948 	bl	8005f20 <HAL_I2C_Init>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d001      	beq.n	8002c9a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002c96:	f000 fdc7 	bl	8003828 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c9a:	2100      	movs	r1, #0
 8002c9c:	4809      	ldr	r0, [pc, #36]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002c9e:	f003 f9db 	bl	8006058 <HAL_I2CEx_ConfigAnalogFilter>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ca8:	f000 fdbe 	bl	8003828 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002cac:	2100      	movs	r1, #0
 8002cae:	4805      	ldr	r0, [pc, #20]	@ (8002cc4 <MX_I2C1_Init+0x74>)
 8002cb0:	f003 fa1d 	bl	80060ee <HAL_I2CEx_ConfigDigitalFilter>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d001      	beq.n	8002cbe <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002cba:	f000 fdb5 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002cbe:	bf00      	nop
 8002cc0:	bd80      	pop	{r7, pc}
 8002cc2:	bf00      	nop
 8002cc4:	2000065c 	.word	0x2000065c
 8002cc8:	40005400 	.word	0x40005400
 8002ccc:	20404768 	.word	0x20404768

08002cd0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002cd4:	4b1b      	ldr	r3, [pc, #108]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002cd6:	4a1c      	ldr	r2, [pc, #112]	@ (8002d48 <MX_SPI2_Init+0x78>)
 8002cd8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002cda:	4b1a      	ldr	r3, [pc, #104]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002cdc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ce0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002ce2:	4b18      	ldr	r3, [pc, #96]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002ce4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002ce8:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_10BIT;
 8002cea:	4b16      	ldr	r3, [pc, #88]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002cec:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8002cf0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cf2:	4b14      	ldr	r3, [pc, #80]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002cf8:	4b12      	ldr	r3, [pc, #72]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002cfe:	4b11      	ldr	r3, [pc, #68]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d04:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002d06:	4b0f      	ldr	r3, [pc, #60]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d08:	2228      	movs	r2, #40	@ 0x28
 8002d0a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d0c:	4b0d      	ldr	r3, [pc, #52]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d12:	4b0c      	ldr	r3, [pc, #48]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d18:	4b0a      	ldr	r3, [pc, #40]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002d1e:	4b09      	ldr	r3, [pc, #36]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d20:	2207      	movs	r2, #7
 8002d22:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002d24:	4b07      	ldr	r3, [pc, #28]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002d2a:	4b06      	ldr	r3, [pc, #24]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002d30:	4804      	ldr	r0, [pc, #16]	@ (8002d44 <MX_SPI2_Init+0x74>)
 8002d32:	f004 fc6d 	bl	8007610 <HAL_SPI_Init>
 8002d36:	4603      	mov	r3, r0
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d001      	beq.n	8002d40 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8002d3c:	f000 fd74 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002d40:	bf00      	nop
 8002d42:	bd80      	pop	{r7, pc}
 8002d44:	200006b0 	.word	0x200006b0
 8002d48:	40003800 	.word	0x40003800

08002d4c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8002d50:	4b1b      	ldr	r3, [pc, #108]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d52:	4a1c      	ldr	r2, [pc, #112]	@ (8002dc4 <MX_SPI3_Init+0x78>)
 8002d54:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8002d56:	4b1a      	ldr	r3, [pc, #104]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d58:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d5c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002d5e:	4b18      	ldr	r3, [pc, #96]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d60:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d64:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_10BIT;
 8002d66:	4b16      	ldr	r3, [pc, #88]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d68:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8002d6c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d6e:	4b14      	ldr	r3, [pc, #80]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d70:	2200      	movs	r2, #0
 8002d72:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002d74:	4b12      	ldr	r3, [pc, #72]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d76:	2201      	movs	r2, #1
 8002d78:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8002d7a:	4b11      	ldr	r3, [pc, #68]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d80:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8002d82:	4b0f      	ldr	r3, [pc, #60]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d84:	2228      	movs	r2, #40	@ 0x28
 8002d86:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d88:	4b0d      	ldr	r3, [pc, #52]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d8e:	4b0c      	ldr	r3, [pc, #48]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d94:	4b0a      	ldr	r3, [pc, #40]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d96:	2200      	movs	r2, #0
 8002d98:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8002d9a:	4b09      	ldr	r3, [pc, #36]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002d9c:	2207      	movs	r2, #7
 8002d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002da0:	4b07      	ldr	r3, [pc, #28]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002da2:	2200      	movs	r2, #0
 8002da4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002da6:	4b06      	ldr	r3, [pc, #24]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8002dac:	4804      	ldr	r0, [pc, #16]	@ (8002dc0 <MX_SPI3_Init+0x74>)
 8002dae:	f004 fc2f 	bl	8007610 <HAL_SPI_Init>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <MX_SPI3_Init+0x70>
  {
    Error_Handler();
 8002db8:	f000 fd36 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8002dbc:	bf00      	nop
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	20000714 	.word	0x20000714
 8002dc4:	40003c00 	.word	0x40003c00

08002dc8 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8002dc8:	b580      	push	{r7, lr}
 8002dca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8002dcc:	4b1b      	ldr	r3, [pc, #108]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002dce:	4a1c      	ldr	r2, [pc, #112]	@ (8002e40 <MX_SPI4_Init+0x78>)
 8002dd0:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8002dd2:	4b1a      	ldr	r3, [pc, #104]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002dd4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002dd8:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002dda:	4b18      	ldr	r3, [pc, #96]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002ddc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002de0:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_10BIT;
 8002de2:	4b16      	ldr	r3, [pc, #88]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002de4:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8002de8:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002dea:	4b14      	ldr	r3, [pc, #80]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002df0:	4b12      	ldr	r3, [pc, #72]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002df2:	2201      	movs	r2, #1
 8002df4:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8002df6:	4b11      	ldr	r3, [pc, #68]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002df8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002dfc:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002e00:	2230      	movs	r2, #48	@ 0x30
 8002e02:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e04:	4b0d      	ldr	r3, [pc, #52]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e10:	4b0a      	ldr	r3, [pc, #40]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 7;
 8002e16:	4b09      	ldr	r3, [pc, #36]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002e18:	2207      	movs	r2, #7
 8002e1a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e1c:	4b07      	ldr	r3, [pc, #28]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002e22:	4b06      	ldr	r3, [pc, #24]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002e24:	2200      	movs	r2, #0
 8002e26:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8002e28:	4804      	ldr	r0, [pc, #16]	@ (8002e3c <MX_SPI4_Init+0x74>)
 8002e2a:	f004 fbf1 	bl	8007610 <HAL_SPI_Init>
 8002e2e:	4603      	mov	r3, r0
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d001      	beq.n	8002e38 <MX_SPI4_Init+0x70>
  {
    Error_Handler();
 8002e34:	f000 fcf8 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8002e38:	bf00      	nop
 8002e3a:	bd80      	pop	{r7, pc}
 8002e3c:	20000778 	.word	0x20000778
 8002e40:	40013400 	.word	0x40013400

08002e44 <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8002e48:	4b1b      	ldr	r3, [pc, #108]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e4a:	4a1c      	ldr	r2, [pc, #112]	@ (8002ebc <MX_SPI5_Init+0x78>)
 8002e4c:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8002e4e:	4b1a      	ldr	r3, [pc, #104]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e50:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e54:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8002e56:	4b18      	ldr	r3, [pc, #96]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e58:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e5c:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_10BIT;
 8002e5e:	4b16      	ldr	r3, [pc, #88]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e60:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8002e64:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e66:	4b14      	ldr	r3, [pc, #80]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002e6c:	4b12      	ldr	r3, [pc, #72]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e6e:	2201      	movs	r2, #1
 8002e70:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8002e72:	4b11      	ldr	r3, [pc, #68]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e78:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8002e7a:	4b0f      	ldr	r3, [pc, #60]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e7c:	2230      	movs	r2, #48	@ 0x30
 8002e7e:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e80:	4b0d      	ldr	r3, [pc, #52]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e86:	4b0c      	ldr	r3, [pc, #48]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e88:	2200      	movs	r2, #0
 8002e8a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e8e:	2200      	movs	r2, #0
 8002e90:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi5.Init.CRCPolynomial = 7;
 8002e92:	4b09      	ldr	r3, [pc, #36]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e94:	2207      	movs	r2, #7
 8002e96:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi5.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002e98:	4b07      	ldr	r3, [pc, #28]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi5.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002e9e:	4b06      	ldr	r3, [pc, #24]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8002ea4:	4804      	ldr	r0, [pc, #16]	@ (8002eb8 <MX_SPI5_Init+0x74>)
 8002ea6:	f004 fbb3 	bl	8007610 <HAL_SPI_Init>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d001      	beq.n	8002eb4 <MX_SPI5_Init+0x70>
  {
    Error_Handler();
 8002eb0:	f000 fcba 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8002eb4:	bf00      	nop
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	200007dc 	.word	0x200007dc
 8002ebc:	40015000 	.word	0x40015000

08002ec0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b08c      	sub	sp, #48	@ 0x30
 8002ec4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002ec6:	f107 030c 	add.w	r3, r7, #12
 8002eca:	2224      	movs	r2, #36	@ 0x24
 8002ecc:	2100      	movs	r1, #0
 8002ece:	4618      	mov	r0, r3
 8002ed0:	f012 ff6e 	bl	8015db0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ed4:	463b      	mov	r3, r7
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	605a      	str	r2, [r3, #4]
 8002edc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002ede:	4b23      	ldr	r3, [pc, #140]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002ee0:	4a23      	ldr	r2, [pc, #140]	@ (8002f70 <MX_TIM1_Init+0xb0>)
 8002ee2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002ee4:	4b21      	ldr	r3, [pc, #132]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002eea:	4b20      	ldr	r3, [pc, #128]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002ef0:	4b1e      	ldr	r3, [pc, #120]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002ef2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ef6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ef8:	4b1c      	ldr	r3, [pc, #112]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002efe:	4b1b      	ldr	r3, [pc, #108]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002f04:	4b19      	ldr	r3, [pc, #100]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002f06:	2280      	movs	r2, #128	@ 0x80
 8002f08:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002f12:	2301      	movs	r3, #1
 8002f14:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002f16:	2300      	movs	r3, #0
 8002f18:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002f22:	2301      	movs	r3, #1
 8002f24:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002f26:	2300      	movs	r3, #0
 8002f28:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8002f2e:	f107 030c 	add.w	r3, r7, #12
 8002f32:	4619      	mov	r1, r3
 8002f34:	480d      	ldr	r0, [pc, #52]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002f36:	f005 fb95 	bl	8008664 <HAL_TIM_Encoder_Init>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d001      	beq.n	8002f44 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8002f40:	f000 fc72 	bl	8003828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f44:	2300      	movs	r3, #0
 8002f46:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f50:	463b      	mov	r3, r7
 8002f52:	4619      	mov	r1, r3
 8002f54:	4805      	ldr	r0, [pc, #20]	@ (8002f6c <MX_TIM1_Init+0xac>)
 8002f56:	f006 fb95 	bl	8009684 <HAL_TIMEx_MasterConfigSynchronization>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8002f60:	f000 fc62 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002f64:	bf00      	nop
 8002f66:	3730      	adds	r7, #48	@ 0x30
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	20000840 	.word	0x20000840
 8002f70:	40010000 	.word	0x40010000

08002f74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b08e      	sub	sp, #56	@ 0x38
 8002f78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002f7e:	2200      	movs	r2, #0
 8002f80:	601a      	str	r2, [r3, #0]
 8002f82:	605a      	str	r2, [r3, #4]
 8002f84:	609a      	str	r2, [r3, #8]
 8002f86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f88:	f107 031c 	add.w	r3, r7, #28
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	605a      	str	r2, [r3, #4]
 8002f92:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002f94:	463b      	mov	r3, r7
 8002f96:	2200      	movs	r2, #0
 8002f98:	601a      	str	r2, [r3, #0]
 8002f9a:	605a      	str	r2, [r3, #4]
 8002f9c:	609a      	str	r2, [r3, #8]
 8002f9e:	60da      	str	r2, [r3, #12]
 8002fa0:	611a      	str	r2, [r3, #16]
 8002fa2:	615a      	str	r2, [r3, #20]
 8002fa4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002fa6:	4b3a      	ldr	r3, [pc, #232]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002fa8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002fac:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002fae:	4b38      	ldr	r3, [pc, #224]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fb4:	4b36      	ldr	r3, [pc, #216]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 43199;
 8002fba:	4b35      	ldr	r3, [pc, #212]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002fbc:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 8002fc0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fc2:	4b33      	ldr	r3, [pc, #204]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002fc8:	4b31      	ldr	r3, [pc, #196]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002fca:	2280      	movs	r2, #128	@ 0x80
 8002fcc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002fce:	4830      	ldr	r0, [pc, #192]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002fd0:	f005 f924 	bl	800821c <HAL_TIM_Base_Init>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d001      	beq.n	8002fde <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8002fda:	f000 fc25 	bl	8003828 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002fde:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002fe2:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002fe4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002fe8:	4619      	mov	r1, r3
 8002fea:	4829      	ldr	r0, [pc, #164]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002fec:	f005 fe8a 	bl	8008d04 <HAL_TIM_ConfigClockSource>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8002ff6:	f000 fc17 	bl	8003828 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002ffa:	4825      	ldr	r0, [pc, #148]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8002ffc:	f005 f9d6 	bl	80083ac <HAL_TIM_PWM_Init>
 8003000:	4603      	mov	r3, r0
 8003002:	2b00      	cmp	r3, #0
 8003004:	d001      	beq.n	800300a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8003006:	f000 fc0f 	bl	8003828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800300a:	2300      	movs	r3, #0
 800300c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800300e:	2300      	movs	r3, #0
 8003010:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003012:	f107 031c 	add.w	r3, r7, #28
 8003016:	4619      	mov	r1, r3
 8003018:	481d      	ldr	r0, [pc, #116]	@ (8003090 <MX_TIM2_Init+0x11c>)
 800301a:	f006 fb33 	bl	8009684 <HAL_TIMEx_MasterConfigSynchronization>
 800301e:	4603      	mov	r3, r0
 8003020:	2b00      	cmp	r3, #0
 8003022:	d001      	beq.n	8003028 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8003024:	f000 fc00 	bl	8003828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003028:	2360      	movs	r3, #96	@ 0x60
 800302a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800302c:	2300      	movs	r3, #0
 800302e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003030:	2300      	movs	r3, #0
 8003032:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003034:	2300      	movs	r3, #0
 8003036:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003038:	463b      	mov	r3, r7
 800303a:	2200      	movs	r2, #0
 800303c:	4619      	mov	r1, r3
 800303e:	4814      	ldr	r0, [pc, #80]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8003040:	f005 fd4c 	bl	8008adc <HAL_TIM_PWM_ConfigChannel>
 8003044:	4603      	mov	r3, r0
 8003046:	2b00      	cmp	r3, #0
 8003048:	d001      	beq.n	800304e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800304a:	f000 fbed 	bl	8003828 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800304e:	463b      	mov	r3, r7
 8003050:	2208      	movs	r2, #8
 8003052:	4619      	mov	r1, r3
 8003054:	480e      	ldr	r0, [pc, #56]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8003056:	f005 fd41 	bl	8008adc <HAL_TIM_PWM_ConfigChannel>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d001      	beq.n	8003064 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8003060:	f000 fbe2 	bl	8003828 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003064:	463b      	mov	r3, r7
 8003066:	220c      	movs	r2, #12
 8003068:	4619      	mov	r1, r3
 800306a:	4809      	ldr	r0, [pc, #36]	@ (8003090 <MX_TIM2_Init+0x11c>)
 800306c:	f005 fd36 	bl	8008adc <HAL_TIM_PWM_ConfigChannel>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8003076:	f000 fbd7 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start(&htim2);
 800307a:	4805      	ldr	r0, [pc, #20]	@ (8003090 <MX_TIM2_Init+0x11c>)
 800307c:	f005 f926 	bl	80082cc <HAL_TIM_Base_Start>
  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003080:	4803      	ldr	r0, [pc, #12]	@ (8003090 <MX_TIM2_Init+0x11c>)
 8003082:	f000 fed5 	bl	8003e30 <HAL_TIM_MspPostInit>

}
 8003086:	bf00      	nop
 8003088:	3738      	adds	r7, #56	@ 0x38
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	2000088c 	.word	0x2000088c

08003094 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b08c      	sub	sp, #48	@ 0x30
 8003098:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800309a:	f107 030c 	add.w	r3, r7, #12
 800309e:	2224      	movs	r2, #36	@ 0x24
 80030a0:	2100      	movs	r1, #0
 80030a2:	4618      	mov	r0, r3
 80030a4:	f012 fe84 	bl	8015db0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030a8:	463b      	mov	r3, r7
 80030aa:	2200      	movs	r2, #0
 80030ac:	601a      	str	r2, [r3, #0]
 80030ae:	605a      	str	r2, [r3, #4]
 80030b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80030b2:	4b21      	ldr	r3, [pc, #132]	@ (8003138 <MX_TIM3_Init+0xa4>)
 80030b4:	4a21      	ldr	r2, [pc, #132]	@ (800313c <MX_TIM3_Init+0xa8>)
 80030b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80030b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003138 <MX_TIM3_Init+0xa4>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80030be:	4b1e      	ldr	r3, [pc, #120]	@ (8003138 <MX_TIM3_Init+0xa4>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80030c4:	4b1c      	ldr	r3, [pc, #112]	@ (8003138 <MX_TIM3_Init+0xa4>)
 80030c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80030ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80030cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003138 <MX_TIM3_Init+0xa4>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80030d2:	4b19      	ldr	r3, [pc, #100]	@ (8003138 <MX_TIM3_Init+0xa4>)
 80030d4:	2280      	movs	r2, #128	@ 0x80
 80030d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80030d8:	2303      	movs	r3, #3
 80030da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80030dc:	2300      	movs	r3, #0
 80030de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80030e0:	2301      	movs	r3, #1
 80030e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80030e4:	2300      	movs	r3, #0
 80030e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80030e8:	2300      	movs	r3, #0
 80030ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80030ec:	2300      	movs	r3, #0
 80030ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80030f0:	2301      	movs	r3, #1
 80030f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80030f4:	2300      	movs	r3, #0
 80030f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80030f8:	2300      	movs	r3, #0
 80030fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80030fc:	f107 030c 	add.w	r3, r7, #12
 8003100:	4619      	mov	r1, r3
 8003102:	480d      	ldr	r0, [pc, #52]	@ (8003138 <MX_TIM3_Init+0xa4>)
 8003104:	f005 faae 	bl	8008664 <HAL_TIM_Encoder_Init>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d001      	beq.n	8003112 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800310e:	f000 fb8b 	bl	8003828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003112:	2300      	movs	r3, #0
 8003114:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003116:	2300      	movs	r3, #0
 8003118:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800311a:	463b      	mov	r3, r7
 800311c:	4619      	mov	r1, r3
 800311e:	4806      	ldr	r0, [pc, #24]	@ (8003138 <MX_TIM3_Init+0xa4>)
 8003120:	f006 fab0 	bl	8009684 <HAL_TIMEx_MasterConfigSynchronization>
 8003124:	4603      	mov	r3, r0
 8003126:	2b00      	cmp	r3, #0
 8003128:	d001      	beq.n	800312e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800312a:	f000 fb7d 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800312e:	bf00      	nop
 8003130:	3730      	adds	r7, #48	@ 0x30
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	200008d8 	.word	0x200008d8
 800313c:	40000400 	.word	0x40000400

08003140 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b08c      	sub	sp, #48	@ 0x30
 8003144:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003146:	f107 030c 	add.w	r3, r7, #12
 800314a:	2224      	movs	r2, #36	@ 0x24
 800314c:	2100      	movs	r1, #0
 800314e:	4618      	mov	r0, r3
 8003150:	f012 fe2e 	bl	8015db0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003154:	463b      	mov	r3, r7
 8003156:	2200      	movs	r2, #0
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	605a      	str	r2, [r3, #4]
 800315c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800315e:	4b21      	ldr	r3, [pc, #132]	@ (80031e4 <MX_TIM4_Init+0xa4>)
 8003160:	4a21      	ldr	r2, [pc, #132]	@ (80031e8 <MX_TIM4_Init+0xa8>)
 8003162:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003164:	4b1f      	ldr	r3, [pc, #124]	@ (80031e4 <MX_TIM4_Init+0xa4>)
 8003166:	2200      	movs	r2, #0
 8003168:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800316a:	4b1e      	ldr	r3, [pc, #120]	@ (80031e4 <MX_TIM4_Init+0xa4>)
 800316c:	2200      	movs	r2, #0
 800316e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003170:	4b1c      	ldr	r3, [pc, #112]	@ (80031e4 <MX_TIM4_Init+0xa4>)
 8003172:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003176:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003178:	4b1a      	ldr	r3, [pc, #104]	@ (80031e4 <MX_TIM4_Init+0xa4>)
 800317a:	2200      	movs	r2, #0
 800317c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800317e:	4b19      	ldr	r3, [pc, #100]	@ (80031e4 <MX_TIM4_Init+0xa4>)
 8003180:	2280      	movs	r2, #128	@ 0x80
 8003182:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003184:	2303      	movs	r3, #3
 8003186:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003188:	2300      	movs	r3, #0
 800318a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800318c:	2301      	movs	r3, #1
 800318e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003190:	2300      	movs	r3, #0
 8003192:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003194:	2300      	movs	r3, #0
 8003196:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003198:	2300      	movs	r3, #0
 800319a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800319c:	2301      	movs	r3, #1
 800319e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80031a0:	2300      	movs	r3, #0
 80031a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80031a4:	2300      	movs	r3, #0
 80031a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80031a8:	f107 030c 	add.w	r3, r7, #12
 80031ac:	4619      	mov	r1, r3
 80031ae:	480d      	ldr	r0, [pc, #52]	@ (80031e4 <MX_TIM4_Init+0xa4>)
 80031b0:	f005 fa58 	bl	8008664 <HAL_TIM_Encoder_Init>
 80031b4:	4603      	mov	r3, r0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d001      	beq.n	80031be <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 80031ba:	f000 fb35 	bl	8003828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031be:	2300      	movs	r3, #0
 80031c0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031c2:	2300      	movs	r3, #0
 80031c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80031c6:	463b      	mov	r3, r7
 80031c8:	4619      	mov	r1, r3
 80031ca:	4806      	ldr	r0, [pc, #24]	@ (80031e4 <MX_TIM4_Init+0xa4>)
 80031cc:	f006 fa5a 	bl	8009684 <HAL_TIMEx_MasterConfigSynchronization>
 80031d0:	4603      	mov	r3, r0
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d001      	beq.n	80031da <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80031d6:	f000 fb27 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80031da:	bf00      	nop
 80031dc:	3730      	adds	r7, #48	@ 0x30
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	20000924 	.word	0x20000924
 80031e8:	40000800 	.word	0x40000800

080031ec <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b08e      	sub	sp, #56	@ 0x38
 80031f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80031f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80031f6:	2200      	movs	r2, #0
 80031f8:	601a      	str	r2, [r3, #0]
 80031fa:	605a      	str	r2, [r3, #4]
 80031fc:	609a      	str	r2, [r3, #8]
 80031fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003200:	f107 031c 	add.w	r3, r7, #28
 8003204:	2200      	movs	r2, #0
 8003206:	601a      	str	r2, [r3, #0]
 8003208:	605a      	str	r2, [r3, #4]
 800320a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800320c:	463b      	mov	r3, r7
 800320e:	2200      	movs	r2, #0
 8003210:	601a      	str	r2, [r3, #0]
 8003212:	605a      	str	r2, [r3, #4]
 8003214:	609a      	str	r2, [r3, #8]
 8003216:	60da      	str	r2, [r3, #12]
 8003218:	611a      	str	r2, [r3, #16]
 800321a:	615a      	str	r2, [r3, #20]
 800321c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800321e:	4b32      	ldr	r3, [pc, #200]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 8003220:	4a32      	ldr	r2, [pc, #200]	@ (80032ec <MX_TIM5_Init+0x100>)
 8003222:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003224:	4b30      	ldr	r3, [pc, #192]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 8003226:	2200      	movs	r2, #0
 8003228:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800322a:	4b2f      	ldr	r3, [pc, #188]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 800322c:	2200      	movs	r2, #0
 800322e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 43199;
 8003230:	4b2d      	ldr	r3, [pc, #180]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 8003232:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 8003236:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003238:	4b2b      	ldr	r3, [pc, #172]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 800323a:	2200      	movs	r2, #0
 800323c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800323e:	4b2a      	ldr	r3, [pc, #168]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 8003240:	2200      	movs	r2, #0
 8003242:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8003244:	4828      	ldr	r0, [pc, #160]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 8003246:	f004 ffe9 	bl	800821c <HAL_TIM_Base_Init>
 800324a:	4603      	mov	r3, r0
 800324c:	2b00      	cmp	r3, #0
 800324e:	d001      	beq.n	8003254 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8003250:	f000 faea 	bl	8003828 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003254:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003258:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800325a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800325e:	4619      	mov	r1, r3
 8003260:	4821      	ldr	r0, [pc, #132]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 8003262:	f005 fd4f 	bl	8008d04 <HAL_TIM_ConfigClockSource>
 8003266:	4603      	mov	r3, r0
 8003268:	2b00      	cmp	r3, #0
 800326a:	d001      	beq.n	8003270 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 800326c:	f000 fadc 	bl	8003828 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8003270:	481d      	ldr	r0, [pc, #116]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 8003272:	f005 f89b 	bl	80083ac <HAL_TIM_PWM_Init>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d001      	beq.n	8003280 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 800327c:	f000 fad4 	bl	8003828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003280:	2300      	movs	r3, #0
 8003282:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003284:	2300      	movs	r3, #0
 8003286:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003288:	f107 031c 	add.w	r3, r7, #28
 800328c:	4619      	mov	r1, r3
 800328e:	4816      	ldr	r0, [pc, #88]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 8003290:	f006 f9f8 	bl	8009684 <HAL_TIMEx_MasterConfigSynchronization>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800329a:	f000 fac5 	bl	8003828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800329e:	2360      	movs	r3, #96	@ 0x60
 80032a0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80032a2:	2300      	movs	r3, #0
 80032a4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032a6:	2300      	movs	r3, #0
 80032a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032aa:	2300      	movs	r3, #0
 80032ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032ae:	463b      	mov	r3, r7
 80032b0:	2200      	movs	r2, #0
 80032b2:	4619      	mov	r1, r3
 80032b4:	480c      	ldr	r0, [pc, #48]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 80032b6:	f005 fc11 	bl	8008adc <HAL_TIM_PWM_ConfigChannel>
 80032ba:	4603      	mov	r3, r0
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d001      	beq.n	80032c4 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 80032c0:	f000 fab2 	bl	8003828 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80032c4:	463b      	mov	r3, r7
 80032c6:	220c      	movs	r2, #12
 80032c8:	4619      	mov	r1, r3
 80032ca:	4807      	ldr	r0, [pc, #28]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 80032cc:	f005 fc06 	bl	8008adc <HAL_TIM_PWM_ConfigChannel>
 80032d0:	4603      	mov	r3, r0
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d001      	beq.n	80032da <MX_TIM5_Init+0xee>
  {
    Error_Handler();
 80032d6:	f000 faa7 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80032da:	4803      	ldr	r0, [pc, #12]	@ (80032e8 <MX_TIM5_Init+0xfc>)
 80032dc:	f000 fda8 	bl	8003e30 <HAL_TIM_MspPostInit>

}
 80032e0:	bf00      	nop
 80032e2:	3738      	adds	r7, #56	@ 0x38
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	20000970 	.word	0x20000970
 80032ec:	40000c00 	.word	0x40000c00

080032f0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80032f0:	b580      	push	{r7, lr}
 80032f2:	b08c      	sub	sp, #48	@ 0x30
 80032f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80032f6:	f107 030c 	add.w	r3, r7, #12
 80032fa:	2224      	movs	r2, #36	@ 0x24
 80032fc:	2100      	movs	r1, #0
 80032fe:	4618      	mov	r0, r3
 8003300:	f012 fd56 	bl	8015db0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003304:	463b      	mov	r3, r7
 8003306:	2200      	movs	r2, #0
 8003308:	601a      	str	r2, [r3, #0]
 800330a:	605a      	str	r2, [r3, #4]
 800330c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800330e:	4b23      	ldr	r3, [pc, #140]	@ (800339c <MX_TIM8_Init+0xac>)
 8003310:	4a23      	ldr	r2, [pc, #140]	@ (80033a0 <MX_TIM8_Init+0xb0>)
 8003312:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003314:	4b21      	ldr	r3, [pc, #132]	@ (800339c <MX_TIM8_Init+0xac>)
 8003316:	2200      	movs	r2, #0
 8003318:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800331a:	4b20      	ldr	r3, [pc, #128]	@ (800339c <MX_TIM8_Init+0xac>)
 800331c:	2200      	movs	r2, #0
 800331e:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003320:	4b1e      	ldr	r3, [pc, #120]	@ (800339c <MX_TIM8_Init+0xac>)
 8003322:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003326:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003328:	4b1c      	ldr	r3, [pc, #112]	@ (800339c <MX_TIM8_Init+0xac>)
 800332a:	2200      	movs	r2, #0
 800332c:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800332e:	4b1b      	ldr	r3, [pc, #108]	@ (800339c <MX_TIM8_Init+0xac>)
 8003330:	2200      	movs	r2, #0
 8003332:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003334:	4b19      	ldr	r3, [pc, #100]	@ (800339c <MX_TIM8_Init+0xac>)
 8003336:	2280      	movs	r2, #128	@ 0x80
 8003338:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800333a:	2303      	movs	r3, #3
 800333c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800333e:	2300      	movs	r3, #0
 8003340:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003342:	2301      	movs	r3, #1
 8003344:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003346:	2300      	movs	r3, #0
 8003348:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800334a:	2300      	movs	r3, #0
 800334c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800334e:	2300      	movs	r3, #0
 8003350:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003352:	2301      	movs	r3, #1
 8003354:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003356:	2300      	movs	r3, #0
 8003358:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800335e:	f107 030c 	add.w	r3, r7, #12
 8003362:	4619      	mov	r1, r3
 8003364:	480d      	ldr	r0, [pc, #52]	@ (800339c <MX_TIM8_Init+0xac>)
 8003366:	f005 f97d 	bl	8008664 <HAL_TIM_Encoder_Init>
 800336a:	4603      	mov	r3, r0
 800336c:	2b00      	cmp	r3, #0
 800336e:	d001      	beq.n	8003374 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8003370:	f000 fa5a 	bl	8003828 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003374:	2300      	movs	r3, #0
 8003376:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003378:	2300      	movs	r3, #0
 800337a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800337c:	2300      	movs	r3, #0
 800337e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003380:	463b      	mov	r3, r7
 8003382:	4619      	mov	r1, r3
 8003384:	4805      	ldr	r0, [pc, #20]	@ (800339c <MX_TIM8_Init+0xac>)
 8003386:	f006 f97d 	bl	8009684 <HAL_TIMEx_MasterConfigSynchronization>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003390:	f000 fa4a 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003394:	bf00      	nop
 8003396:	3730      	adds	r7, #48	@ 0x30
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	200009bc 	.word	0x200009bc
 80033a0:	40010400 	.word	0x40010400

080033a4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b08c      	sub	sp, #48	@ 0x30
 80033a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80033aa:	f107 0320 	add.w	r3, r7, #32
 80033ae:	2200      	movs	r2, #0
 80033b0:	601a      	str	r2, [r3, #0]
 80033b2:	605a      	str	r2, [r3, #4]
 80033b4:	609a      	str	r2, [r3, #8]
 80033b6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80033b8:	1d3b      	adds	r3, r7, #4
 80033ba:	2200      	movs	r2, #0
 80033bc:	601a      	str	r2, [r3, #0]
 80033be:	605a      	str	r2, [r3, #4]
 80033c0:	609a      	str	r2, [r3, #8]
 80033c2:	60da      	str	r2, [r3, #12]
 80033c4:	611a      	str	r2, [r3, #16]
 80033c6:	615a      	str	r2, [r3, #20]
 80033c8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80033ca:	4b2b      	ldr	r3, [pc, #172]	@ (8003478 <MX_TIM9_Init+0xd4>)
 80033cc:	4a2b      	ldr	r2, [pc, #172]	@ (800347c <MX_TIM9_Init+0xd8>)
 80033ce:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 0;
 80033d0:	4b29      	ldr	r3, [pc, #164]	@ (8003478 <MX_TIM9_Init+0xd4>)
 80033d2:	2200      	movs	r2, #0
 80033d4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033d6:	4b28      	ldr	r3, [pc, #160]	@ (8003478 <MX_TIM9_Init+0xd4>)
 80033d8:	2200      	movs	r2, #0
 80033da:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 43199;
 80033dc:	4b26      	ldr	r3, [pc, #152]	@ (8003478 <MX_TIM9_Init+0xd4>)
 80033de:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 80033e2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033e4:	4b24      	ldr	r3, [pc, #144]	@ (8003478 <MX_TIM9_Init+0xd4>)
 80033e6:	2200      	movs	r2, #0
 80033e8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033ea:	4b23      	ldr	r3, [pc, #140]	@ (8003478 <MX_TIM9_Init+0xd4>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80033f0:	4821      	ldr	r0, [pc, #132]	@ (8003478 <MX_TIM9_Init+0xd4>)
 80033f2:	f004 ff13 	bl	800821c <HAL_TIM_Base_Init>
 80033f6:	4603      	mov	r3, r0
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d001      	beq.n	8003400 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 80033fc:	f000 fa14 	bl	8003828 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003400:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003404:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8003406:	f107 0320 	add.w	r3, r7, #32
 800340a:	4619      	mov	r1, r3
 800340c:	481a      	ldr	r0, [pc, #104]	@ (8003478 <MX_TIM9_Init+0xd4>)
 800340e:	f005 fc79 	bl	8008d04 <HAL_TIM_ConfigClockSource>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d001      	beq.n	800341c <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8003418:	f000 fa06 	bl	8003828 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 800341c:	4816      	ldr	r0, [pc, #88]	@ (8003478 <MX_TIM9_Init+0xd4>)
 800341e:	f004 ffc5 	bl	80083ac <HAL_TIM_PWM_Init>
 8003422:	4603      	mov	r3, r0
 8003424:	2b00      	cmp	r3, #0
 8003426:	d001      	beq.n	800342c <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8003428:	f000 f9fe 	bl	8003828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800342c:	2360      	movs	r3, #96	@ 0x60
 800342e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003430:	2300      	movs	r3, #0
 8003432:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003434:	2300      	movs	r3, #0
 8003436:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003438:	2300      	movs	r3, #0
 800343a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800343c:	1d3b      	adds	r3, r7, #4
 800343e:	2200      	movs	r2, #0
 8003440:	4619      	mov	r1, r3
 8003442:	480d      	ldr	r0, [pc, #52]	@ (8003478 <MX_TIM9_Init+0xd4>)
 8003444:	f005 fb4a 	bl	8008adc <HAL_TIM_PWM_ConfigChannel>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 800344e:	f000 f9eb 	bl	8003828 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003452:	1d3b      	adds	r3, r7, #4
 8003454:	2204      	movs	r2, #4
 8003456:	4619      	mov	r1, r3
 8003458:	4807      	ldr	r0, [pc, #28]	@ (8003478 <MX_TIM9_Init+0xd4>)
 800345a:	f005 fb3f 	bl	8008adc <HAL_TIM_PWM_ConfigChannel>
 800345e:	4603      	mov	r3, r0
 8003460:	2b00      	cmp	r3, #0
 8003462:	d001      	beq.n	8003468 <MX_TIM9_Init+0xc4>
  {
    Error_Handler();
 8003464:	f000 f9e0 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8003468:	4803      	ldr	r0, [pc, #12]	@ (8003478 <MX_TIM9_Init+0xd4>)
 800346a:	f000 fce1 	bl	8003e30 <HAL_TIM_MspPostInit>

}
 800346e:	bf00      	nop
 8003470:	3730      	adds	r7, #48	@ 0x30
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	20000a08 	.word	0x20000a08
 800347c:	40014000 	.word	0x40014000

08003480 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b088      	sub	sp, #32
 8003484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003486:	1d3b      	adds	r3, r7, #4
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]
 800348c:	605a      	str	r2, [r3, #4]
 800348e:	609a      	str	r2, [r3, #8]
 8003490:	60da      	str	r2, [r3, #12]
 8003492:	611a      	str	r2, [r3, #16]
 8003494:	615a      	str	r2, [r3, #20]
 8003496:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8003498:	4b1e      	ldr	r3, [pc, #120]	@ (8003514 <MX_TIM10_Init+0x94>)
 800349a:	4a1f      	ldr	r2, [pc, #124]	@ (8003518 <MX_TIM10_Init+0x98>)
 800349c:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 0;
 800349e:	4b1d      	ldr	r3, [pc, #116]	@ (8003514 <MX_TIM10_Init+0x94>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 80034a4:	4b1b      	ldr	r3, [pc, #108]	@ (8003514 <MX_TIM10_Init+0x94>)
 80034a6:	2200      	movs	r2, #0
 80034a8:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 43199;
 80034aa:	4b1a      	ldr	r3, [pc, #104]	@ (8003514 <MX_TIM10_Init+0x94>)
 80034ac:	f64a 02bf 	movw	r2, #43199	@ 0xa8bf
 80034b0:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80034b2:	4b18      	ldr	r3, [pc, #96]	@ (8003514 <MX_TIM10_Init+0x94>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80034b8:	4b16      	ldr	r3, [pc, #88]	@ (8003514 <MX_TIM10_Init+0x94>)
 80034ba:	2200      	movs	r2, #0
 80034bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 80034be:	4815      	ldr	r0, [pc, #84]	@ (8003514 <MX_TIM10_Init+0x94>)
 80034c0:	f004 feac 	bl	800821c <HAL_TIM_Base_Init>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d001      	beq.n	80034ce <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 80034ca:	f000 f9ad 	bl	8003828 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim10) != HAL_OK)
 80034ce:	4811      	ldr	r0, [pc, #68]	@ (8003514 <MX_TIM10_Init+0x94>)
 80034d0:	f004 ff6c 	bl	80083ac <HAL_TIM_PWM_Init>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d001      	beq.n	80034de <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 80034da:	f000 f9a5 	bl	8003828 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80034de:	2360      	movs	r3, #96	@ 0x60
 80034e0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80034e2:	2300      	movs	r3, #0
 80034e4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80034e6:	2300      	movs	r3, #0
 80034e8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80034ea:	2300      	movs	r3, #0
 80034ec:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80034ee:	1d3b      	adds	r3, r7, #4
 80034f0:	2200      	movs	r2, #0
 80034f2:	4619      	mov	r1, r3
 80034f4:	4807      	ldr	r0, [pc, #28]	@ (8003514 <MX_TIM10_Init+0x94>)
 80034f6:	f005 faf1 	bl	8008adc <HAL_TIM_PWM_ConfigChannel>
 80034fa:	4603      	mov	r3, r0
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d001      	beq.n	8003504 <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8003500:	f000 f992 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */
  HAL_TIM_MspPostInit(&htim10);
 8003504:	4803      	ldr	r0, [pc, #12]	@ (8003514 <MX_TIM10_Init+0x94>)
 8003506:	f000 fc93 	bl	8003e30 <HAL_TIM_MspPostInit>

}
 800350a:	bf00      	nop
 800350c:	3720      	adds	r7, #32
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	20000a54 	.word	0x20000a54
 8003518:	40014400 	.word	0x40014400

0800351c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8003520:	4b14      	ldr	r3, [pc, #80]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 8003522:	4a15      	ldr	r2, [pc, #84]	@ (8003578 <MX_USART3_UART_Init+0x5c>)
 8003524:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003526:	4b13      	ldr	r3, [pc, #76]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 8003528:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800352c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800352e:	4b11      	ldr	r3, [pc, #68]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 8003530:	2200      	movs	r2, #0
 8003532:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003534:	4b0f      	ldr	r3, [pc, #60]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 8003536:	2200      	movs	r2, #0
 8003538:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800353a:	4b0e      	ldr	r3, [pc, #56]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 800353c:	2200      	movs	r2, #0
 800353e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003540:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 8003542:	220c      	movs	r2, #12
 8003544:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003546:	4b0b      	ldr	r3, [pc, #44]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 8003548:	2200      	movs	r2, #0
 800354a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800354c:	4b09      	ldr	r3, [pc, #36]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 800354e:	2200      	movs	r2, #0
 8003550:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003552:	4b08      	ldr	r3, [pc, #32]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 8003554:	2200      	movs	r2, #0
 8003556:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003558:	4b06      	ldr	r3, [pc, #24]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 800355a:	2200      	movs	r2, #0
 800355c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800355e:	4805      	ldr	r0, [pc, #20]	@ (8003574 <MX_USART3_UART_Init+0x58>)
 8003560:	f006 f93c 	bl	80097dc <HAL_UART_Init>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d001      	beq.n	800356e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800356a:	f000 f95d 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800356e:	bf00      	nop
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	20000aa0 	.word	0x20000aa0
 8003578:	40004800 	.word	0x40004800

0800357c <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8003580:	4b14      	ldr	r3, [pc, #80]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003582:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8003586:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8003588:	4b12      	ldr	r3, [pc, #72]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800358a:	2206      	movs	r2, #6
 800358c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800358e:	4b11      	ldr	r3, [pc, #68]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003590:	2202      	movs	r2, #2
 8003592:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8003594:	4b0f      	ldr	r3, [pc, #60]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8003596:	2200      	movs	r2, #0
 8003598:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800359a:	4b0e      	ldr	r3, [pc, #56]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800359c:	2202      	movs	r2, #2
 800359e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80035a0:	4b0c      	ldr	r3, [pc, #48]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80035a6:	4b0b      	ldr	r3, [pc, #44]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80035ac:	4b09      	ldr	r3, [pc, #36]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80035ae:	2200      	movs	r2, #0
 80035b0:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80035b2:	4b08      	ldr	r3, [pc, #32]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80035b4:	2201      	movs	r2, #1
 80035b6:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80035b8:	4b06      	ldr	r3, [pc, #24]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80035be:	4805      	ldr	r0, [pc, #20]	@ (80035d4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80035c0:	f002 fde1 	bl	8006186 <HAL_PCD_Init>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80035ca:	f000 f92d 	bl	8003828 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80035ce:	bf00      	nop
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20000b28 	.word	0x20000b28

080035d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08e      	sub	sp, #56	@ 0x38
 80035dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	605a      	str	r2, [r3, #4]
 80035e8:	609a      	str	r2, [r3, #8]
 80035ea:	60da      	str	r2, [r3, #12]
 80035ec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035ee:	4b86      	ldr	r3, [pc, #536]	@ (8003808 <MX_GPIO_Init+0x230>)
 80035f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f2:	4a85      	ldr	r2, [pc, #532]	@ (8003808 <MX_GPIO_Init+0x230>)
 80035f4:	f043 0310 	orr.w	r3, r3, #16
 80035f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80035fa:	4b83      	ldr	r3, [pc, #524]	@ (8003808 <MX_GPIO_Init+0x230>)
 80035fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fe:	f003 0310 	and.w	r3, r3, #16
 8003602:	623b      	str	r3, [r7, #32]
 8003604:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003606:	4b80      	ldr	r3, [pc, #512]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003608:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800360a:	4a7f      	ldr	r2, [pc, #508]	@ (8003808 <MX_GPIO_Init+0x230>)
 800360c:	f043 0304 	orr.w	r3, r3, #4
 8003610:	6313      	str	r3, [r2, #48]	@ 0x30
 8003612:	4b7d      	ldr	r3, [pc, #500]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003614:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003616:	f003 0304 	and.w	r3, r3, #4
 800361a:	61fb      	str	r3, [r7, #28]
 800361c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800361e:	4b7a      	ldr	r3, [pc, #488]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	4a79      	ldr	r2, [pc, #484]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003624:	f043 0320 	orr.w	r3, r3, #32
 8003628:	6313      	str	r3, [r2, #48]	@ 0x30
 800362a:	4b77      	ldr	r3, [pc, #476]	@ (8003808 <MX_GPIO_Init+0x230>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800362e:	f003 0320 	and.w	r3, r3, #32
 8003632:	61bb      	str	r3, [r7, #24]
 8003634:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003636:	4b74      	ldr	r3, [pc, #464]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800363a:	4a73      	ldr	r2, [pc, #460]	@ (8003808 <MX_GPIO_Init+0x230>)
 800363c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003640:	6313      	str	r3, [r2, #48]	@ 0x30
 8003642:	4b71      	ldr	r3, [pc, #452]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800364a:	617b      	str	r3, [r7, #20]
 800364c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800364e:	4b6e      	ldr	r3, [pc, #440]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003652:	4a6d      	ldr	r2, [pc, #436]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003654:	f043 0301 	orr.w	r3, r3, #1
 8003658:	6313      	str	r3, [r2, #48]	@ 0x30
 800365a:	4b6b      	ldr	r3, [pc, #428]	@ (8003808 <MX_GPIO_Init+0x230>)
 800365c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800365e:	f003 0301 	and.w	r3, r3, #1
 8003662:	613b      	str	r3, [r7, #16]
 8003664:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003666:	4b68      	ldr	r3, [pc, #416]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	4a67      	ldr	r2, [pc, #412]	@ (8003808 <MX_GPIO_Init+0x230>)
 800366c:	f043 0302 	orr.w	r3, r3, #2
 8003670:	6313      	str	r3, [r2, #48]	@ 0x30
 8003672:	4b65      	ldr	r3, [pc, #404]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003674:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003676:	f003 0302 	and.w	r3, r3, #2
 800367a:	60fb      	str	r3, [r7, #12]
 800367c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800367e:	4b62      	ldr	r3, [pc, #392]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003682:	4a61      	ldr	r2, [pc, #388]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003684:	f043 0308 	orr.w	r3, r3, #8
 8003688:	6313      	str	r3, [r2, #48]	@ 0x30
 800368a:	4b5f      	ldr	r3, [pc, #380]	@ (8003808 <MX_GPIO_Init+0x230>)
 800368c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800368e:	f003 0308 	and.w	r3, r3, #8
 8003692:	60bb      	str	r3, [r7, #8]
 8003694:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003696:	4b5c      	ldr	r3, [pc, #368]	@ (8003808 <MX_GPIO_Init+0x230>)
 8003698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369a:	4a5b      	ldr	r2, [pc, #364]	@ (8003808 <MX_GPIO_Init+0x230>)
 800369c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80036a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80036a2:	4b59      	ldr	r3, [pc, #356]	@ (8003808 <MX_GPIO_Init+0x230>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036aa:	607b      	str	r3, [r7, #4]
 80036ac:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ENC4_CS_Pin_Pin|MOTOR2_L_Pin|MOTOR3_L_Pin, GPIO_PIN_RESET);
 80036ae:	2200      	movs	r2, #0
 80036b0:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 80036b4:	4855      	ldr	r0, [pc, #340]	@ (800380c <MX_GPIO_Init+0x234>)
 80036b6:	f002 fc19 	bl	8005eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, MOTOR4_R_Pin|MOTOR4_L_Pin|ENC5_CS_Pin_Pin|MOTOR3_R_Pin
 80036ba:	2200      	movs	r2, #0
 80036bc:	f244 6130 	movw	r1, #17968	@ 0x4630
 80036c0:	4853      	ldr	r0, [pc, #332]	@ (8003810 <MX_GPIO_Init+0x238>)
 80036c2:	f002 fc13 	bl	8005eec <HAL_GPIO_WritePin>
                          |MOTOR1_R_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ENC3_CS_Pin_GPIO_Port, ENC3_CS_Pin_Pin, GPIO_PIN_RESET);
 80036c6:	2200      	movs	r2, #0
 80036c8:	2110      	movs	r1, #16
 80036ca:	4852      	ldr	r0, [pc, #328]	@ (8003814 <MX_GPIO_Init+0x23c>)
 80036cc:	f002 fc0e 	bl	8005eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|ENC2_CS_Pin_Pin|LD2_Pin, GPIO_PIN_RESET);
 80036d0:	2200      	movs	r2, #0
 80036d2:	f244 0191 	movw	r1, #16529	@ 0x4091
 80036d6:	4850      	ldr	r0, [pc, #320]	@ (8003818 <MX_GPIO_Init+0x240>)
 80036d8:	f002 fc08 	bl	8005eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, MOTOR2_R_Pin|MOTOR1_L_Pin|MOTOR8_R_Pin|MOTOR5_R_Pin
 80036dc:	2200      	movs	r2, #0
 80036de:	f24c 01f4 	movw	r1, #49396	@ 0xc0f4
 80036e2:	484e      	ldr	r0, [pc, #312]	@ (800381c <MX_GPIO_Init+0x244>)
 80036e4:	f002 fc02 	bl	8005eec <HAL_GPIO_WritePin>
                          |MOTOR5_L_Pin|MOTOR6_R_Pin|MOTOR6_L_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, MOTOR7_L_Pin|MOTOR7_R_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 80036e8:	2200      	movs	r2, #0
 80036ea:	214c      	movs	r1, #76	@ 0x4c
 80036ec:	484c      	ldr	r0, [pc, #304]	@ (8003820 <MX_GPIO_Init+0x248>)
 80036ee:	f002 fbfd 	bl	8005eec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR8_L_GPIO_Port, MOTOR8_L_Pin, GPIO_PIN_RESET);
 80036f2:	2200      	movs	r2, #0
 80036f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80036f8:	484a      	ldr	r0, [pc, #296]	@ (8003824 <MX_GPIO_Init+0x24c>)
 80036fa:	f002 fbf7 	bl	8005eec <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ENC4_CS_Pin_Pin MOTOR2_L_Pin MOTOR3_L_Pin */
  GPIO_InitStruct.Pin = ENC4_CS_Pin_Pin|MOTOR2_L_Pin|MOTOR3_L_Pin;
 80036fe:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8003702:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003704:	2301      	movs	r3, #1
 8003706:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003708:	2300      	movs	r3, #0
 800370a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800370c:	2300      	movs	r3, #0
 800370e:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003710:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003714:	4619      	mov	r1, r3
 8003716:	483d      	ldr	r0, [pc, #244]	@ (800380c <MX_GPIO_Init+0x234>)
 8003718:	f002 fa3c 	bl	8005b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800371c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003720:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003722:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8003726:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003728:	2300      	movs	r3, #0
 800372a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800372c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003730:	4619      	mov	r1, r3
 8003732:	483c      	ldr	r0, [pc, #240]	@ (8003824 <MX_GPIO_Init+0x24c>)
 8003734:	f002 fa2e 	bl	8005b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR4_R_Pin MOTOR4_L_Pin ENC5_CS_Pin_Pin MOTOR3_R_Pin
                           MOTOR1_R_Pin */
  GPIO_InitStruct.Pin = MOTOR4_R_Pin|MOTOR4_L_Pin|ENC5_CS_Pin_Pin|MOTOR3_R_Pin
 8003738:	f244 6330 	movw	r3, #17968	@ 0x4630
 800373c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MOTOR1_R_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800373e:	2301      	movs	r3, #1
 8003740:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003742:	2300      	movs	r3, #0
 8003744:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003746:	2300      	movs	r3, #0
 8003748:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800374a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800374e:	4619      	mov	r1, r3
 8003750:	482f      	ldr	r0, [pc, #188]	@ (8003810 <MX_GPIO_Init+0x238>)
 8003752:	f002 fa1f 	bl	8005b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENC3_CS_Pin_Pin */
  GPIO_InitStruct.Pin = ENC3_CS_Pin_Pin;
 8003756:	2310      	movs	r3, #16
 8003758:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800375a:	2301      	movs	r3, #1
 800375c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800375e:	2300      	movs	r3, #0
 8003760:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003762:	2300      	movs	r3, #0
 8003764:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(ENC3_CS_Pin_GPIO_Port, &GPIO_InitStruct);
 8003766:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800376a:	4619      	mov	r1, r3
 800376c:	4829      	ldr	r0, [pc, #164]	@ (8003814 <MX_GPIO_Init+0x23c>)
 800376e:	f002 fa11 	bl	8005b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin ENC2_CS_Pin_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|ENC2_CS_Pin_Pin|LD2_Pin;
 8003772:	f244 0391 	movw	r3, #16529	@ 0x4091
 8003776:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003778:	2301      	movs	r3, #1
 800377a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800377c:	2300      	movs	r3, #0
 800377e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003780:	2300      	movs	r3, #0
 8003782:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003784:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003788:	4619      	mov	r1, r3
 800378a:	4823      	ldr	r0, [pc, #140]	@ (8003818 <MX_GPIO_Init+0x240>)
 800378c:	f002 fa02 	bl	8005b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR2_R_Pin MOTOR1_L_Pin MOTOR8_R_Pin MOTOR5_R_Pin
                           MOTOR5_L_Pin MOTOR6_R_Pin MOTOR6_L_Pin */
  GPIO_InitStruct.Pin = MOTOR2_R_Pin|MOTOR1_L_Pin|MOTOR8_R_Pin|MOTOR5_R_Pin
 8003790:	f24c 03f4 	movw	r3, #49396	@ 0xc0f4
 8003794:	627b      	str	r3, [r7, #36]	@ 0x24
                          |MOTOR5_L_Pin|MOTOR6_R_Pin|MOTOR6_L_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003796:	2301      	movs	r3, #1
 8003798:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800379a:	2300      	movs	r3, #0
 800379c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800379e:	2300      	movs	r3, #0
 80037a0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037a2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037a6:	4619      	mov	r1, r3
 80037a8:	481c      	ldr	r0, [pc, #112]	@ (800381c <MX_GPIO_Init+0x244>)
 80037aa:	f002 f9f3 	bl	8005b94 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR7_L_Pin MOTOR7_R_Pin PG6 */
  GPIO_InitStruct.Pin = MOTOR7_L_Pin|MOTOR7_R_Pin|GPIO_PIN_6;
 80037ae:	234c      	movs	r3, #76	@ 0x4c
 80037b0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037b2:	2301      	movs	r3, #1
 80037b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b6:	2300      	movs	r3, #0
 80037b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ba:	2300      	movs	r3, #0
 80037bc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80037be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037c2:	4619      	mov	r1, r3
 80037c4:	4816      	ldr	r0, [pc, #88]	@ (8003820 <MX_GPIO_Init+0x248>)
 80037c6:	f002 f9e5 	bl	8005b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80037ca:	2380      	movs	r3, #128	@ 0x80
 80037cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80037ce:	2300      	movs	r3, #0
 80037d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80037d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037da:	4619      	mov	r1, r3
 80037dc:	4810      	ldr	r0, [pc, #64]	@ (8003820 <MX_GPIO_Init+0x248>)
 80037de:	f002 f9d9 	bl	8005b94 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR8_L_Pin */
  GPIO_InitStruct.Pin = MOTOR8_L_Pin;
 80037e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80037e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80037e8:	2301      	movs	r3, #1
 80037ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ec:	2300      	movs	r3, #0
 80037ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037f0:	2300      	movs	r3, #0
 80037f2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MOTOR8_L_GPIO_Port, &GPIO_InitStruct);
 80037f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80037f8:	4619      	mov	r1, r3
 80037fa:	480a      	ldr	r0, [pc, #40]	@ (8003824 <MX_GPIO_Init+0x24c>)
 80037fc:	f002 f9ca 	bl	8005b94 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8003800:	bf00      	nop
 8003802:	3738      	adds	r7, #56	@ 0x38
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40023800 	.word	0x40023800
 800380c:	40021000 	.word	0x40021000
 8003810:	40021400 	.word	0x40021400
 8003814:	40020000 	.word	0x40020000
 8003818:	40020400 	.word	0x40020400
 800381c:	40020c00 	.word	0x40020c00
 8003820:	40021800 	.word	0x40021800
 8003824:	40020800 	.word	0x40020800

08003828 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003828:	b480      	push	{r7}
 800382a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800382c:	b672      	cpsid	i
}
 800382e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003830:	bf00      	nop
 8003832:	e7fd      	b.n	8003830 <Error_Handler+0x8>

08003834 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800383a:	4b0f      	ldr	r3, [pc, #60]	@ (8003878 <HAL_MspInit+0x44>)
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	4a0e      	ldr	r2, [pc, #56]	@ (8003878 <HAL_MspInit+0x44>)
 8003840:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003844:	6413      	str	r3, [r2, #64]	@ 0x40
 8003846:	4b0c      	ldr	r3, [pc, #48]	@ (8003878 <HAL_MspInit+0x44>)
 8003848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800384a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800384e:	607b      	str	r3, [r7, #4]
 8003850:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003852:	4b09      	ldr	r3, [pc, #36]	@ (8003878 <HAL_MspInit+0x44>)
 8003854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003856:	4a08      	ldr	r2, [pc, #32]	@ (8003878 <HAL_MspInit+0x44>)
 8003858:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800385c:	6453      	str	r3, [r2, #68]	@ 0x44
 800385e:	4b06      	ldr	r3, [pc, #24]	@ (8003878 <HAL_MspInit+0x44>)
 8003860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003862:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003866:	603b      	str	r3, [r7, #0]
 8003868:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800386a:	bf00      	nop
 800386c:	370c      	adds	r7, #12
 800386e:	46bd      	mov	sp, r7
 8003870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003874:	4770      	bx	lr
 8003876:	bf00      	nop
 8003878:	40023800 	.word	0x40023800

0800387c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b0aa      	sub	sp, #168	@ 0xa8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003884:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003888:	2200      	movs	r2, #0
 800388a:	601a      	str	r2, [r3, #0]
 800388c:	605a      	str	r2, [r3, #4]
 800388e:	609a      	str	r2, [r3, #8]
 8003890:	60da      	str	r2, [r3, #12]
 8003892:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003894:	f107 0310 	add.w	r3, r7, #16
 8003898:	2284      	movs	r2, #132	@ 0x84
 800389a:	2100      	movs	r1, #0
 800389c:	4618      	mov	r0, r3
 800389e:	f012 fa87 	bl	8015db0 <memset>
  if(hi2c->Instance==I2C1)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4a22      	ldr	r2, [pc, #136]	@ (8003930 <HAL_I2C_MspInit+0xb4>)
 80038a8:	4293      	cmp	r3, r2
 80038aa:	d13c      	bne.n	8003926 <HAL_I2C_MspInit+0xaa>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80038ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80038b0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80038b2:	2300      	movs	r3, #0
 80038b4:	677b      	str	r3, [r7, #116]	@ 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80038b6:	f107 0310 	add.w	r3, r7, #16
 80038ba:	4618      	mov	r0, r3
 80038bc:	f003 fab8 	bl	8006e30 <HAL_RCCEx_PeriphCLKConfig>
 80038c0:	4603      	mov	r3, r0
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d001      	beq.n	80038ca <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80038c6:	f7ff ffaf 	bl	8003828 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80038ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003934 <HAL_I2C_MspInit+0xb8>)
 80038cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038ce:	4a19      	ldr	r2, [pc, #100]	@ (8003934 <HAL_I2C_MspInit+0xb8>)
 80038d0:	f043 0302 	orr.w	r3, r3, #2
 80038d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80038d6:	4b17      	ldr	r3, [pc, #92]	@ (8003934 <HAL_I2C_MspInit+0xb8>)
 80038d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038da:	f003 0302 	and.w	r3, r3, #2
 80038de:	60fb      	str	r3, [r7, #12]
 80038e0:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80038e2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80038e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80038ea:	2312      	movs	r3, #18
 80038ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038f0:	2300      	movs	r3, #0
 80038f2:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038f6:	2303      	movs	r3, #3
 80038f8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80038fc:	2304      	movs	r3, #4
 80038fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003902:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003906:	4619      	mov	r1, r3
 8003908:	480b      	ldr	r0, [pc, #44]	@ (8003938 <HAL_I2C_MspInit+0xbc>)
 800390a:	f002 f943 	bl	8005b94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800390e:	4b09      	ldr	r3, [pc, #36]	@ (8003934 <HAL_I2C_MspInit+0xb8>)
 8003910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003912:	4a08      	ldr	r2, [pc, #32]	@ (8003934 <HAL_I2C_MspInit+0xb8>)
 8003914:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8003918:	6413      	str	r3, [r2, #64]	@ 0x40
 800391a:	4b06      	ldr	r3, [pc, #24]	@ (8003934 <HAL_I2C_MspInit+0xb8>)
 800391c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800391e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003922:	60bb      	str	r3, [r7, #8]
 8003924:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003926:	bf00      	nop
 8003928:	37a8      	adds	r7, #168	@ 0xa8
 800392a:	46bd      	mov	sp, r7
 800392c:	bd80      	pop	{r7, pc}
 800392e:	bf00      	nop
 8003930:	40005400 	.word	0x40005400
 8003934:	40023800 	.word	0x40023800
 8003938:	40020400 	.word	0x40020400

0800393c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b090      	sub	sp, #64	@ 0x40
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003944:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003948:	2200      	movs	r2, #0
 800394a:	601a      	str	r2, [r3, #0]
 800394c:	605a      	str	r2, [r3, #4]
 800394e:	609a      	str	r2, [r3, #8]
 8003950:	60da      	str	r2, [r3, #12]
 8003952:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	4a6b      	ldr	r2, [pc, #428]	@ (8003b08 <HAL_SPI_MspInit+0x1cc>)
 800395a:	4293      	cmp	r3, r2
 800395c:	d144      	bne.n	80039e8 <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800395e:	4b6b      	ldr	r3, [pc, #428]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003962:	4a6a      	ldr	r2, [pc, #424]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003964:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003968:	6413      	str	r3, [r2, #64]	@ 0x40
 800396a:	4b68      	ldr	r3, [pc, #416]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 800396c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003972:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003974:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003976:	4b65      	ldr	r3, [pc, #404]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800397a:	4a64      	ldr	r2, [pc, #400]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 800397c:	f043 0304 	orr.w	r3, r3, #4
 8003980:	6313      	str	r3, [r2, #48]	@ 0x30
 8003982:	4b62      	ldr	r3, [pc, #392]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003986:	f003 0304 	and.w	r3, r3, #4
 800398a:	627b      	str	r3, [r7, #36]	@ 0x24
 800398c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800398e:	4b5f      	ldr	r3, [pc, #380]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003990:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003992:	4a5e      	ldr	r2, [pc, #376]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003994:	f043 0308 	orr.w	r3, r3, #8
 8003998:	6313      	str	r3, [r2, #48]	@ 0x30
 800399a:	4b5c      	ldr	r3, [pc, #368]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 800399c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800399e:	f003 0308 	and.w	r3, r3, #8
 80039a2:	623b      	str	r3, [r7, #32]
 80039a4:	6a3b      	ldr	r3, [r7, #32]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PD3     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80039a6:	2304      	movs	r3, #4
 80039a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039aa:	2302      	movs	r3, #2
 80039ac:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039b2:	2303      	movs	r3, #3
 80039b4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80039b6:	2305      	movs	r3, #5
 80039b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80039ba:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80039be:	4619      	mov	r1, r3
 80039c0:	4853      	ldr	r0, [pc, #332]	@ (8003b10 <HAL_SPI_MspInit+0x1d4>)
 80039c2:	f002 f8e7 	bl	8005b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80039c6:	2308      	movs	r3, #8
 80039c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039ca:	2302      	movs	r3, #2
 80039cc:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039ce:	2300      	movs	r3, #0
 80039d0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039d2:	2303      	movs	r3, #3
 80039d4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80039d6:	2305      	movs	r3, #5
 80039d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80039da:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80039de:	4619      	mov	r1, r3
 80039e0:	484c      	ldr	r0, [pc, #304]	@ (8003b14 <HAL_SPI_MspInit+0x1d8>)
 80039e2:	f002 f8d7 	bl	8005b94 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 80039e6:	e08b      	b.n	8003b00 <HAL_SPI_MspInit+0x1c4>
  else if(hspi->Instance==SPI3)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4a4a      	ldr	r2, [pc, #296]	@ (8003b18 <HAL_SPI_MspInit+0x1dc>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d129      	bne.n	8003a46 <HAL_SPI_MspInit+0x10a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80039f2:	4b46      	ldr	r3, [pc, #280]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 80039f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f6:	4a45      	ldr	r2, [pc, #276]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 80039f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80039fc:	6413      	str	r3, [r2, #64]	@ 0x40
 80039fe:	4b43      	ldr	r3, [pc, #268]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a02:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a06:	61fb      	str	r3, [r7, #28]
 8003a08:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a0a:	4b40      	ldr	r3, [pc, #256]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a0e:	4a3f      	ldr	r2, [pc, #252]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a10:	f043 0304 	orr.w	r3, r3, #4
 8003a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a16:	4b3d      	ldr	r3, [pc, #244]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1a:	f003 0304 	and.w	r3, r3, #4
 8003a1e:	61bb      	str	r3, [r7, #24]
 8003a20:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003a22:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003a26:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a28:	2302      	movs	r3, #2
 8003a2a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a30:	2303      	movs	r3, #3
 8003a32:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003a34:	2306      	movs	r3, #6
 8003a36:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a38:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a3c:	4619      	mov	r1, r3
 8003a3e:	4834      	ldr	r0, [pc, #208]	@ (8003b10 <HAL_SPI_MspInit+0x1d4>)
 8003a40:	f002 f8a8 	bl	8005b94 <HAL_GPIO_Init>
}
 8003a44:	e05c      	b.n	8003b00 <HAL_SPI_MspInit+0x1c4>
  else if(hspi->Instance==SPI4)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a34      	ldr	r2, [pc, #208]	@ (8003b1c <HAL_SPI_MspInit+0x1e0>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d129      	bne.n	8003aa4 <HAL_SPI_MspInit+0x168>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003a50:	4b2e      	ldr	r3, [pc, #184]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a54:	4a2d      	ldr	r2, [pc, #180]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a56:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003a5a:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a5c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a60:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a64:	617b      	str	r3, [r7, #20]
 8003a66:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003a68:	4b28      	ldr	r3, [pc, #160]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a6c:	4a27      	ldr	r2, [pc, #156]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a6e:	f043 0310 	orr.w	r3, r3, #16
 8003a72:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a74:	4b25      	ldr	r3, [pc, #148]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a78:	f003 0310 	and.w	r3, r3, #16
 8003a7c:	613b      	str	r3, [r7, #16]
 8003a7e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13;
 8003a80:	f242 0304 	movw	r3, #8196	@ 0x2004
 8003a84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a86:	2302      	movs	r3, #2
 8003a88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8003a92:	2305      	movs	r3, #5
 8003a94:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003a96:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	4820      	ldr	r0, [pc, #128]	@ (8003b20 <HAL_SPI_MspInit+0x1e4>)
 8003a9e:	f002 f879 	bl	8005b94 <HAL_GPIO_Init>
}
 8003aa2:	e02d      	b.n	8003b00 <HAL_SPI_MspInit+0x1c4>
  else if(hspi->Instance==SPI5)
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a1e      	ldr	r2, [pc, #120]	@ (8003b24 <HAL_SPI_MspInit+0x1e8>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d128      	bne.n	8003b00 <HAL_SPI_MspInit+0x1c4>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003aae:	4b17      	ldr	r3, [pc, #92]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ab2:	4a16      	ldr	r2, [pc, #88]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003ab4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003ab8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003aba:	4b14      	ldr	r3, [pc, #80]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003abe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003ac6:	4b11      	ldr	r3, [pc, #68]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003ac8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aca:	4a10      	ldr	r2, [pc, #64]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003acc:	f043 0320 	orr.w	r3, r3, #32
 8003ad0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ad2:	4b0e      	ldr	r3, [pc, #56]	@ (8003b0c <HAL_SPI_MspInit+0x1d0>)
 8003ad4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad6:	f003 0320 	and.w	r3, r3, #32
 8003ada:	60bb      	str	r3, [r7, #8]
 8003adc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003ade:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8003ae2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ae8:	2300      	movs	r3, #0
 8003aea:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003aec:	2303      	movs	r3, #3
 8003aee:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8003af0:	2305      	movs	r3, #5
 8003af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003af4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003af8:	4619      	mov	r1, r3
 8003afa:	480b      	ldr	r0, [pc, #44]	@ (8003b28 <HAL_SPI_MspInit+0x1ec>)
 8003afc:	f002 f84a 	bl	8005b94 <HAL_GPIO_Init>
}
 8003b00:	bf00      	nop
 8003b02:	3740      	adds	r7, #64	@ 0x40
 8003b04:	46bd      	mov	sp, r7
 8003b06:	bd80      	pop	{r7, pc}
 8003b08:	40003800 	.word	0x40003800
 8003b0c:	40023800 	.word	0x40023800
 8003b10:	40020800 	.word	0x40020800
 8003b14:	40020c00 	.word	0x40020c00
 8003b18:	40003c00 	.word	0x40003c00
 8003b1c:	40013400 	.word	0x40013400
 8003b20:	40021000 	.word	0x40021000
 8003b24:	40015000 	.word	0x40015000
 8003b28:	40021400 	.word	0x40021400

08003b2c <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b090      	sub	sp, #64	@ 0x40
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b34:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b38:	2200      	movs	r2, #0
 8003b3a:	601a      	str	r2, [r3, #0]
 8003b3c:	605a      	str	r2, [r3, #4]
 8003b3e:	609a      	str	r2, [r3, #8]
 8003b40:	60da      	str	r2, [r3, #12]
 8003b42:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a73      	ldr	r2, [pc, #460]	@ (8003d18 <HAL_TIM_Encoder_MspInit+0x1ec>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d139      	bne.n	8003bc2 <HAL_TIM_Encoder_MspInit+0x96>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003b4e:	4b73      	ldr	r3, [pc, #460]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b52:	4a72      	ldr	r2, [pc, #456]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b5a:	4b70      	ldr	r3, [pc, #448]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b64:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003b66:	4b6d      	ldr	r3, [pc, #436]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b6a:	4a6c      	ldr	r2, [pc, #432]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b6c:	f043 0310 	orr.w	r3, r3, #16
 8003b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b72:	4b6a      	ldr	r3, [pc, #424]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b76:	f003 0310 	and.w	r3, r3, #16
 8003b7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 8003b7e:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8003b82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b84:	2302      	movs	r3, #2
 8003b86:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003b88:	2301      	movs	r3, #1
 8003b8a:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003b90:	2301      	movs	r3, #1
 8003b92:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003b94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003b98:	4619      	mov	r1, r3
 8003b9a:	4861      	ldr	r0, [pc, #388]	@ (8003d20 <HAL_TIM_Encoder_MspInit+0x1f4>)
 8003b9c:	f001 fffa 	bl	8005b94 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	2018      	movs	r0, #24
 8003ba6:	f000 fe8c 	bl	80048c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003baa:	2018      	movs	r0, #24
 8003bac:	f000 fea5 	bl	80048fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	2019      	movs	r0, #25
 8003bb6:	f000 fe84 	bl	80048c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003bba:	2019      	movs	r0, #25
 8003bbc:	f000 fe9d 	bl	80048fa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 8003bc0:	e0a5      	b.n	8003d0e <HAL_TIM_Encoder_MspInit+0x1e2>
  else if(htim_encoder->Instance==TIM3)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	4a57      	ldr	r2, [pc, #348]	@ (8003d24 <HAL_TIM_Encoder_MspInit+0x1f8>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d144      	bne.n	8003c56 <HAL_TIM_Encoder_MspInit+0x12a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003bcc:	4b53      	ldr	r3, [pc, #332]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003bce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd0:	4a52      	ldr	r2, [pc, #328]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003bd2:	f043 0302 	orr.w	r3, r3, #2
 8003bd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bd8:	4b50      	ldr	r3, [pc, #320]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003bda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	623b      	str	r3, [r7, #32]
 8003be2:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003be4:	4b4d      	ldr	r3, [pc, #308]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003be8:	4a4c      	ldr	r2, [pc, #304]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003bea:	f043 0301 	orr.w	r3, r3, #1
 8003bee:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bf0:	4b4a      	ldr	r3, [pc, #296]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003bf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	61fb      	str	r3, [r7, #28]
 8003bfa:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003bfc:	4b47      	ldr	r3, [pc, #284]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003bfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c00:	4a46      	ldr	r2, [pc, #280]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003c02:	f043 0302 	orr.w	r3, r3, #2
 8003c06:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c08:	4b44      	ldr	r3, [pc, #272]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003c0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c0c:	f003 0302 	and.w	r3, r3, #2
 8003c10:	61bb      	str	r3, [r7, #24]
 8003c12:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003c14:	2340      	movs	r3, #64	@ 0x40
 8003c16:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c18:	2302      	movs	r3, #2
 8003c1a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c20:	2300      	movs	r3, #0
 8003c22:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c24:	2302      	movs	r3, #2
 8003c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c28:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	483e      	ldr	r0, [pc, #248]	@ (8003d28 <HAL_TIM_Encoder_MspInit+0x1fc>)
 8003c30:	f001 ffb0 	bl	8005b94 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003c34:	2320      	movs	r3, #32
 8003c36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c38:	2302      	movs	r3, #2
 8003c3a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c40:	2300      	movs	r3, #0
 8003c42:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c44:	2302      	movs	r3, #2
 8003c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c48:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	4837      	ldr	r0, [pc, #220]	@ (8003d2c <HAL_TIM_Encoder_MspInit+0x200>)
 8003c50:	f001 ffa0 	bl	8005b94 <HAL_GPIO_Init>
}
 8003c54:	e05b      	b.n	8003d0e <HAL_TIM_Encoder_MspInit+0x1e2>
  else if(htim_encoder->Instance==TIM4)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a35      	ldr	r2, [pc, #212]	@ (8003d30 <HAL_TIM_Encoder_MspInit+0x204>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d129      	bne.n	8003cb4 <HAL_TIM_Encoder_MspInit+0x188>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003c60:	4b2e      	ldr	r3, [pc, #184]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003c62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c64:	4a2d      	ldr	r2, [pc, #180]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003c66:	f043 0304 	orr.w	r3, r3, #4
 8003c6a:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c6c:	4b2b      	ldr	r3, [pc, #172]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c70:	f003 0304 	and.w	r3, r3, #4
 8003c74:	617b      	str	r3, [r7, #20]
 8003c76:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003c78:	4b28      	ldr	r3, [pc, #160]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c7c:	4a27      	ldr	r2, [pc, #156]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003c7e:	f043 0308 	orr.w	r3, r3, #8
 8003c82:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c84:	4b25      	ldr	r3, [pc, #148]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c88:	f003 0308 	and.w	r3, r3, #8
 8003c8c:	613b      	str	r3, [r7, #16]
 8003c8e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8003c90:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8003c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c96:	2302      	movs	r3, #2
 8003c98:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003ca2:	2302      	movs	r3, #2
 8003ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003ca6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003caa:	4619      	mov	r1, r3
 8003cac:	4821      	ldr	r0, [pc, #132]	@ (8003d34 <HAL_TIM_Encoder_MspInit+0x208>)
 8003cae:	f001 ff71 	bl	8005b94 <HAL_GPIO_Init>
}
 8003cb2:	e02c      	b.n	8003d0e <HAL_TIM_Encoder_MspInit+0x1e2>
  else if(htim_encoder->Instance==TIM8)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	4a1f      	ldr	r2, [pc, #124]	@ (8003d38 <HAL_TIM_Encoder_MspInit+0x20c>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d127      	bne.n	8003d0e <HAL_TIM_Encoder_MspInit+0x1e2>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003cbe:	4b17      	ldr	r3, [pc, #92]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003cc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cc2:	4a16      	ldr	r2, [pc, #88]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003cc4:	f043 0302 	orr.w	r3, r3, #2
 8003cc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003cca:	4b14      	ldr	r3, [pc, #80]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cd6:	4b11      	ldr	r3, [pc, #68]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003cd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003cda:	4a10      	ldr	r2, [pc, #64]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003cdc:	f043 0304 	orr.w	r3, r3, #4
 8003ce0:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8003d1c <HAL_TIM_Encoder_MspInit+0x1f0>)
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ce6:	f003 0304 	and.w	r3, r3, #4
 8003cea:	60bb      	str	r3, [r7, #8]
 8003cec:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003cee:	23c0      	movs	r3, #192	@ 0xc0
 8003cf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003cf2:	2302      	movs	r3, #2
 8003cf4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8003cfe:	2303      	movs	r3, #3
 8003d00:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d02:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8003d06:	4619      	mov	r1, r3
 8003d08:	480c      	ldr	r0, [pc, #48]	@ (8003d3c <HAL_TIM_Encoder_MspInit+0x210>)
 8003d0a:	f001 ff43 	bl	8005b94 <HAL_GPIO_Init>
}
 8003d0e:	bf00      	nop
 8003d10:	3740      	adds	r7, #64	@ 0x40
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40010000 	.word	0x40010000
 8003d1c:	40023800 	.word	0x40023800
 8003d20:	40021000 	.word	0x40021000
 8003d24:	40000400 	.word	0x40000400
 8003d28:	40020000 	.word	0x40020000
 8003d2c:	40020400 	.word	0x40020400
 8003d30:	40000800 	.word	0x40000800
 8003d34:	40020c00 	.word	0x40020c00
 8003d38:	40010400 	.word	0x40010400
 8003d3c:	40020800 	.word	0x40020800

08003d40 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b086      	sub	sp, #24
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d50:	d114      	bne.n	8003d7c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003d52:	4b33      	ldr	r3, [pc, #204]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003d54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d56:	4a32      	ldr	r2, [pc, #200]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003d58:	f043 0301 	orr.w	r3, r3, #1
 8003d5c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d5e:	4b30      	ldr	r3, [pc, #192]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003d60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	617b      	str	r3, [r7, #20]
 8003d68:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003d6a:	2200      	movs	r2, #0
 8003d6c:	2100      	movs	r1, #0
 8003d6e:	201c      	movs	r0, #28
 8003d70:	f000 fda7 	bl	80048c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003d74:	201c      	movs	r0, #28
 8003d76:	f000 fdc0 	bl	80048fa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM10_MspInit 1 */

    /* USER CODE END TIM10_MspInit 1 */
  }

}
 8003d7a:	e04c      	b.n	8003e16 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4a28      	ldr	r2, [pc, #160]	@ (8003e24 <HAL_TIM_Base_MspInit+0xe4>)
 8003d82:	4293      	cmp	r3, r2
 8003d84:	d114      	bne.n	8003db0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8003d86:	4b26      	ldr	r3, [pc, #152]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d8a:	4a25      	ldr	r2, [pc, #148]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003d8c:	f043 0308 	orr.w	r3, r3, #8
 8003d90:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d92:	4b23      	ldr	r3, [pc, #140]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d96:	f003 0308 	and.w	r3, r3, #8
 8003d9a:	613b      	str	r3, [r7, #16]
 8003d9c:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003d9e:	2200      	movs	r2, #0
 8003da0:	2100      	movs	r1, #0
 8003da2:	2032      	movs	r0, #50	@ 0x32
 8003da4:	f000 fd8d 	bl	80048c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003da8:	2032      	movs	r0, #50	@ 0x32
 8003daa:	f000 fda6 	bl	80048fa <HAL_NVIC_EnableIRQ>
}
 8003dae:	e032      	b.n	8003e16 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM9)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	4a1c      	ldr	r2, [pc, #112]	@ (8003e28 <HAL_TIM_Base_MspInit+0xe8>)
 8003db6:	4293      	cmp	r3, r2
 8003db8:	d114      	bne.n	8003de4 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003dba:	4b19      	ldr	r3, [pc, #100]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dbe:	4a18      	ldr	r2, [pc, #96]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003dc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc4:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dc6:	4b16      	ldr	r3, [pc, #88]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003dc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	2100      	movs	r1, #0
 8003dd6:	2018      	movs	r0, #24
 8003dd8:	f000 fd73 	bl	80048c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003ddc:	2018      	movs	r0, #24
 8003dde:	f000 fd8c 	bl	80048fa <HAL_NVIC_EnableIRQ>
}
 8003de2:	e018      	b.n	8003e16 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM10)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	4a10      	ldr	r2, [pc, #64]	@ (8003e2c <HAL_TIM_Base_MspInit+0xec>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d113      	bne.n	8003e16 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8003dee:	4b0c      	ldr	r3, [pc, #48]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003df0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003df2:	4a0b      	ldr	r2, [pc, #44]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003df4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003df8:	6453      	str	r3, [r2, #68]	@ 0x44
 8003dfa:	4b09      	ldr	r3, [pc, #36]	@ (8003e20 <HAL_TIM_Base_MspInit+0xe0>)
 8003dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003dfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e02:	60bb      	str	r3, [r7, #8]
 8003e04:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8003e06:	2200      	movs	r2, #0
 8003e08:	2100      	movs	r1, #0
 8003e0a:	2019      	movs	r0, #25
 8003e0c:	f000 fd59 	bl	80048c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8003e10:	2019      	movs	r0, #25
 8003e12:	f000 fd72 	bl	80048fa <HAL_NVIC_EnableIRQ>
}
 8003e16:	bf00      	nop
 8003e18:	3718      	adds	r7, #24
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}
 8003e1e:	bf00      	nop
 8003e20:	40023800 	.word	0x40023800
 8003e24:	40000c00 	.word	0x40000c00
 8003e28:	40014000 	.word	0x40014000
 8003e2c:	40014400 	.word	0x40014400

08003e30 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b08c      	sub	sp, #48	@ 0x30
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e38:	f107 031c 	add.w	r3, r7, #28
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	601a      	str	r2, [r3, #0]
 8003e40:	605a      	str	r2, [r3, #4]
 8003e42:	609a      	str	r2, [r3, #8]
 8003e44:	60da      	str	r2, [r3, #12]
 8003e46:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e50:	d139      	bne.n	8003ec6 <HAL_TIM_MspPostInit+0x96>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e52:	4b51      	ldr	r3, [pc, #324]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e56:	4a50      	ldr	r2, [pc, #320]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003e58:	f043 0301 	orr.w	r3, r3, #1
 8003e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e5e:	4b4e      	ldr	r3, [pc, #312]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	61bb      	str	r3, [r7, #24]
 8003e68:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e6a:	4b4b      	ldr	r3, [pc, #300]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003e6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e6e:	4a4a      	ldr	r2, [pc, #296]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003e70:	f043 0302 	orr.w	r3, r3, #2
 8003e74:	6313      	str	r3, [r2, #48]	@ 0x30
 8003e76:	4b48      	ldr	r3, [pc, #288]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e7a:	f003 0302 	and.w	r3, r3, #2
 8003e7e:	617b      	str	r3, [r7, #20]
 8003e80:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003e82:	2320      	movs	r3, #32
 8003e84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003e86:	2302      	movs	r3, #2
 8003e88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003e92:	2301      	movs	r3, #1
 8003e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e96:	f107 031c 	add.w	r3, r7, #28
 8003e9a:	4619      	mov	r1, r3
 8003e9c:	483f      	ldr	r0, [pc, #252]	@ (8003f9c <HAL_TIM_MspPostInit+0x16c>)
 8003e9e:	f001 fe79 	bl	8005b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003ea2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8003ea6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ea8:	2302      	movs	r3, #2
 8003eaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eac:	2300      	movs	r3, #0
 8003eae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003eb4:	2301      	movs	r3, #1
 8003eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003eb8:	f107 031c 	add.w	r3, r7, #28
 8003ebc:	4619      	mov	r1, r3
 8003ebe:	4838      	ldr	r0, [pc, #224]	@ (8003fa0 <HAL_TIM_MspPostInit+0x170>)
 8003ec0:	f001 fe68 	bl	8005b94 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM10_MspPostInit 1 */

    /* USER CODE END TIM10_MspPostInit 1 */
  }

}
 8003ec4:	e064      	b.n	8003f90 <HAL_TIM_MspPostInit+0x160>
  else if(htim->Instance==TIM5)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a36      	ldr	r2, [pc, #216]	@ (8003fa4 <HAL_TIM_MspPostInit+0x174>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d11c      	bne.n	8003f0a <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ed0:	4b31      	ldr	r3, [pc, #196]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003ed2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ed4:	4a30      	ldr	r2, [pc, #192]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003ed6:	f043 0301 	orr.w	r3, r3, #1
 8003eda:	6313      	str	r3, [r2, #48]	@ 0x30
 8003edc:	4b2e      	ldr	r3, [pc, #184]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee0:	f003 0301 	and.w	r3, r3, #1
 8003ee4:	613b      	str	r3, [r7, #16]
 8003ee6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8003ee8:	2309      	movs	r3, #9
 8003eea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eec:	2302      	movs	r3, #2
 8003eee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003ef4:	2300      	movs	r3, #0
 8003ef6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8003ef8:	2302      	movs	r3, #2
 8003efa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003efc:	f107 031c 	add.w	r3, r7, #28
 8003f00:	4619      	mov	r1, r3
 8003f02:	4826      	ldr	r0, [pc, #152]	@ (8003f9c <HAL_TIM_MspPostInit+0x16c>)
 8003f04:	f001 fe46 	bl	8005b94 <HAL_GPIO_Init>
}
 8003f08:	e042      	b.n	8003f90 <HAL_TIM_MspPostInit+0x160>
  else if(htim->Instance==TIM9)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a26      	ldr	r2, [pc, #152]	@ (8003fa8 <HAL_TIM_MspPostInit+0x178>)
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d11c      	bne.n	8003f4e <HAL_TIM_MspPostInit+0x11e>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003f14:	4b20      	ldr	r3, [pc, #128]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003f16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f18:	4a1f      	ldr	r2, [pc, #124]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003f1a:	f043 0310 	orr.w	r3, r3, #16
 8003f1e:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f20:	4b1d      	ldr	r3, [pc, #116]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003f22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f24:	f003 0310 	and.w	r3, r3, #16
 8003f28:	60fb      	str	r3, [r7, #12]
 8003f2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8003f2c:	2360      	movs	r3, #96	@ 0x60
 8003f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f30:	2302      	movs	r3, #2
 8003f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f34:	2300      	movs	r3, #0
 8003f36:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f38:	2300      	movs	r3, #0
 8003f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8003f3c:	2303      	movs	r3, #3
 8003f3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003f40:	f107 031c 	add.w	r3, r7, #28
 8003f44:	4619      	mov	r1, r3
 8003f46:	4819      	ldr	r0, [pc, #100]	@ (8003fac <HAL_TIM_MspPostInit+0x17c>)
 8003f48:	f001 fe24 	bl	8005b94 <HAL_GPIO_Init>
}
 8003f4c:	e020      	b.n	8003f90 <HAL_TIM_MspPostInit+0x160>
  else if(htim->Instance==TIM10)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	4a17      	ldr	r2, [pc, #92]	@ (8003fb0 <HAL_TIM_MspPostInit+0x180>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d11b      	bne.n	8003f90 <HAL_TIM_MspPostInit+0x160>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003f58:	4b0f      	ldr	r3, [pc, #60]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003f5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f5c:	4a0e      	ldr	r2, [pc, #56]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003f5e:	f043 0320 	orr.w	r3, r3, #32
 8003f62:	6313      	str	r3, [r2, #48]	@ 0x30
 8003f64:	4b0c      	ldr	r3, [pc, #48]	@ (8003f98 <HAL_TIM_MspPostInit+0x168>)
 8003f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f68:	f003 0320 	and.w	r3, r3, #32
 8003f6c:	60bb      	str	r3, [r7, #8]
 8003f6e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003f70:	2340      	movs	r3, #64	@ 0x40
 8003f72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f74:	2302      	movs	r3, #2
 8003f76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM10;
 8003f80:	2303      	movs	r3, #3
 8003f82:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003f84:	f107 031c 	add.w	r3, r7, #28
 8003f88:	4619      	mov	r1, r3
 8003f8a:	480a      	ldr	r0, [pc, #40]	@ (8003fb4 <HAL_TIM_MspPostInit+0x184>)
 8003f8c:	f001 fe02 	bl	8005b94 <HAL_GPIO_Init>
}
 8003f90:	bf00      	nop
 8003f92:	3730      	adds	r7, #48	@ 0x30
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	40020000 	.word	0x40020000
 8003fa0:	40020400 	.word	0x40020400
 8003fa4:	40000c00 	.word	0x40000c00
 8003fa8:	40014000 	.word	0x40014000
 8003fac:	40021000 	.word	0x40021000
 8003fb0:	40014400 	.word	0x40014400
 8003fb4:	40021400 	.word	0x40021400

08003fb8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b0aa      	sub	sp, #168	@ 0xa8
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fc0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	605a      	str	r2, [r3, #4]
 8003fca:	609a      	str	r2, [r3, #8]
 8003fcc:	60da      	str	r2, [r3, #12]
 8003fce:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003fd0:	f107 0310 	add.w	r3, r7, #16
 8003fd4:	2284      	movs	r2, #132	@ 0x84
 8003fd6:	2100      	movs	r1, #0
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f011 fee9 	bl	8015db0 <memset>
  if(huart->Instance==USART3)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a22      	ldr	r2, [pc, #136]	@ (800406c <HAL_UART_MspInit+0xb4>)
 8003fe4:	4293      	cmp	r3, r2
 8003fe6:	d13c      	bne.n	8004062 <HAL_UART_MspInit+0xaa>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8003fe8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003fec:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003fee:	2300      	movs	r3, #0
 8003ff0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003ff2:	f107 0310 	add.w	r3, r7, #16
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	f002 ff1a 	bl	8006e30 <HAL_RCCEx_PeriphCLKConfig>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d001      	beq.n	8004006 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004002:	f7ff fc11 	bl	8003828 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004006:	4b1a      	ldr	r3, [pc, #104]	@ (8004070 <HAL_UART_MspInit+0xb8>)
 8004008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800400a:	4a19      	ldr	r2, [pc, #100]	@ (8004070 <HAL_UART_MspInit+0xb8>)
 800400c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004010:	6413      	str	r3, [r2, #64]	@ 0x40
 8004012:	4b17      	ldr	r3, [pc, #92]	@ (8004070 <HAL_UART_MspInit+0xb8>)
 8004014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004016:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800401a:	60fb      	str	r3, [r7, #12]
 800401c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800401e:	4b14      	ldr	r3, [pc, #80]	@ (8004070 <HAL_UART_MspInit+0xb8>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004022:	4a13      	ldr	r2, [pc, #76]	@ (8004070 <HAL_UART_MspInit+0xb8>)
 8004024:	f043 0308 	orr.w	r3, r3, #8
 8004028:	6313      	str	r3, [r2, #48]	@ 0x30
 800402a:	4b11      	ldr	r3, [pc, #68]	@ (8004070 <HAL_UART_MspInit+0xb8>)
 800402c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800402e:	f003 0308 	and.w	r3, r3, #8
 8004032:	60bb      	str	r3, [r7, #8]
 8004034:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8004036:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800403a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800403e:	2302      	movs	r3, #2
 8004040:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004044:	2301      	movs	r3, #1
 8004046:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800404a:	2303      	movs	r3, #3
 800404c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8004050:	2307      	movs	r3, #7
 8004052:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004056:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800405a:	4619      	mov	r1, r3
 800405c:	4805      	ldr	r0, [pc, #20]	@ (8004074 <HAL_UART_MspInit+0xbc>)
 800405e:	f001 fd99 	bl	8005b94 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8004062:	bf00      	nop
 8004064:	37a8      	adds	r7, #168	@ 0xa8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40004800 	.word	0x40004800
 8004070:	40023800 	.word	0x40023800
 8004074:	40020c00 	.word	0x40020c00

08004078 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b0ac      	sub	sp, #176	@ 0xb0
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004080:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	609a      	str	r2, [r3, #8]
 800408c:	60da      	str	r2, [r3, #12]
 800408e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004090:	f107 0318 	add.w	r3, r7, #24
 8004094:	2284      	movs	r2, #132	@ 0x84
 8004096:	2100      	movs	r1, #0
 8004098:	4618      	mov	r0, r3
 800409a:	f011 fe89 	bl	8015db0 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80040a6:	d159      	bne.n	800415c <HAL_PCD_MspInit+0xe4>

    /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80040a8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80040ac:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80040ae:	2300      	movs	r3, #0
 80040b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80040b4:	f107 0318 	add.w	r3, r7, #24
 80040b8:	4618      	mov	r0, r3
 80040ba:	f002 feb9 	bl	8006e30 <HAL_RCCEx_PeriphCLKConfig>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d001      	beq.n	80040c8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80040c4:	f7ff fbb0 	bl	8003828 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040c8:	4b26      	ldr	r3, [pc, #152]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 80040ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040cc:	4a25      	ldr	r2, [pc, #148]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 80040ce:	f043 0301 	orr.w	r3, r3, #1
 80040d2:	6313      	str	r3, [r2, #48]	@ 0x30
 80040d4:	4b23      	ldr	r3, [pc, #140]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 80040d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040d8:	f003 0301 	and.w	r3, r3, #1
 80040dc:	617b      	str	r3, [r7, #20]
 80040de:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80040e0:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 80040e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80040e8:	2302      	movs	r3, #2
 80040ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80040ee:	2300      	movs	r3, #0
 80040f0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040f4:	2303      	movs	r3, #3
 80040f6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80040fa:	230a      	movs	r3, #10
 80040fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004100:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004104:	4619      	mov	r1, r3
 8004106:	4818      	ldr	r0, [pc, #96]	@ (8004168 <HAL_PCD_MspInit+0xf0>)
 8004108:	f001 fd44 	bl	8005b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800410c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004110:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004114:	2300      	movs	r3, #0
 8004116:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800411a:	2300      	movs	r3, #0
 800411c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8004120:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8004124:	4619      	mov	r1, r3
 8004126:	4810      	ldr	r0, [pc, #64]	@ (8004168 <HAL_PCD_MspInit+0xf0>)
 8004128:	f001 fd34 	bl	8005b94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800412c:	4b0d      	ldr	r3, [pc, #52]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 800412e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004130:	4a0c      	ldr	r2, [pc, #48]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 8004132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004136:	6353      	str	r3, [r2, #52]	@ 0x34
 8004138:	4b0a      	ldr	r3, [pc, #40]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 800413a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800413c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	693b      	ldr	r3, [r7, #16]
 8004144:	4b07      	ldr	r3, [pc, #28]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 8004146:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004148:	4a06      	ldr	r2, [pc, #24]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 800414a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800414e:	6453      	str	r3, [r2, #68]	@ 0x44
 8004150:	4b04      	ldr	r3, [pc, #16]	@ (8004164 <HAL_PCD_MspInit+0xec>)
 8004152:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004154:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004158:	60fb      	str	r3, [r7, #12]
 800415a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 800415c:	bf00      	nop
 800415e:	37b0      	adds	r7, #176	@ 0xb0
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40023800 	.word	0x40023800
 8004168:	40020000 	.word	0x40020000

0800416c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800416c:	b480      	push	{r7}
 800416e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004170:	bf00      	nop
 8004172:	e7fd      	b.n	8004170 <NMI_Handler+0x4>

08004174 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004174:	b480      	push	{r7}
 8004176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004178:	bf00      	nop
 800417a:	e7fd      	b.n	8004178 <HardFault_Handler+0x4>

0800417c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800417c:	b480      	push	{r7}
 800417e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004180:	bf00      	nop
 8004182:	e7fd      	b.n	8004180 <MemManage_Handler+0x4>

08004184 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004188:	bf00      	nop
 800418a:	e7fd      	b.n	8004188 <BusFault_Handler+0x4>

0800418c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004190:	bf00      	nop
 8004192:	e7fd      	b.n	8004190 <UsageFault_Handler+0x4>

08004194 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004194:	b480      	push	{r7}
 8004196:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004198:	bf00      	nop
 800419a:	46bd      	mov	sp, r7
 800419c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a0:	4770      	bx	lr

080041a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80041a2:	b480      	push	{r7}
 80041a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80041a6:	bf00      	nop
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80041b4:	bf00      	nop
 80041b6:	46bd      	mov	sp, r7
 80041b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041bc:	4770      	bx	lr

080041be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80041be:	b580      	push	{r7, lr}
 80041c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80041c2:	f000 fa5f 	bl	8004684 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80041c6:	bf00      	nop
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80041d0:	4803      	ldr	r0, [pc, #12]	@ (80041e0 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80041d2:	f004 fb7b 	bl	80088cc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80041d6:	4803      	ldr	r0, [pc, #12]	@ (80041e4 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80041d8:	f004 fb78 	bl	80088cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80041dc:	bf00      	nop
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	20000840 	.word	0x20000840
 80041e4:	20000a08 	.word	0x20000a08

080041e8 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80041ec:	4803      	ldr	r0, [pc, #12]	@ (80041fc <TIM1_UP_TIM10_IRQHandler+0x14>)
 80041ee:	f004 fb6d 	bl	80088cc <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim10);
 80041f2:	4803      	ldr	r0, [pc, #12]	@ (8004200 <TIM1_UP_TIM10_IRQHandler+0x18>)
 80041f4:	f004 fb6a 	bl	80088cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80041f8:	bf00      	nop
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	20000840 	.word	0x20000840
 8004200:	20000a54 	.word	0x20000a54

08004204 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004204:	b580      	push	{r7, lr}
 8004206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004208:	4802      	ldr	r0, [pc, #8]	@ (8004214 <TIM2_IRQHandler+0x10>)
 800420a:	f004 fb5f 	bl	80088cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800420e:	bf00      	nop
 8004210:	bd80      	pop	{r7, pc}
 8004212:	bf00      	nop
 8004214:	2000088c 	.word	0x2000088c

08004218 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800421c:	4802      	ldr	r0, [pc, #8]	@ (8004228 <TIM5_IRQHandler+0x10>)
 800421e:	f004 fb55 	bl	80088cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004222:	bf00      	nop
 8004224:	bd80      	pop	{r7, pc}
 8004226:	bf00      	nop
 8004228:	20000970 	.word	0x20000970

0800422c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800422c:	b480      	push	{r7}
 800422e:	af00      	add	r7, sp, #0
  return 1;
 8004230:	2301      	movs	r3, #1
}
 8004232:	4618      	mov	r0, r3
 8004234:	46bd      	mov	sp, r7
 8004236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423a:	4770      	bx	lr

0800423c <_kill>:

int _kill(int pid, int sig)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004246:	4b05      	ldr	r3, [pc, #20]	@ (800425c <_kill+0x20>)
 8004248:	2216      	movs	r2, #22
 800424a:	601a      	str	r2, [r3, #0]
  return -1;
 800424c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8004250:	4618      	mov	r0, r3
 8004252:	370c      	adds	r7, #12
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	20008cd8 	.word	0x20008cd8

08004260 <_exit>:

void _exit (int status)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004268:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7ff ffe5 	bl	800423c <_kill>
  while (1) {}    /* Make sure we hang here */
 8004272:	bf00      	nop
 8004274:	e7fd      	b.n	8004272 <_exit+0x12>

08004276 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004276:	b580      	push	{r7, lr}
 8004278:	b086      	sub	sp, #24
 800427a:	af00      	add	r7, sp, #0
 800427c:	60f8      	str	r0, [r7, #12]
 800427e:	60b9      	str	r1, [r7, #8]
 8004280:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004282:	2300      	movs	r3, #0
 8004284:	617b      	str	r3, [r7, #20]
 8004286:	e00a      	b.n	800429e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004288:	f3af 8000 	nop.w
 800428c:	4601      	mov	r1, r0
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	1c5a      	adds	r2, r3, #1
 8004292:	60ba      	str	r2, [r7, #8]
 8004294:	b2ca      	uxtb	r2, r1
 8004296:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	3301      	adds	r3, #1
 800429c:	617b      	str	r3, [r7, #20]
 800429e:	697a      	ldr	r2, [r7, #20]
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	429a      	cmp	r2, r3
 80042a4:	dbf0      	blt.n	8004288 <_read+0x12>
  }

  return len;
 80042a6:	687b      	ldr	r3, [r7, #4]
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <_close>:
  }
  return len;
}

int _close(int file)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b083      	sub	sp, #12
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80042b8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80042bc:	4618      	mov	r0, r3
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80042c8:	b480      	push	{r7}
 80042ca:	b083      	sub	sp, #12
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
 80042d0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80042d2:	683b      	ldr	r3, [r7, #0]
 80042d4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80042d8:	605a      	str	r2, [r3, #4]
  return 0;
 80042da:	2300      	movs	r3, #0
}
 80042dc:	4618      	mov	r0, r3
 80042de:	370c      	adds	r7, #12
 80042e0:	46bd      	mov	sp, r7
 80042e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e6:	4770      	bx	lr

080042e8 <_isatty>:

int _isatty(int file)
{
 80042e8:	b480      	push	{r7}
 80042ea:	b083      	sub	sp, #12
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80042f0:	2301      	movs	r3, #1
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	370c      	adds	r7, #12
 80042f6:	46bd      	mov	sp, r7
 80042f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fc:	4770      	bx	lr

080042fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	60f8      	str	r0, [r7, #12]
 8004306:	60b9      	str	r1, [r7, #8]
 8004308:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800430a:	2300      	movs	r3, #0
}
 800430c:	4618      	mov	r0, r3
 800430e:	3714      	adds	r7, #20
 8004310:	46bd      	mov	sp, r7
 8004312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004316:	4770      	bx	lr

08004318 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004318:	b480      	push	{r7}
 800431a:	b087      	sub	sp, #28
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004320:	4a14      	ldr	r2, [pc, #80]	@ (8004374 <_sbrk+0x5c>)
 8004322:	4b15      	ldr	r3, [pc, #84]	@ (8004378 <_sbrk+0x60>)
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004328:	697b      	ldr	r3, [r7, #20]
 800432a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800432c:	4b13      	ldr	r3, [pc, #76]	@ (800437c <_sbrk+0x64>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2b00      	cmp	r3, #0
 8004332:	d102      	bne.n	800433a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004334:	4b11      	ldr	r3, [pc, #68]	@ (800437c <_sbrk+0x64>)
 8004336:	4a12      	ldr	r2, [pc, #72]	@ (8004380 <_sbrk+0x68>)
 8004338:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800433a:	4b10      	ldr	r3, [pc, #64]	@ (800437c <_sbrk+0x64>)
 800433c:	681a      	ldr	r2, [r3, #0]
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	4413      	add	r3, r2
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	429a      	cmp	r2, r3
 8004346:	d205      	bcs.n	8004354 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8004348:	4b0e      	ldr	r3, [pc, #56]	@ (8004384 <_sbrk+0x6c>)
 800434a:	220c      	movs	r2, #12
 800434c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800434e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004352:	e009      	b.n	8004368 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8004354:	4b09      	ldr	r3, [pc, #36]	@ (800437c <_sbrk+0x64>)
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800435a:	4b08      	ldr	r3, [pc, #32]	@ (800437c <_sbrk+0x64>)
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4413      	add	r3, r2
 8004362:	4a06      	ldr	r2, [pc, #24]	@ (800437c <_sbrk+0x64>)
 8004364:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004366:	68fb      	ldr	r3, [r7, #12]
}
 8004368:	4618      	mov	r0, r3
 800436a:	371c      	adds	r7, #28
 800436c:	46bd      	mov	sp, r7
 800436e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004372:	4770      	bx	lr
 8004374:	20050000 	.word	0x20050000
 8004378:	00000400 	.word	0x00000400
 800437c:	20001038 	.word	0x20001038
 8004380:	20008ce8 	.word	0x20008ce8
 8004384:	20008cd8 	.word	0x20008cd8

08004388 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004388:	b480      	push	{r7}
 800438a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800438c:	4b06      	ldr	r3, [pc, #24]	@ (80043a8 <SystemInit+0x20>)
 800438e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004392:	4a05      	ldr	r2, [pc, #20]	@ (80043a8 <SystemInit+0x20>)
 8004394:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004398:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800439c:	bf00      	nop
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	e000ed00 	.word	0xe000ed00

080043ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80043ac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80043e4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80043b0:	f7ff ffea 	bl	8004388 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80043b4:	480c      	ldr	r0, [pc, #48]	@ (80043e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80043b6:	490d      	ldr	r1, [pc, #52]	@ (80043ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80043b8:	4a0d      	ldr	r2, [pc, #52]	@ (80043f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80043ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80043bc:	e002      	b.n	80043c4 <LoopCopyDataInit>

080043be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80043be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80043c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80043c2:	3304      	adds	r3, #4

080043c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80043c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80043c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80043c8:	d3f9      	bcc.n	80043be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80043ca:	4a0a      	ldr	r2, [pc, #40]	@ (80043f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80043cc:	4c0a      	ldr	r4, [pc, #40]	@ (80043f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80043ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80043d0:	e001      	b.n	80043d6 <LoopFillZerobss>

080043d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80043d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80043d4:	3204      	adds	r2, #4

080043d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80043d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80043d8:	d3fb      	bcc.n	80043d2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80043da:	f011 fd3b 	bl	8015e54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80043de:	f7fe fb65 	bl	8002aac <main>
  bx  lr    
 80043e2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80043e4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80043e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80043ec:	200004e0 	.word	0x200004e0
  ldr r2, =_sidata
 80043f0:	0801b290 	.word	0x0801b290
  ldr r2, =_sbss
 80043f4:	20000620 	.word	0x20000620
  ldr r4, =_ebss
 80043f8:	20008ce8 	.word	0x20008ce8

080043fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80043fc:	e7fe      	b.n	80043fc <ADC_IRQHandler>

080043fe <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
 8004406:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d00b      	beq.n	8004426 <LAN8742_RegisterBusIO+0x28>
 800440e:	683b      	ldr	r3, [r7, #0]
 8004410:	68db      	ldr	r3, [r3, #12]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d007      	beq.n	8004426 <LAN8742_RegisterBusIO+0x28>
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <LAN8742_RegisterBusIO+0x28>
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d102      	bne.n	800442c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8004426:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800442a:	e014      	b.n	8004456 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	685a      	ldr	r2, [r3, #4]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	68da      	ldr	r2, [r3, #12]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	689a      	ldr	r2, [r3, #8]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	691a      	ldr	r2, [r3, #16]
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8004454:	2300      	movs	r3, #0
}
 8004456:	4618      	mov	r0, r3
 8004458:	370c      	adds	r7, #12
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8004462:	b580      	push	{r7, lr}
 8004464:	b086      	sub	sp, #24
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 800446a:	2300      	movs	r3, #0
 800446c:	60fb      	str	r3, [r7, #12]
 800446e:	2300      	movs	r3, #0
 8004470:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8004472:	2300      	movs	r3, #0
 8004474:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	685b      	ldr	r3, [r3, #4]
 800447a:	2b00      	cmp	r3, #0
 800447c:	d139      	bne.n	80044f2 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d002      	beq.n	800448c <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2220      	movs	r2, #32
 8004490:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8004492:	2300      	movs	r3, #0
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	e01c      	b.n	80044d2 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	695b      	ldr	r3, [r3, #20]
 800449c:	f107 020c 	add.w	r2, r7, #12
 80044a0:	2112      	movs	r1, #18
 80044a2:	6978      	ldr	r0, [r7, #20]
 80044a4:	4798      	blx	r3
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	da03      	bge.n	80044b4 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 80044ac:	f06f 0304 	mvn.w	r3, #4
 80044b0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 80044b2:	e00b      	b.n	80044cc <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	f003 031f 	and.w	r3, r3, #31
 80044ba:	697a      	ldr	r2, [r7, #20]
 80044bc:	429a      	cmp	r2, r3
 80044be:	d105      	bne.n	80044cc <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	697a      	ldr	r2, [r7, #20]
 80044c4:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 80044c6:	2300      	movs	r3, #0
 80044c8:	613b      	str	r3, [r7, #16]
         break;
 80044ca:	e005      	b.n	80044d8 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	3301      	adds	r3, #1
 80044d0:	617b      	str	r3, [r7, #20]
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2b1f      	cmp	r3, #31
 80044d6:	d9df      	bls.n	8004498 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2b1f      	cmp	r3, #31
 80044de:	d902      	bls.n	80044e6 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 80044e0:	f06f 0302 	mvn.w	r3, #2
 80044e4:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d102      	bne.n	80044f2 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2201      	movs	r2, #1
 80044f0:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 80044f2:	693b      	ldr	r3, [r7, #16]
 }
 80044f4:	4618      	mov	r0, r3
 80044f6:	3718      	adds	r7, #24
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8004504:	2300      	movs	r3, #0
 8004506:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	695b      	ldr	r3, [r3, #20]
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	6810      	ldr	r0, [r2, #0]
 8004510:	f107 020c 	add.w	r2, r7, #12
 8004514:	2101      	movs	r1, #1
 8004516:	4798      	blx	r3
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	da02      	bge.n	8004524 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 800451e:	f06f 0304 	mvn.w	r3, #4
 8004522:	e06e      	b.n	8004602 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	6810      	ldr	r0, [r2, #0]
 800452c:	f107 020c 	add.w	r2, r7, #12
 8004530:	2101      	movs	r1, #1
 8004532:	4798      	blx	r3
 8004534:	4603      	mov	r3, r0
 8004536:	2b00      	cmp	r3, #0
 8004538:	da02      	bge.n	8004540 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 800453a:	f06f 0304 	mvn.w	r3, #4
 800453e:	e060      	b.n	8004602 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f003 0304 	and.w	r3, r3, #4
 8004546:	2b00      	cmp	r3, #0
 8004548:	d101      	bne.n	800454e <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 800454a:	2301      	movs	r3, #1
 800454c:	e059      	b.n	8004602 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	695b      	ldr	r3, [r3, #20]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6810      	ldr	r0, [r2, #0]
 8004556:	f107 020c 	add.w	r2, r7, #12
 800455a:	2100      	movs	r1, #0
 800455c:	4798      	blx	r3
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	da02      	bge.n	800456a <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8004564:	f06f 0304 	mvn.w	r3, #4
 8004568:	e04b      	b.n	8004602 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d11b      	bne.n	80045ac <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d006      	beq.n	800458c <LAN8742_GetLinkState+0x90>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004584:	2b00      	cmp	r3, #0
 8004586:	d001      	beq.n	800458c <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8004588:	2302      	movs	r3, #2
 800458a:	e03a      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8004596:	2303      	movs	r3, #3
 8004598:	e033      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d001      	beq.n	80045a8 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80045a4:	2304      	movs	r3, #4
 80045a6:	e02c      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 80045a8:	2305      	movs	r3, #5
 80045aa:	e02a      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	695b      	ldr	r3, [r3, #20]
 80045b0:	687a      	ldr	r2, [r7, #4]
 80045b2:	6810      	ldr	r0, [r2, #0]
 80045b4:	f107 020c 	add.w	r2, r7, #12
 80045b8:	211f      	movs	r1, #31
 80045ba:	4798      	blx	r3
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	da02      	bge.n	80045c8 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 80045c2:	f06f 0304 	mvn.w	r3, #4
 80045c6:	e01c      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d101      	bne.n	80045d6 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 80045d2:	2306      	movs	r3, #6
 80045d4:	e015      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	f003 031c 	and.w	r3, r3, #28
 80045dc:	2b18      	cmp	r3, #24
 80045de:	d101      	bne.n	80045e4 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 80045e0:	2302      	movs	r3, #2
 80045e2:	e00e      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f003 031c 	and.w	r3, r3, #28
 80045ea:	2b08      	cmp	r3, #8
 80045ec:	d101      	bne.n	80045f2 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 80045ee:	2303      	movs	r3, #3
 80045f0:	e007      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	f003 031c 	and.w	r3, r3, #28
 80045f8:	2b14      	cmp	r3, #20
 80045fa:	d101      	bne.n	8004600 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 80045fc:	2304      	movs	r3, #4
 80045fe:	e000      	b.n	8004602 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8004600:	2305      	movs	r3, #5
    }
  }
}
 8004602:	4618      	mov	r0, r3
 8004604:	3710      	adds	r7, #16
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800460e:	2003      	movs	r0, #3
 8004610:	f000 f94c 	bl	80048ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004614:	2000      	movs	r0, #0
 8004616:	f000 f805 	bl	8004624 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800461a:	f7ff f90b 	bl	8003834 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800461e:	2300      	movs	r3, #0
}
 8004620:	4618      	mov	r0, r3
 8004622:	bd80      	pop	{r7, pc}

08004624 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800462c:	4b12      	ldr	r3, [pc, #72]	@ (8004678 <HAL_InitTick+0x54>)
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	4b12      	ldr	r3, [pc, #72]	@ (800467c <HAL_InitTick+0x58>)
 8004632:	781b      	ldrb	r3, [r3, #0]
 8004634:	4619      	mov	r1, r3
 8004636:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800463a:	fbb3 f3f1 	udiv	r3, r3, r1
 800463e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004642:	4618      	mov	r0, r3
 8004644:	f000 f967 	bl	8004916 <HAL_SYSTICK_Config>
 8004648:	4603      	mov	r3, r0
 800464a:	2b00      	cmp	r3, #0
 800464c:	d001      	beq.n	8004652 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e00e      	b.n	8004670 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2b0f      	cmp	r3, #15
 8004656:	d80a      	bhi.n	800466e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004658:	2200      	movs	r2, #0
 800465a:	6879      	ldr	r1, [r7, #4]
 800465c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004660:	f000 f92f 	bl	80048c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004664:	4a06      	ldr	r2, [pc, #24]	@ (8004680 <HAL_InitTick+0x5c>)
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800466a:	2300      	movs	r3, #0
 800466c:	e000      	b.n	8004670 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
}
 8004670:	4618      	mov	r0, r3
 8004672:	3708      	adds	r7, #8
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}
 8004678:	200002ec 	.word	0x200002ec
 800467c:	200002f4 	.word	0x200002f4
 8004680:	200002f0 	.word	0x200002f0

08004684 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004684:	b480      	push	{r7}
 8004686:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004688:	4b06      	ldr	r3, [pc, #24]	@ (80046a4 <HAL_IncTick+0x20>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	461a      	mov	r2, r3
 800468e:	4b06      	ldr	r3, [pc, #24]	@ (80046a8 <HAL_IncTick+0x24>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4413      	add	r3, r2
 8004694:	4a04      	ldr	r2, [pc, #16]	@ (80046a8 <HAL_IncTick+0x24>)
 8004696:	6013      	str	r3, [r2, #0]
}
 8004698:	bf00      	nop
 800469a:	46bd      	mov	sp, r7
 800469c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a0:	4770      	bx	lr
 80046a2:	bf00      	nop
 80046a4:	200002f4 	.word	0x200002f4
 80046a8:	2000103c 	.word	0x2000103c

080046ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80046ac:	b480      	push	{r7}
 80046ae:	af00      	add	r7, sp, #0
  return uwTick;
 80046b0:	4b03      	ldr	r3, [pc, #12]	@ (80046c0 <HAL_GetTick+0x14>)
 80046b2:	681b      	ldr	r3, [r3, #0]
}
 80046b4:	4618      	mov	r0, r3
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	2000103c 	.word	0x2000103c

080046c4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80046cc:	f7ff ffee 	bl	80046ac <HAL_GetTick>
 80046d0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80046dc:	d005      	beq.n	80046ea <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80046de:	4b0a      	ldr	r3, [pc, #40]	@ (8004708 <HAL_Delay+0x44>)
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	461a      	mov	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	4413      	add	r3, r2
 80046e8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80046ea:	bf00      	nop
 80046ec:	f7ff ffde 	bl	80046ac <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	68bb      	ldr	r3, [r7, #8]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	68fa      	ldr	r2, [r7, #12]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d8f7      	bhi.n	80046ec <HAL_Delay+0x28>
  {
  }
}
 80046fc:	bf00      	nop
 80046fe:	bf00      	nop
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	200002f4 	.word	0x200002f4

0800470c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800470c:	b480      	push	{r7}
 800470e:	b085      	sub	sp, #20
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	f003 0307 	and.w	r3, r3, #7
 800471a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800471c:	4b0b      	ldr	r3, [pc, #44]	@ (800474c <__NVIC_SetPriorityGrouping+0x40>)
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004722:	68ba      	ldr	r2, [r7, #8]
 8004724:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004728:	4013      	ands	r3, r2
 800472a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8004734:	4b06      	ldr	r3, [pc, #24]	@ (8004750 <__NVIC_SetPriorityGrouping+0x44>)
 8004736:	4313      	orrs	r3, r2
 8004738:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800473a:	4a04      	ldr	r2, [pc, #16]	@ (800474c <__NVIC_SetPriorityGrouping+0x40>)
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	60d3      	str	r3, [r2, #12]
}
 8004740:	bf00      	nop
 8004742:	3714      	adds	r7, #20
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr
 800474c:	e000ed00 	.word	0xe000ed00
 8004750:	05fa0000 	.word	0x05fa0000

08004754 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004754:	b480      	push	{r7}
 8004756:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004758:	4b04      	ldr	r3, [pc, #16]	@ (800476c <__NVIC_GetPriorityGrouping+0x18>)
 800475a:	68db      	ldr	r3, [r3, #12]
 800475c:	0a1b      	lsrs	r3, r3, #8
 800475e:	f003 0307 	and.w	r3, r3, #7
}
 8004762:	4618      	mov	r0, r3
 8004764:	46bd      	mov	sp, r7
 8004766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800476a:	4770      	bx	lr
 800476c:	e000ed00 	.word	0xe000ed00

08004770 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	4603      	mov	r3, r0
 8004778:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800477a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800477e:	2b00      	cmp	r3, #0
 8004780:	db0b      	blt.n	800479a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004782:	79fb      	ldrb	r3, [r7, #7]
 8004784:	f003 021f 	and.w	r2, r3, #31
 8004788:	4907      	ldr	r1, [pc, #28]	@ (80047a8 <__NVIC_EnableIRQ+0x38>)
 800478a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800478e:	095b      	lsrs	r3, r3, #5
 8004790:	2001      	movs	r0, #1
 8004792:	fa00 f202 	lsl.w	r2, r0, r2
 8004796:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr
 80047a6:	bf00      	nop
 80047a8:	e000e100 	.word	0xe000e100

080047ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80047ac:	b480      	push	{r7}
 80047ae:	b083      	sub	sp, #12
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	4603      	mov	r3, r0
 80047b4:	6039      	str	r1, [r7, #0]
 80047b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80047b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	db0a      	blt.n	80047d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	b2da      	uxtb	r2, r3
 80047c4:	490c      	ldr	r1, [pc, #48]	@ (80047f8 <__NVIC_SetPriority+0x4c>)
 80047c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80047ca:	0112      	lsls	r2, r2, #4
 80047cc:	b2d2      	uxtb	r2, r2
 80047ce:	440b      	add	r3, r1
 80047d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80047d4:	e00a      	b.n	80047ec <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	b2da      	uxtb	r2, r3
 80047da:	4908      	ldr	r1, [pc, #32]	@ (80047fc <__NVIC_SetPriority+0x50>)
 80047dc:	79fb      	ldrb	r3, [r7, #7]
 80047de:	f003 030f 	and.w	r3, r3, #15
 80047e2:	3b04      	subs	r3, #4
 80047e4:	0112      	lsls	r2, r2, #4
 80047e6:	b2d2      	uxtb	r2, r2
 80047e8:	440b      	add	r3, r1
 80047ea:	761a      	strb	r2, [r3, #24]
}
 80047ec:	bf00      	nop
 80047ee:	370c      	adds	r7, #12
 80047f0:	46bd      	mov	sp, r7
 80047f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f6:	4770      	bx	lr
 80047f8:	e000e100 	.word	0xe000e100
 80047fc:	e000ed00 	.word	0xe000ed00

08004800 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004800:	b480      	push	{r7}
 8004802:	b089      	sub	sp, #36	@ 0x24
 8004804:	af00      	add	r7, sp, #0
 8004806:	60f8      	str	r0, [r7, #12]
 8004808:	60b9      	str	r1, [r7, #8]
 800480a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f003 0307 	and.w	r3, r3, #7
 8004812:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004814:	69fb      	ldr	r3, [r7, #28]
 8004816:	f1c3 0307 	rsb	r3, r3, #7
 800481a:	2b04      	cmp	r3, #4
 800481c:	bf28      	it	cs
 800481e:	2304      	movcs	r3, #4
 8004820:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004822:	69fb      	ldr	r3, [r7, #28]
 8004824:	3304      	adds	r3, #4
 8004826:	2b06      	cmp	r3, #6
 8004828:	d902      	bls.n	8004830 <NVIC_EncodePriority+0x30>
 800482a:	69fb      	ldr	r3, [r7, #28]
 800482c:	3b03      	subs	r3, #3
 800482e:	e000      	b.n	8004832 <NVIC_EncodePriority+0x32>
 8004830:	2300      	movs	r3, #0
 8004832:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004834:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004838:	69bb      	ldr	r3, [r7, #24]
 800483a:	fa02 f303 	lsl.w	r3, r2, r3
 800483e:	43da      	mvns	r2, r3
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	401a      	ands	r2, r3
 8004844:	697b      	ldr	r3, [r7, #20]
 8004846:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004848:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	fa01 f303 	lsl.w	r3, r1, r3
 8004852:	43d9      	mvns	r1, r3
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004858:	4313      	orrs	r3, r2
         );
}
 800485a:	4618      	mov	r0, r3
 800485c:	3724      	adds	r7, #36	@ 0x24
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
	...

08004868 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004868:	b580      	push	{r7, lr}
 800486a:	b082      	sub	sp, #8
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	3b01      	subs	r3, #1
 8004874:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004878:	d301      	bcc.n	800487e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800487a:	2301      	movs	r3, #1
 800487c:	e00f      	b.n	800489e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800487e:	4a0a      	ldr	r2, [pc, #40]	@ (80048a8 <SysTick_Config+0x40>)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	3b01      	subs	r3, #1
 8004884:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004886:	210f      	movs	r1, #15
 8004888:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800488c:	f7ff ff8e 	bl	80047ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004890:	4b05      	ldr	r3, [pc, #20]	@ (80048a8 <SysTick_Config+0x40>)
 8004892:	2200      	movs	r2, #0
 8004894:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004896:	4b04      	ldr	r3, [pc, #16]	@ (80048a8 <SysTick_Config+0x40>)
 8004898:	2207      	movs	r2, #7
 800489a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800489c:	2300      	movs	r3, #0
}
 800489e:	4618      	mov	r0, r3
 80048a0:	3708      	adds	r7, #8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	e000e010 	.word	0xe000e010

080048ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80048ac:	b580      	push	{r7, lr}
 80048ae:	b082      	sub	sp, #8
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	f7ff ff29 	bl	800470c <__NVIC_SetPriorityGrouping>
}
 80048ba:	bf00      	nop
 80048bc:	3708      	adds	r7, #8
 80048be:	46bd      	mov	sp, r7
 80048c0:	bd80      	pop	{r7, pc}

080048c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80048c2:	b580      	push	{r7, lr}
 80048c4:	b086      	sub	sp, #24
 80048c6:	af00      	add	r7, sp, #0
 80048c8:	4603      	mov	r3, r0
 80048ca:	60b9      	str	r1, [r7, #8]
 80048cc:	607a      	str	r2, [r7, #4]
 80048ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80048d0:	2300      	movs	r3, #0
 80048d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80048d4:	f7ff ff3e 	bl	8004754 <__NVIC_GetPriorityGrouping>
 80048d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80048da:	687a      	ldr	r2, [r7, #4]
 80048dc:	68b9      	ldr	r1, [r7, #8]
 80048de:	6978      	ldr	r0, [r7, #20]
 80048e0:	f7ff ff8e 	bl	8004800 <NVIC_EncodePriority>
 80048e4:	4602      	mov	r2, r0
 80048e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80048ea:	4611      	mov	r1, r2
 80048ec:	4618      	mov	r0, r3
 80048ee:	f7ff ff5d 	bl	80047ac <__NVIC_SetPriority>
}
 80048f2:	bf00      	nop
 80048f4:	3718      	adds	r7, #24
 80048f6:	46bd      	mov	sp, r7
 80048f8:	bd80      	pop	{r7, pc}

080048fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80048fa:	b580      	push	{r7, lr}
 80048fc:	b082      	sub	sp, #8
 80048fe:	af00      	add	r7, sp, #0
 8004900:	4603      	mov	r3, r0
 8004902:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004904:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004908:	4618      	mov	r0, r3
 800490a:	f7ff ff31 	bl	8004770 <__NVIC_EnableIRQ>
}
 800490e:	bf00      	nop
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b082      	sub	sp, #8
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800491e:	6878      	ldr	r0, [r7, #4]
 8004920:	f7ff ffa2 	bl	8004868 <SysTick_Config>
 8004924:	4603      	mov	r3, r0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3708      	adds	r7, #8
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
	...

08004930 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b084      	sub	sp, #16
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d101      	bne.n	8004942 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	e086      	b.n	8004a50 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004948:	2b00      	cmp	r3, #0
 800494a:	d106      	bne.n	800495a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2220      	movs	r2, #32
 8004950:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004954:	6878      	ldr	r0, [r7, #4]
 8004956:	f006 fb35 	bl	800afc4 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800495a:	4b3f      	ldr	r3, [pc, #252]	@ (8004a58 <HAL_ETH_Init+0x128>)
 800495c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495e:	4a3e      	ldr	r2, [pc, #248]	@ (8004a58 <HAL_ETH_Init+0x128>)
 8004960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004964:	6453      	str	r3, [r2, #68]	@ 0x44
 8004966:	4b3c      	ldr	r3, [pc, #240]	@ (8004a58 <HAL_ETH_Init+0x128>)
 8004968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800496a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800496e:	60bb      	str	r3, [r7, #8]
 8004970:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004972:	4b3a      	ldr	r3, [pc, #232]	@ (8004a5c <HAL_ETH_Init+0x12c>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	4a39      	ldr	r2, [pc, #228]	@ (8004a5c <HAL_ETH_Init+0x12c>)
 8004978:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800497c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800497e:	4b37      	ldr	r3, [pc, #220]	@ (8004a5c <HAL_ETH_Init+0x12c>)
 8004980:	685a      	ldr	r2, [r3, #4]
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	689b      	ldr	r3, [r3, #8]
 8004986:	4935      	ldr	r1, [pc, #212]	@ (8004a5c <HAL_ETH_Init+0x12c>)
 8004988:	4313      	orrs	r3, r2
 800498a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800498c:	4b33      	ldr	r3, [pc, #204]	@ (8004a5c <HAL_ETH_Init+0x12c>)
 800498e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	6812      	ldr	r2, [r2, #0]
 800499e:	f043 0301 	orr.w	r3, r3, #1
 80049a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80049a6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80049a8:	f7ff fe80 	bl	80046ac <HAL_GetTick>
 80049ac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80049ae:	e011      	b.n	80049d4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80049b0:	f7ff fe7c 	bl	80046ac <HAL_GetTick>
 80049b4:	4602      	mov	r2, r0
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	1ad3      	subs	r3, r2, r3
 80049ba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80049be:	d909      	bls.n	80049d4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2204      	movs	r2, #4
 80049c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	22e0      	movs	r2, #224	@ 0xe0
 80049cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e03d      	b.n	8004a50 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d1e4      	bne.n	80049b0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 fe18 	bl	800561c <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80049ec:	6878      	ldr	r0, [r7, #4]
 80049ee:	f000 fec3 	bl	8005778 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f000 ff19 	bl	800582a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	685b      	ldr	r3, [r3, #4]
 80049fc:	461a      	mov	r2, r3
 80049fe:	2100      	movs	r1, #0
 8004a00:	6878      	ldr	r0, [r7, #4]
 8004a02:	f000 fe81 	bl	8005708 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8004a14:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	4b0f      	ldr	r3, [pc, #60]	@ (8004a60 <HAL_ETH_Init+0x130>)
 8004a24:	430b      	orrs	r3, r1
 8004a26:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8004a3a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	2200      	movs	r2, #0
 8004a42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	2210      	movs	r2, #16
 8004a4a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a4e:	2300      	movs	r3, #0
}
 8004a50:	4618      	mov	r0, r3
 8004a52:	3710      	adds	r7, #16
 8004a54:	46bd      	mov	sp, r7
 8004a56:	bd80      	pop	{r7, pc}
 8004a58:	40023800 	.word	0x40023800
 8004a5c:	40013800 	.word	0x40013800
 8004a60:	00020060 	.word	0x00020060

08004a64 <HAL_ETH_Start>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_READY)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a72:	2b10      	cmp	r3, #16
 8004a74:	d150      	bne.n	8004b18 <HAL_ETH_Start+0xb4>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2204      	movs	r2, #4
 8004a82:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8004a84:	6878      	ldr	r0, [r7, #4]
 8004a86:	f000 f9f9 	bl	8004e7c <ETH_UpdateDescriptor>

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f042 0208 	orr.w	r2, r2, #8
 8004a98:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004aa2:	2001      	movs	r0, #1
 8004aa4:	f7ff fe0e 	bl	80046c4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68fa      	ldr	r2, [r7, #12]
 8004aae:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f042 0204 	orr.w	r2, r2, #4
 8004abe:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004ac8:	2001      	movs	r0, #1
 8004aca:	f7ff fdfb 	bl	80046c4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 fc3c 	bl	8005354 <ETH_FlushTransmitFIFO>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	6812      	ldr	r2, [r2, #0]
 8004aea:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004aee:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004af2:	6193      	str	r3, [r2, #24]

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004afc:	699b      	ldr	r3, [r3, #24]
 8004afe:	687a      	ldr	r2, [r7, #4]
 8004b00:	6812      	ldr	r2, [r2, #0]
 8004b02:	f043 0302 	orr.w	r3, r3, #2
 8004b06:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004b0a:	6193      	str	r3, [r2, #24]

    heth->gState = HAL_ETH_STATE_STARTED;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2240      	movs	r2, #64	@ 0x40
 8004b10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    return HAL_OK;
 8004b14:	2300      	movs	r3, #0
 8004b16:	e000      	b.n	8004b1a <HAL_ETH_Start+0xb6>
  }
  else
  {
    return HAL_ERROR;
 8004b18:	2301      	movs	r3, #1
  }
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3710      	adds	r7, #16
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}

08004b22 <HAL_ETH_Stop>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8004b22:	b580      	push	{r7, lr}
 8004b24:	b084      	sub	sp, #16
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b30:	2b40      	cmp	r3, #64	@ 0x40
 8004b32:	d14a      	bne.n	8004bca <HAL_ETH_Stop+0xa8>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2220      	movs	r2, #32
 8004b38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_ST);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b44:	699b      	ldr	r3, [r3, #24]
 8004b46:	687a      	ldr	r2, [r7, #4]
 8004b48:	6812      	ldr	r2, [r2, #0]
 8004b4a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004b4e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004b52:	6193      	str	r3, [r2, #24]

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMAOMR, ETH_DMAOMR_SR);
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004b5c:	699b      	ldr	r3, [r3, #24]
 8004b5e:	687a      	ldr	r2, [r7, #4]
 8004b60:	6812      	ldr	r2, [r2, #0]
 8004b62:	f023 0302 	bic.w	r3, r3, #2
 8004b66:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004b6a:	6193      	str	r3, [r2, #24]

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f022 0204 	bic.w	r2, r2, #4
 8004b7a:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004b84:	2001      	movs	r0, #1
 8004b86:	f7ff fd9d 	bl	80046c4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	68fa      	ldr	r2, [r7, #12]
 8004b90:	601a      	str	r2, [r3, #0]

    /* Flush Transmit FIFO */
    ETH_FlushTransmitFIFO(heth);
 8004b92:	6878      	ldr	r0, [r7, #4]
 8004b94:	f000 fbde 	bl	8005354 <ETH_FlushTransmitFIFO>

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	681a      	ldr	r2, [r3, #0]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f022 0208 	bic.w	r2, r2, #8
 8004ba6:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8004bb0:	2001      	movs	r0, #1
 8004bb2:	f7ff fd87 	bl	80046c4 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	68fa      	ldr	r2, [r7, #12]
 8004bbc:	601a      	str	r2, [r3, #0]

    heth->gState = HAL_ETH_STATE_READY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2210      	movs	r2, #16
 8004bc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	e000      	b.n	8004bcc <HAL_ETH_Stop+0xaa>
  }
  else
  {
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
  }
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <HAL_ETH_Transmit>:
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @param  Timeout: timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig, uint32_t Timeout)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b086      	sub	sp, #24
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	60f8      	str	r0, [r7, #12]
 8004bdc:	60b9      	str	r1, [r7, #8]
 8004bde:	607a      	str	r2, [r7, #4]
  uint32_t tickstart;
  ETH_DMADescTypeDef *dmatxdesc;

  if (pTxConfig == NULL)
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d109      	bne.n	8004bfa <HAL_ETH_Transmit+0x26>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bec:	f043 0201 	orr.w	r2, r3, #1
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004bf6:	2301      	movs	r3, #1
 8004bf8:	e07c      	b.n	8004cf4 <HAL_ETH_Transmit+0x120>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004c00:	2b40      	cmp	r3, #64	@ 0x40
 8004c02:	d176      	bne.n	8004cf2 <HAL_ETH_Transmit+0x11e>
  {
    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 0) != HAL_ETH_ERROR_NONE)
 8004c04:	2200      	movs	r2, #0
 8004c06:	68b9      	ldr	r1, [r7, #8]
 8004c08:	68f8      	ldr	r0, [r7, #12]
 8004c0a:	f000 fe7d 	bl	8005908 <ETH_Prepare_Tx_Descriptors>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d009      	beq.n	8004c28 <HAL_ETH_Transmit+0x54>
    {
      /* Set the ETH error code */
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c1a:	f043 0202 	orr.w	r2, r3, #2
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	e065      	b.n	8004cf4 <HAL_ETH_Transmit+0x120>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004c28:	f3bf 8f4f 	dsb	sy
}
 8004c2c:	bf00      	nop
    }

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    dmatxdesc = (ETH_DMADescTypeDef *)(&heth->TxDescList)->TxDesc[heth->TxDescList.CurTxDesc];
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	3206      	adds	r2, #6
 8004c36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c3a:	617b      	str	r3, [r7, #20]

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	629a      	str	r2, [r3, #40]	@ 0x28
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c4a:	2b03      	cmp	r3, #3
 8004c4c:	d904      	bls.n	8004c58 <HAL_ETH_Transmit+0x84>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c52:	1f1a      	subs	r2, r3, #4
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMATPDR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681a      	ldr	r2, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	3106      	adds	r1, #6
 8004c64:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004c68:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8004c6c:	6053      	str	r3, [r2, #4]

    tickstart = HAL_GetTick();
 8004c6e:	f7ff fd1d 	bl	80046ac <HAL_GetTick>
 8004c72:	6138      	str	r0, [r7, #16]

    /* Wait for data to be transmitted or timeout occurred */
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004c74:	e037      	b.n	8004ce6 <HAL_ETH_Transmit+0x112>
    {
      if ((heth->Instance->DMASR & ETH_DMASR_FBES) != (uint32_t)RESET)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004c7e:	695b      	ldr	r3, [r3, #20]
 8004c80:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d011      	beq.n	8004cac <HAL_ETH_Transmit+0xd8>
      {
        heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c8e:	f043 0208 	orr.w	r2, r3, #8
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        heth->DMAErrorCode = heth->Instance->DMASR;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004ca0:	695a      	ldr	r2, [r3, #20]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        /* Return function status */
        return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e023      	b.n	8004cf4 <HAL_ETH_Transmit+0x120>
      }

      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004cb2:	d018      	beq.n	8004ce6 <HAL_ETH_Transmit+0x112>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004cb4:	f7ff fcfa 	bl	80046ac <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	687a      	ldr	r2, [r7, #4]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d302      	bcc.n	8004cca <HAL_ETH_Transmit+0xf6>
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d10d      	bne.n	8004ce6 <HAL_ETH_Transmit+0x112>
        {
          heth->ErrorCode |= HAL_ETH_ERROR_TIMEOUT;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cd0:	f043 0204 	orr.w	r2, r3, #4
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          /* Clear TX descriptor so that we can proceed */
          dmatxdesc->DESC0 = (ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f04f 5240 	mov.w	r2, #805306368	@ 0x30000000
 8004ce0:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e006      	b.n	8004cf4 <HAL_ETH_Transmit+0x120>
    while ((dmatxdesc->DESC0 & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	dbc3      	blt.n	8004c76 <HAL_ETH_Transmit+0xa2>
        }
      }
    }

    /* Return function status */
    return HAL_OK;
 8004cee:	2300      	movs	r3, #0
 8004cf0:	e000      	b.n	8004cf4 <HAL_ETH_Transmit+0x120>
  }
  else
  {
    return HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
  }
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	3718      	adds	r7, #24
 8004cf8:	46bd      	mov	sp, r7
 8004cfa:	bd80      	pop	{r7, pc}

08004cfc <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b088      	sub	sp, #32
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8004d06:	2300      	movs	r3, #0
 8004d08:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 8004d0e:	683b      	ldr	r3, [r7, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d109      	bne.n	8004d28 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d1a:	f043 0201 	orr.w	r2, r3, #1
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	e0a4      	b.n	8004e72 <HAL_ETH_ReadData+0x176>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d2e:	2b40      	cmp	r3, #64	@ 0x40
 8004d30:	d001      	beq.n	8004d36 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e09d      	b.n	8004e72 <HAL_ETH_ReadData+0x176>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d3a:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	69fa      	ldr	r2, [r7, #28]
 8004d40:	3212      	adds	r2, #18
 8004d42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d46:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004d4c:	f1c3 0304 	rsb	r3, r3, #4
 8004d50:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004d52:	e066      	b.n	8004e22 <HAL_ETH_ReadData+0x126>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC0,  ETH_DMARXDESC_LS)  != (uint32_t)RESET)
 8004d54:	69bb      	ldr	r3, [r7, #24]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d007      	beq.n	8004d70 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC7;
 8004d60:	69bb      	ldr	r3, [r7, #24]
 8004d62:	69da      	ldr	r2, [r3, #28]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC6;
 8004d68:	69bb      	ldr	r3, [r7, #24]
 8004d6a:	699a      	ldr	r2, [r3, #24]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8004d70:	69bb      	ldr	r3, [r7, #24]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d103      	bne.n	8004d84 <HAL_ETH_ReadData+0x88>
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d03c      	beq.n	8004dfe <HAL_ETH_ReadData+0x102>
    {
      /* Check first descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_FS) != (uint32_t)RESET)
 8004d84:	69bb      	ldr	r3, [r7, #24]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d005      	beq.n	8004d9c <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = ((dmarxdesc->DESC0 & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT);
 8004d9c:	69bb      	ldr	r3, [r7, #24]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	0c1b      	lsrs	r3, r3, #16
 8004da2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8004da6:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_LS) != (uint32_t)RESET)
 8004da8:	69bb      	ldr	r3, [r7, #24]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d005      	beq.n	8004dc0 <HAL_ETH_ReadData+0xc4>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC0;
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	681a      	ldr	r2, [r3, #0]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 8004dbc:	2301      	movs	r3, #1
 8004dbe:	74fb      	strb	r3, [r7, #19]
      }

      /* Link data */
      WRITE_REG(dmarxdesc->BackupAddr0, dmarxdesc->DESC2);
 8004dc0:	69bb      	ldr	r3, [r7, #24]
 8004dc2:	689a      	ldr	r2, [r3, #8]
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	621a      	str	r2, [r3, #32]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 8004dd4:	69bb      	ldr	r3, [r7, #24]
 8004dd6:	6a1b      	ldr	r3, [r3, #32]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8004dd8:	461a      	mov	r2, r3
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	f006 fab3 	bl	800b348 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004de6:	1c5a      	adds	r2, r3, #1
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	441a      	add	r2, r3
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8004df8:	69bb      	ldr	r3, [r7, #24]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	621a      	str	r2, [r3, #32]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	3301      	adds	r3, #1
 8004e02:	61fb      	str	r3, [r7, #28]
 8004e04:	69fb      	ldr	r3, [r7, #28]
 8004e06:	2b03      	cmp	r3, #3
 8004e08:	d902      	bls.n	8004e10 <HAL_ETH_ReadData+0x114>
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	3b04      	subs	r3, #4
 8004e0e:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	69fa      	ldr	r2, [r7, #28]
 8004e14:	3212      	adds	r2, #18
 8004e16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e1a:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	3301      	adds	r3, #1
 8004e20:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	681b      	ldr	r3, [r3, #0]
         && (rxdataready == 0U))
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	db06      	blt.n	8004e38 <HAL_ETH_ReadData+0x13c>
  while ((READ_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8004e2a:	697a      	ldr	r2, [r7, #20]
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	d202      	bcs.n	8004e38 <HAL_ETH_ReadData+0x13c>
         && (rxdataready == 0U))
 8004e32:	7cfb      	ldrb	r3, [r7, #19]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d08d      	beq.n	8004d54 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	441a      	add	r2, r3
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d002      	beq.n	8004e52 <HAL_ETH_ReadData+0x156>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 8004e4c:	6878      	ldr	r0, [r7, #4]
 8004e4e:	f000 f815 	bl	8004e7c <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	69fa      	ldr	r2, [r7, #28]
 8004e56:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8004e58:	7cfb      	ldrb	r3, [r7, #19]
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d108      	bne.n	8004e70 <HAL_ETH_ReadData+0x174>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8004e62:	683b      	ldr	r3, [r7, #0]
 8004e64:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	e000      	b.n	8004e72 <HAL_ETH_ReadData+0x176>
  }

  /* Packet not ready */
  return HAL_ERROR;
 8004e70:	2301      	movs	r3, #1
}
 8004e72:	4618      	mov	r0, r3
 8004e74:	3720      	adds	r7, #32
 8004e76:	46bd      	mov	sp, r7
 8004e78:	bd80      	pop	{r7, pc}
	...

08004e7c <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8004e7c:	b580      	push	{r7, lr}
 8004e7e:	b088      	sub	sp, #32
 8004e80:	af00      	add	r7, sp, #0
 8004e82:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8004e84:	2300      	movs	r3, #0
 8004e86:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004e90:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	69fa      	ldr	r2, [r7, #28]
 8004e96:	3212      	adds	r2, #18
 8004e98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004e9c:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004ea2:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8004ea4:	e042      	b.n	8004f2c <ETH_UpdateDescriptor+0xb0>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	6a1b      	ldr	r3, [r3, #32]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d112      	bne.n	8004ed4 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8004eae:	f107 0308 	add.w	r3, r7, #8
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f006 fa18 	bl	800b2e8 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d102      	bne.n	8004ec4 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8004ebe:	2300      	movs	r3, #0
 8004ec0:	74fb      	strb	r3, [r7, #19]
 8004ec2:	e007      	b.n	8004ed4 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	621a      	str	r2, [r3, #32]
        WRITE_REG(dmarxdesc->DESC2, (uint32_t)buff);
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	461a      	mov	r2, r3
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	609a      	str	r2, [r3, #8]
      }
    }

    if (allocStatus != 0U)
 8004ed4:	7cfb      	ldrb	r3, [r7, #19]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d028      	beq.n	8004f2c <ETH_UpdateDescriptor+0xb0>
    {
      if (heth->RxDescList.ItMode == 0U)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d106      	bne.n	8004ef0 <ETH_UpdateDescriptor+0x74>
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_DIC | ETH_DMARXDESC_RCH);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	695a      	ldr	r2, [r3, #20]
 8004ee6:	4b26      	ldr	r3, [pc, #152]	@ (8004f80 <ETH_UpdateDescriptor+0x104>)
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	697a      	ldr	r2, [r7, #20]
 8004eec:	6053      	str	r3, [r2, #4]
 8004eee:	e005      	b.n	8004efc <ETH_UpdateDescriptor+0x80>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC1, heth->Init.RxBuffLen | ETH_DMARXDESC_RCH);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	695b      	ldr	r3, [r3, #20]
 8004ef4:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	605a      	str	r2, [r3, #4]
      }

      SET_BIT(dmarxdesc->DESC0, ETH_DMARXDESC_OWN);
 8004efc:	697b      	ldr	r3, [r7, #20]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004f04:	697b      	ldr	r3, [r7, #20]
 8004f06:	601a      	str	r2, [r3, #0]

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8004f08:	69fb      	ldr	r3, [r7, #28]
 8004f0a:	3301      	adds	r3, #1
 8004f0c:	61fb      	str	r3, [r7, #28]
 8004f0e:	69fb      	ldr	r3, [r7, #28]
 8004f10:	2b03      	cmp	r3, #3
 8004f12:	d902      	bls.n	8004f1a <ETH_UpdateDescriptor+0x9e>
 8004f14:	69fb      	ldr	r3, [r7, #28]
 8004f16:	3b04      	subs	r3, #4
 8004f18:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	69fa      	ldr	r2, [r7, #28]
 8004f1e:	3212      	adds	r2, #18
 8004f20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004f24:	617b      	str	r3, [r7, #20]
      desccount--;
 8004f26:	69bb      	ldr	r3, [r7, #24]
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8004f2c:	69bb      	ldr	r3, [r7, #24]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d002      	beq.n	8004f38 <ETH_UpdateDescriptor+0xbc>
 8004f32:	7cfb      	ldrb	r3, [r7, #19]
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d1b6      	bne.n	8004ea6 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004f3c:	69ba      	ldr	r2, [r7, #24]
 8004f3e:	429a      	cmp	r2, r3
 8004f40:	d01a      	beq.n	8004f78 <ETH_UpdateDescriptor+0xfc>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	3303      	adds	r3, #3
 8004f46:	f003 0303 	and.w	r3, r3, #3
 8004f4a:	60fb      	str	r3, [r7, #12]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8004f4c:	f3bf 8f5f 	dmb	sy
}
 8004f50:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMARPDR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6919      	ldr	r1, [r3, #16]
 8004f56:	68fa      	ldr	r2, [r7, #12]
 8004f58:	4613      	mov	r3, r2
 8004f5a:	009b      	lsls	r3, r3, #2
 8004f5c:	4413      	add	r3, r2
 8004f5e:	00db      	lsls	r3, r3, #3
 8004f60:	18ca      	adds	r2, r1, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004f6a:	609a      	str	r2, [r3, #8]

    heth->RxDescList.RxBuildDescIdx = descidx;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	69fa      	ldr	r2, [r7, #28]
 8004f70:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8004f78:	bf00      	nop
 8004f7a:	3720      	adds	r7, #32
 8004f7c:	46bd      	mov	sp, r7
 8004f7e:	bd80      	pop	{r7, pc}
 8004f80:	80004000 	.word	0x80004000

08004f84 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b086      	sub	sp, #24
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	60f8      	str	r0, [r7, #12]
 8004f8c:	60b9      	str	r1, [r7, #8]
 8004f8e:	607a      	str	r2, [r7, #4]
 8004f90:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	691b      	ldr	r3, [r3, #16]
 8004f98:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	f003 031c 	and.w	r3, r3, #28
 8004fa0:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                        /* Set the PHY device address   */
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	02db      	lsls	r3, r3, #11
 8004fa6:	b29b      	uxth	r3, r3
 8004fa8:	697a      	ldr	r2, [r7, #20]
 8004faa:	4313      	orrs	r3, r2
 8004fac:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	019b      	lsls	r3, r3, #6
 8004fb2:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8004fbc:	697b      	ldr	r3, [r7, #20]
 8004fbe:	f023 0302 	bic.w	r3, r3, #2
 8004fc2:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	f043 0301 	orr.w	r3, r3, #1
 8004fca:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	697a      	ldr	r2, [r7, #20]
 8004fd2:	611a      	str	r2, [r3, #16]


  tickstart = HAL_GetTick();
 8004fd4:	f7ff fb6a 	bl	80046ac <HAL_GetTick>
 8004fd8:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004fda:	e00d      	b.n	8004ff8 <HAL_ETH_ReadPHYRegister+0x74>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8004fdc:	f7ff fb66 	bl	80046ac <HAL_GetTick>
 8004fe0:	4602      	mov	r2, r0
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	1ad3      	subs	r3, r2, r3
 8004fe6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fea:	d301      	bcc.n	8004ff0 <HAL_ETH_ReadPHYRegister+0x6c>
    {
      return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e010      	b.n	8005012 <HAL_ETH_ReadPHYRegister+0x8e>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691b      	ldr	r3, [r3, #16]
 8004ff6:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8004ff8:	697b      	ldr	r3, [r7, #20]
 8004ffa:	f003 0301 	and.w	r3, r3, #1
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1ec      	bne.n	8004fdc <HAL_ETH_ReadPHYRegister+0x58>
  }

  /* Get MACMIIDR value */
  *pRegValue = (uint16_t)(heth->Instance->MACMIIDR);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	695b      	ldr	r3, [r3, #20]
 8005008:	b29b      	uxth	r3, r3
 800500a:	461a      	mov	r2, r3
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8005010:	2300      	movs	r3, #0
}
 8005012:	4618      	mov	r0, r3
 8005014:	3718      	adds	r7, #24
 8005016:	46bd      	mov	sp, r7
 8005018:	bd80      	pop	{r7, pc}

0800501a <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 800501a:	b580      	push	{r7, lr}
 800501c:	b086      	sub	sp, #24
 800501e:	af00      	add	r7, sp, #0
 8005020:	60f8      	str	r0, [r7, #12]
 8005022:	60b9      	str	r1, [r7, #8]
 8005024:	607a      	str	r2, [r7, #4]
 8005026:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg1;
  uint32_t tickstart;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005030:	697b      	ldr	r3, [r7, #20]
 8005032:	f003 031c 	and.w	r3, r3, #28
 8005036:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= ((PHYAddr << 11U) & ETH_MACMIIAR_PA);                      /* Set the PHY device address */
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	02db      	lsls	r3, r3, #11
 800503c:	b29b      	uxth	r3, r3
 800503e:	697a      	ldr	r2, [r7, #20]
 8005040:	4313      	orrs	r3, r2
 8005042:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	019b      	lsls	r3, r3, #6
 8005048:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 800504c:	697a      	ldr	r2, [r7, #20]
 800504e:	4313      	orrs	r3, r2
 8005050:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	f043 0302 	orr.w	r3, r3, #2
 8005058:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f043 0301 	orr.w	r3, r3, #1
 8005060:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	b29a      	uxth	r2, r3
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	697a      	ldr	r2, [r7, #20]
 8005072:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005074:	f7ff fb1a 	bl	80046ac <HAL_GetTick>
 8005078:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800507a:	e00d      	b.n	8005098 <HAL_ETH_WritePHYRegister+0x7e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 800507c:	f7ff fb16 	bl	80046ac <HAL_GetTick>
 8005080:	4602      	mov	r2, r0
 8005082:	693b      	ldr	r3, [r7, #16]
 8005084:	1ad3      	subs	r3, r2, r3
 8005086:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800508a:	d301      	bcc.n	8005090 <HAL_ETH_WritePHYRegister+0x76>
    {
      return HAL_ERROR;
 800508c:	2301      	movs	r3, #1
 800508e:	e009      	b.n	80050a4 <HAL_ETH_WritePHYRegister+0x8a>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	691b      	ldr	r3, [r3, #16]
 8005096:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	f003 0301 	and.w	r3, r3, #1
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d1ec      	bne.n	800507c <HAL_ETH_WritePHYRegister+0x62>
  }

  return HAL_OK;
 80050a2:	2300      	movs	r3, #0
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3718      	adds	r7, #24
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}

080050ac <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 80050ac:	b480      	push	{r7}
 80050ae:	b083      	sub	sp, #12
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
 80050b4:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d101      	bne.n	80050c0 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e0e6      	b.n	800528e <HAL_ETH_GetMACConfig+0x1e2>
  }

  /* Get MAC parameters */
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0310 	and.w	r3, r3, #16
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	bf14      	ite	ne
 80050ce:	2301      	movne	r3, #1
 80050d0:	2300      	moveq	r3, #0
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	461a      	mov	r2, r3
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_RD) >> 9) == 0U) ? ENABLE : DISABLE;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	bf0c      	ite	eq
 80050f8:	2301      	moveq	r3, #1
 80050fa:	2300      	movne	r3, #0
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	461a      	mov	r2, r3
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
                                        ? ENABLE : DISABLE;
 8005110:	2b00      	cmp	r3, #0
 8005112:	bf14      	ite	ne
 8005114:	2301      	movne	r3, #1
 8005116:	2300      	moveq	r3, #0
 8005118:	b2db      	uxtb	r3, r3
 800511a:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSD) >> 16) > 0U)
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ROD) >> 13) == 0U) ? ENABLE : DISABLE;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800512a:	2b00      	cmp	r3, #0
 800512c:	bf0c      	ite	eq
 800512e:	2301      	moveq	r3, #1
 8005130:	2300      	movne	r3, #0
 8005132:	b2db      	uxtb	r3, r3
 8005134:	461a      	mov	r2, r3
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	779a      	strb	r2, [r3, #30]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005144:	2b00      	cmp	r3, #0
 8005146:	bf14      	ite	ne
 8005148:	2301      	movne	r3, #1
 800514a:	2300      	moveq	r3, #0
 800514c:	b2db      	uxtb	r3, r3
 800514e:	461a      	mov	r2, r3
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 6200 	and.w	r2, r3, #2048	@ 0x800
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	615a      	str	r2, [r3, #20]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 22) == 0U) ? ENABLE : DISABLE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800517a:	2b00      	cmp	r3, #0
 800517c:	bf0c      	ite	eq
 800517e:	2301      	moveq	r3, #1
 8005180:	2300      	movne	r3, #0
 8005182:	b2db      	uxtb	r3, r3
 8005184:	461a      	mov	r2, r3
 8005186:	683b      	ldr	r3, [r7, #0]
 8005188:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 23) == 0U) ? ENABLE : DISABLE;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005194:	2b00      	cmp	r3, #0
 8005196:	bf0c      	ite	eq
 8005198:	2301      	moveq	r3, #1
 800519a:	2300      	movne	r3, #0
 800519c:	b2db      	uxtb	r3, r3
 800519e:	461a      	mov	r2, r3
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_APCS) >> 7) > 0U) ? ENABLE : DISABLE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	bf14      	ite	ne
 80051b2:	2301      	movne	r3, #1
 80051b4:	2300      	moveq	r3, #0
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	461a      	mov	r2, r3
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	73da      	strb	r2, [r3, #15]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IFG);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f403 2260 	and.w	r2, r3, #917504	@ 0xe0000
 80051c8:	683b      	ldr	r3, [r7, #0]
 80051ca:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPCO) >> 10U) > 0U) ? ENABLE : DISABLE;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	bf14      	ite	ne
 80051da:	2301      	movne	r3, #1
 80051dc:	2300      	moveq	r3, #0
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	461a      	mov	r2, r3
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	711a      	strb	r2, [r3, #4]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CSTF) >> 25U) > 0U) ? ENABLE : DISABLE;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	bf14      	ite	ne
 80051f4:	2301      	movne	r3, #1
 80051f6:	2300      	moveq	r3, #0
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	461a      	mov	r2, r3
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	739a      	strb	r2, [r3, #14]

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_TFCE) >> 1) > 0U) ? ENABLE : DISABLE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	699b      	ldr	r3, [r3, #24]
 8005206:	f003 0302 	and.w	r3, r3, #2
 800520a:	2b00      	cmp	r3, #0
 800520c:	bf14      	ite	ne
 800520e:	2301      	movne	r3, #1
 8005210:	2300      	moveq	r3, #0
 8005212:	b2db      	uxtb	r3, r3
 8005214:	461a      	mov	r2, r3
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_ZQPD) >> 7) == 0U) ? ENABLE : DISABLE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	699b      	ldr	r3, [r3, #24]
 8005222:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005226:	2b00      	cmp	r3, #0
 8005228:	bf0c      	ite	eq
 800522a:	2301      	moveq	r3, #1
 800522c:	2300      	movne	r3, #0
 800522e:	b2db      	uxtb	r3, r3
 8005230:	461a      	mov	r2, r3
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PLT);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	699b      	ldr	r3, [r3, #24]
 800523e:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_PT) >> 16);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	699b      	ldr	r3, [r3, #24]
 800524c:	0c1b      	lsrs	r3, r3, #16
 800524e:	b29a      	uxth	r2, r3
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_RFCE) >> 2U) > 0U) ? ENABLE : DISABLE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	699b      	ldr	r3, [r3, #24]
 800525a:	f003 0304 	and.w	r3, r3, #4
 800525e:	2b00      	cmp	r3, #0
 8005260:	bf14      	ite	ne
 8005262:	2301      	movne	r3, #1
 8005264:	2300      	moveq	r3, #0
 8005266:	b2db      	uxtb	r3, r3
 8005268:	461a      	mov	r2, r3
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	699b      	ldr	r3, [r3, #24]
 8005276:	f003 0308 	and.w	r3, r3, #8
                                      ? ENABLE : DISABLE;
 800527a:	2b00      	cmp	r3, #0
 800527c:	bf14      	ite	ne
 800527e:	2301      	movne	r3, #1
 8005280:	2300      	moveq	r3, #0
 8005282:	b2db      	uxtb	r3, r3
 8005284:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACFCR, ETH_MACFCR_UPFD) >> 3U) > 0U)
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  return HAL_OK;
 800528c:	2300      	movs	r3, #0
}
 800528e:	4618      	mov	r0, r3
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr

0800529a <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800529a:	b580      	push	{r7, lr}
 800529c:	b082      	sub	sp, #8
 800529e:	af00      	add	r7, sp, #0
 80052a0:	6078      	str	r0, [r7, #4]
 80052a2:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d101      	bne.n	80052ae <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80052aa:	2301      	movs	r3, #1
 80052ac:	e00b      	b.n	80052c6 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052b4:	2b10      	cmp	r3, #16
 80052b6:	d105      	bne.n	80052c4 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80052b8:	6839      	ldr	r1, [r7, #0]
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f000 f870 	bl	80053a0 <ETH_SetMACConfig>

    return HAL_OK;
 80052c0:	2300      	movs	r3, #0
 80052c2:	e000      	b.n	80052c6 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80052c4:	2301      	movs	r3, #1
  }
}
 80052c6:	4618      	mov	r0, r3
 80052c8:	3708      	adds	r7, #8
 80052ca:	46bd      	mov	sp, r7
 80052cc:	bd80      	pop	{r7, pc}
	...

080052d0 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMIIAR value */
  tmpreg = (heth->Instance)->MACMIIAR;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	60fb      	str	r3, [r7, #12]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg &= ETH_MACMIIAR_CR_MASK;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	f023 031c 	bic.w	r3, r3, #28
 80052e6:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80052e8:	f001 fd6e 	bl	8006dc8 <HAL_RCC_GetHCLKFreq>
 80052ec:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	4a14      	ldr	r2, [pc, #80]	@ (8005344 <HAL_ETH_SetMDIOClockRange+0x74>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d804      	bhi.n	8005300 <HAL_ETH_SetMDIOClockRange+0x30>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	f043 0308 	orr.w	r3, r3, #8
 80052fc:	60fb      	str	r3, [r7, #12]
 80052fe:	e019      	b.n	8005334 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 60000000U)
 8005300:	68bb      	ldr	r3, [r7, #8]
 8005302:	4a11      	ldr	r2, [pc, #68]	@ (8005348 <HAL_ETH_SetMDIOClockRange+0x78>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d204      	bcs.n	8005312 <HAL_ETH_SetMDIOClockRange+0x42>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	f043 030c 	orr.w	r3, r3, #12
 800530e:	60fb      	str	r3, [r7, #12]
 8005310:	e010      	b.n	8005334 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else if (hclk < 100000000U)
 8005312:	68bb      	ldr	r3, [r7, #8]
 8005314:	4a0d      	ldr	r2, [pc, #52]	@ (800534c <HAL_ETH_SetMDIOClockRange+0x7c>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d90c      	bls.n	8005334 <HAL_ETH_SetMDIOClockRange+0x64>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else if (hclk < 150000000U)
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	4a0c      	ldr	r2, [pc, #48]	@ (8005350 <HAL_ETH_SetMDIOClockRange+0x80>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d804      	bhi.n	800532c <HAL_ETH_SetMDIOClockRange+0x5c>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f043 0304 	orr.w	r3, r3, #4
 8005328:	60fb      	str	r3, [r7, #12]
 800532a:	e003      	b.n	8005334 <HAL_ETH_SetMDIOClockRange+0x64>
  }
  else /* (hclk >= 150000000)  */
  {
    /* CSR Clock >= 150 MHz */
    tmpreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f043 0310 	orr.w	r3, r3, #16
 8005332:	60fb      	str	r3, [r7, #12]
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg;
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68fa      	ldr	r2, [r7, #12]
 800533a:	611a      	str	r2, [r3, #16]
}
 800533c:	bf00      	nop
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	02160ebf 	.word	0x02160ebf
 8005348:	03938700 	.word	0x03938700
 800534c:	05f5e0ff 	.word	0x05f5e0ff
 8005350:	08f0d17f 	.word	0x08f0d17f

08005354 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800535c:	2300      	movs	r3, #0
 800535e:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005368:	699b      	ldr	r3, [r3, #24]
 800536a:	687a      	ldr	r2, [r7, #4]
 800536c:	6812      	ldr	r2, [r2, #0]
 800536e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005372:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005376:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005380:	699b      	ldr	r3, [r3, #24]
 8005382:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005384:	2001      	movs	r0, #1
 8005386:	f7ff f99d 	bl	80046c4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8005394:	6193      	str	r3, [r2, #24]
}
 8005396:	bf00      	nop
 8005398:	3710      	adds	r7, #16
 800539a:	46bd      	mov	sp, r7
 800539c:	bd80      	pop	{r7, pc}
	...

080053a0 <ETH_SetMACConfig>:

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
 80053a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80053b2:	68fa      	ldr	r2, [r7, #12]
 80053b4:	4b53      	ldr	r3, [pc, #332]	@ (8005504 <ETH_SetMACConfig+0x164>)
 80053b6:	4013      	ands	r3, r2
 80053b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	7b9b      	ldrb	r3, [r3, #14]
 80053be:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80053c0:	683a      	ldr	r2, [r7, #0]
 80053c2:	7c12      	ldrb	r2, [r2, #16]
 80053c4:	2a00      	cmp	r2, #0
 80053c6:	d102      	bne.n	80053ce <ETH_SetMACConfig+0x2e>
 80053c8:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80053cc:	e000      	b.n	80053d0 <ETH_SetMACConfig+0x30>
 80053ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80053d0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80053d2:	683a      	ldr	r2, [r7, #0]
 80053d4:	7c52      	ldrb	r2, [r2, #17]
 80053d6:	2a00      	cmp	r2, #0
 80053d8:	d102      	bne.n	80053e0 <ETH_SetMACConfig+0x40>
 80053da:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80053de:	e000      	b.n	80053e2 <ETH_SetMACConfig+0x42>
 80053e0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80053e2:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80053e8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	7fdb      	ldrb	r3, [r3, #31]
 80053ee:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80053f0:	431a      	orrs	r2, r3
                        macconf->Speed |
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80053f6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80053f8:	683a      	ldr	r2, [r7, #0]
 80053fa:	7f92      	ldrb	r2, [r2, #30]
 80053fc:	2a00      	cmp	r2, #0
 80053fe:	d102      	bne.n	8005406 <ETH_SetMACConfig+0x66>
 8005400:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005404:	e000      	b.n	8005408 <ETH_SetMACConfig+0x68>
 8005406:	2200      	movs	r2, #0
                        macconf->Speed |
 8005408:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	7f1b      	ldrb	r3, [r3, #28]
 800540e:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8005410:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8005416:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005418:	683b      	ldr	r3, [r7, #0]
 800541a:	791b      	ldrb	r3, [r3, #4]
 800541c:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 800541e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8005420:	683a      	ldr	r2, [r7, #0]
 8005422:	f892 2020 	ldrb.w	r2, [r2, #32]
 8005426:	2a00      	cmp	r2, #0
 8005428:	d102      	bne.n	8005430 <ETH_SetMACConfig+0x90>
 800542a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800542e:	e000      	b.n	8005432 <ETH_SetMACConfig+0x92>
 8005430:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8005432:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	7bdb      	ldrb	r3, [r3, #15]
 8005438:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800543a:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8005440:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005448:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800544a:	4313      	orrs	r3, r2
 800544c:	68fa      	ldr	r2, [r7, #12]
 800544e:	4313      	orrs	r3, r2
 8005450:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005462:	2001      	movs	r0, #1
 8005464:	f7ff f92e 	bl	80046c4 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	699b      	ldr	r3, [r3, #24]
 8005476:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	f64f 7341 	movw	r3, #65345	@ 0xff41
 800547e:	4013      	ands	r3, r2
 8005480:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005486:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8005488:	683a      	ldr	r2, [r7, #0]
 800548a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800548e:	2a00      	cmp	r2, #0
 8005490:	d101      	bne.n	8005496 <ETH_SetMACConfig+0xf6>
 8005492:	2280      	movs	r2, #128	@ 0x80
 8005494:	e000      	b.n	8005498 <ETH_SetMACConfig+0xf8>
 8005496:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8005498:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800549e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80054a0:	683a      	ldr	r2, [r7, #0]
 80054a2:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 80054a6:	2a01      	cmp	r2, #1
 80054a8:	d101      	bne.n	80054ae <ETH_SetMACConfig+0x10e>
 80054aa:	2208      	movs	r2, #8
 80054ac:	e000      	b.n	80054b0 <ETH_SetMACConfig+0x110>
 80054ae:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80054b0:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80054b2:	683a      	ldr	r2, [r7, #0]
 80054b4:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 80054b8:	2a01      	cmp	r2, #1
 80054ba:	d101      	bne.n	80054c0 <ETH_SetMACConfig+0x120>
 80054bc:	2204      	movs	r2, #4
 80054be:	e000      	b.n	80054c2 <ETH_SetMACConfig+0x122>
 80054c0:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80054c2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80054c4:	683a      	ldr	r2, [r7, #0]
 80054c6:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 80054ca:	2a01      	cmp	r2, #1
 80054cc:	d101      	bne.n	80054d2 <ETH_SetMACConfig+0x132>
 80054ce:	2202      	movs	r2, #2
 80054d0:	e000      	b.n	80054d4 <ETH_SetMACConfig+0x134>
 80054d2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80054d4:	4313      	orrs	r3, r2
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	4313      	orrs	r3, r2
 80054da:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	68fa      	ldr	r2, [r7, #12]
 80054e2:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	699b      	ldr	r3, [r3, #24]
 80054ea:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80054ec:	2001      	movs	r0, #1
 80054ee:	f7ff f8e9 	bl	80046c4 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	619a      	str	r2, [r3, #24]
}
 80054fa:	bf00      	nop
 80054fc:	3710      	adds	r7, #16
 80054fe:	46bd      	mov	sp, r7
 8005500:	bd80      	pop	{r7, pc}
 8005502:	bf00      	nop
 8005504:	fd20810f 	.word	0xfd20810f

08005508 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800551a:	699b      	ldr	r3, [r3, #24]
 800551c:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800551e:	68fa      	ldr	r2, [r7, #12]
 8005520:	4b3d      	ldr	r3, [pc, #244]	@ (8005618 <ETH_SetDMAConfig+0x110>)
 8005522:	4013      	ands	r3, r2
 8005524:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8005526:	683b      	ldr	r3, [r7, #0]
 8005528:	7b1b      	ldrb	r3, [r3, #12]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d102      	bne.n	8005534 <ETH_SetDMAConfig+0x2c>
 800552e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8005532:	e000      	b.n	8005536 <ETH_SetDMAConfig+0x2e>
 8005534:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	7b5b      	ldrb	r3, [r3, #13]
 800553a:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800553c:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	7f52      	ldrb	r2, [r2, #29]
 8005542:	2a00      	cmp	r2, #0
 8005544:	d102      	bne.n	800554c <ETH_SetDMAConfig+0x44>
 8005546:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800554a:	e000      	b.n	800554e <ETH_SetDMAConfig+0x46>
 800554c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800554e:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	7b9b      	ldrb	r3, [r3, #14]
 8005554:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8005556:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 800555c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	7f1b      	ldrb	r3, [r3, #28]
 8005562:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8005564:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	7f9b      	ldrb	r3, [r3, #30]
 800556a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 800556c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8005572:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800557a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800557c:	4313      	orrs	r3, r2
 800557e:	68fa      	ldr	r2, [r7, #12]
 8005580:	4313      	orrs	r3, r2
 8005582:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800558c:	461a      	mov	r2, r3
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800559a:	699b      	ldr	r3, [r3, #24]
 800559c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800559e:	2001      	movs	r0, #1
 80055a0:	f7ff f890 	bl	80046c4 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80055ac:	461a      	mov	r2, r3
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	791b      	ldrb	r3, [r3, #4]
 80055b6:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80055bc:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80055c2:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80055c8:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80055ca:	683b      	ldr	r3, [r7, #0]
 80055cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80055d0:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80055d2:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80055d4:	683b      	ldr	r3, [r7, #0]
 80055d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055d8:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80055da:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80055dc:	683b      	ldr	r3, [r7, #0]
 80055de:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80055e0:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80055e2:	687a      	ldr	r2, [r7, #4]
 80055e4:	6812      	ldr	r2, [r2, #0]
 80055e6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80055ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80055ee:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80055fc:	2001      	movs	r0, #1
 80055fe:	f7ff f861 	bl	80046c4 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800560a:	461a      	mov	r2, r3
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	6013      	str	r3, [r2, #0]
}
 8005610:	bf00      	nop
 8005612:	3710      	adds	r7, #16
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}
 8005618:	f8de3f23 	.word	0xf8de3f23

0800561c <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b0a6      	sub	sp, #152	@ 0x98
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8005624:	2301      	movs	r3, #1
 8005626:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800562a:	2301      	movs	r3, #1
 800562c:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8005630:	2300      	movs	r3, #0
 8005632:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8005634:	2300      	movs	r3, #0
 8005636:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800563a:	2301      	movs	r3, #1
 800563c:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8005640:	2300      	movs	r3, #0
 8005642:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 8005646:	2301      	movs	r3, #1
 8005648:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 800564c:	2301      	movs	r3, #1
 800564e:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8005652:	2300      	movs	r3, #0
 8005654:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8005658:	2300      	movs	r3, #0
 800565a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800565e:	2300      	movs	r3, #0
 8005660:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8005662:	2300      	movs	r3, #0
 8005664:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8005668:	2300      	movs	r3, #0
 800566a:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800566c:	2300      	movs	r3, #0
 800566e:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8005672:	2300      	movs	r3, #0
 8005674:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8005678:	2300      	movs	r3, #0
 800567a:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800567e:	2300      	movs	r3, #0
 8005680:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8005684:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8005688:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800568a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800568e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8005690:	2300      	movs	r3, #0
 8005692:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8005696:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800569a:	4619      	mov	r1, r3
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff fe7f 	bl	80053a0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80056a2:	2301      	movs	r3, #1
 80056a4:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80056a6:	2301      	movs	r3, #1
 80056a8:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80056aa:	2301      	movs	r3, #1
 80056ac:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80056b0:	2301      	movs	r3, #1
 80056b2:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80056b4:	2300      	movs	r3, #0
 80056b6:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80056b8:	2300      	movs	r3, #0
 80056ba:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80056be:	2300      	movs	r3, #0
 80056c0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80056c4:	2300      	movs	r3, #0
 80056c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80056c8:	2301      	movs	r3, #1
 80056ca:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80056ce:	2301      	movs	r3, #1
 80056d0:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80056d2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80056d6:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80056d8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80056dc:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80056de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80056e2:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80056e4:	2301      	movs	r3, #1
 80056e6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80056ee:	2300      	movs	r3, #0
 80056f0:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80056f2:	f107 0308 	add.w	r3, r7, #8
 80056f6:	4619      	mov	r1, r3
 80056f8:	6878      	ldr	r0, [r7, #4]
 80056fa:	f7ff ff05 	bl	8005508 <ETH_SetDMAConfig>
}
 80056fe:	bf00      	nop
 8005700:	3798      	adds	r7, #152	@ 0x98
 8005702:	46bd      	mov	sp, r7
 8005704:	bd80      	pop	{r7, pc}
	...

08005708 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005708:	b480      	push	{r7}
 800570a:	b087      	sub	sp, #28
 800570c:	af00      	add	r7, sp, #0
 800570e:	60f8      	str	r0, [r7, #12]
 8005710:	60b9      	str	r1, [r7, #8]
 8005712:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	3305      	adds	r3, #5
 8005718:	781b      	ldrb	r3, [r3, #0]
 800571a:	021b      	lsls	r3, r3, #8
 800571c:	687a      	ldr	r2, [r7, #4]
 800571e:	3204      	adds	r2, #4
 8005720:	7812      	ldrb	r2, [r2, #0]
 8005722:	4313      	orrs	r3, r2
 8005724:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005726:	68ba      	ldr	r2, [r7, #8]
 8005728:	4b11      	ldr	r3, [pc, #68]	@ (8005770 <ETH_MACAddressConfig+0x68>)
 800572a:	4413      	add	r3, r2
 800572c:	461a      	mov	r2, r3
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	3303      	adds	r3, #3
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	061a      	lsls	r2, r3, #24
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	3302      	adds	r3, #2
 800573e:	781b      	ldrb	r3, [r3, #0]
 8005740:	041b      	lsls	r3, r3, #16
 8005742:	431a      	orrs	r2, r3
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3301      	adds	r3, #1
 8005748:	781b      	ldrb	r3, [r3, #0]
 800574a:	021b      	lsls	r3, r3, #8
 800574c:	4313      	orrs	r3, r2
 800574e:	687a      	ldr	r2, [r7, #4]
 8005750:	7812      	ldrb	r2, [r2, #0]
 8005752:	4313      	orrs	r3, r2
 8005754:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005756:	68ba      	ldr	r2, [r7, #8]
 8005758:	4b06      	ldr	r3, [pc, #24]	@ (8005774 <ETH_MACAddressConfig+0x6c>)
 800575a:	4413      	add	r3, r2
 800575c:	461a      	mov	r2, r3
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	6013      	str	r3, [r2, #0]
}
 8005762:	bf00      	nop
 8005764:	371c      	adds	r7, #28
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr
 800576e:	bf00      	nop
 8005770:	40028040 	.word	0x40028040
 8005774:	40028044 	.word	0x40028044

08005778 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8005778:	b480      	push	{r7}
 800577a:	b085      	sub	sp, #20
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8005780:	2300      	movs	r3, #0
 8005782:	60fb      	str	r3, [r7, #12]
 8005784:	e03e      	b.n	8005804 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68d9      	ldr	r1, [r3, #12]
 800578a:	68fa      	ldr	r2, [r7, #12]
 800578c:	4613      	mov	r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4413      	add	r3, r2
 8005792:	00db      	lsls	r3, r3, #3
 8005794:	440b      	add	r3, r1
 8005796:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	2200      	movs	r2, #0
 800579c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	2200      	movs	r2, #0
 80057a2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80057a4:	68bb      	ldr	r3, [r7, #8]
 80057a6:	2200      	movs	r2, #0
 80057a8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	2200      	movs	r2, #0
 80057ae:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	68fa      	ldr	r2, [r7, #12]
 80057b6:	3206      	adds	r2, #6
 80057b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80057c4:	68bb      	ldr	r3, [r7, #8]
 80057c6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	2b02      	cmp	r3, #2
 80057cc:	d80c      	bhi.n	80057e8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	68d9      	ldr	r1, [r3, #12]
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	1c5a      	adds	r2, r3, #1
 80057d6:	4613      	mov	r3, r2
 80057d8:	009b      	lsls	r3, r3, #2
 80057da:	4413      	add	r3, r2
 80057dc:	00db      	lsls	r3, r3, #3
 80057de:	440b      	add	r3, r1
 80057e0:	461a      	mov	r2, r3
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	60da      	str	r2, [r3, #12]
 80057e6:	e004      	b.n	80057f2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	68db      	ldr	r3, [r3, #12]
 80057ec:	461a      	mov	r2, r3
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80057fa:	68bb      	ldr	r3, [r7, #8]
 80057fc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	3301      	adds	r3, #1
 8005802:	60fb      	str	r3, [r7, #12]
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	2b03      	cmp	r3, #3
 8005808:	d9bd      	bls.n	8005786 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2200      	movs	r2, #0
 800580e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	68da      	ldr	r2, [r3, #12]
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800581c:	611a      	str	r2, [r3, #16]
}
 800581e:	bf00      	nop
 8005820:	3714      	adds	r7, #20
 8005822:	46bd      	mov	sp, r7
 8005824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005828:	4770      	bx	lr

0800582a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800582a:	b480      	push	{r7}
 800582c:	b085      	sub	sp, #20
 800582e:	af00      	add	r7, sp, #0
 8005830:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8005832:	2300      	movs	r3, #0
 8005834:	60fb      	str	r3, [r7, #12]
 8005836:	e048      	b.n	80058ca <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	6919      	ldr	r1, [r3, #16]
 800583c:	68fa      	ldr	r2, [r7, #12]
 800583e:	4613      	mov	r3, r2
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	4413      	add	r3, r2
 8005844:	00db      	lsls	r3, r3, #3
 8005846:	440b      	add	r3, r1
 8005848:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2200      	movs	r2, #0
 800584e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8005850:	68bb      	ldr	r3, [r7, #8]
 8005852:	2200      	movs	r2, #0
 8005854:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8005856:	68bb      	ldr	r3, [r7, #8]
 8005858:	2200      	movs	r2, #0
 800585a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 800585c:	68bb      	ldr	r3, [r7, #8]
 800585e:	2200      	movs	r2, #0
 8005860:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	2200      	movs	r2, #0
 8005866:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	2200      	movs	r2, #0
 800586c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005874:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	695b      	ldr	r3, [r3, #20]
 800587a:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 800587e:	68bb      	ldr	r3, [r7, #8]
 8005880:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8005882:	68bb      	ldr	r3, [r7, #8]
 8005884:	685b      	ldr	r3, [r3, #4]
 8005886:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800588a:	68bb      	ldr	r3, [r7, #8]
 800588c:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800588e:	68b9      	ldr	r1, [r7, #8]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	68fa      	ldr	r2, [r7, #12]
 8005894:	3212      	adds	r2, #18
 8005896:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	2b02      	cmp	r3, #2
 800589e:	d80c      	bhi.n	80058ba <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6919      	ldr	r1, [r3, #16]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	1c5a      	adds	r2, r3, #1
 80058a8:	4613      	mov	r3, r2
 80058aa:	009b      	lsls	r3, r3, #2
 80058ac:	4413      	add	r3, r2
 80058ae:	00db      	lsls	r3, r3, #3
 80058b0:	440b      	add	r3, r1
 80058b2:	461a      	mov	r2, r3
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	60da      	str	r2, [r3, #12]
 80058b8:	e004      	b.n	80058c4 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	461a      	mov	r2, r3
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	3301      	adds	r3, #1
 80058c8:	60fb      	str	r3, [r7, #12]
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	2b03      	cmp	r3, #3
 80058ce:	d9b3      	bls.n	8005838 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2200      	movs	r2, #0
 80058d4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2200      	movs	r2, #0
 80058e0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2200      	movs	r2, #0
 80058e6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	2200      	movs	r2, #0
 80058ec:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	691a      	ldr	r2, [r3, #16]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80058fa:	60da      	str	r2, [r3, #12]
}
 80058fc:	bf00      	nop
 80058fe:	3714      	adds	r7, #20
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr

08005908 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8005908:	b480      	push	{r7}
 800590a:	b091      	sub	sp, #68	@ 0x44
 800590c:	af00      	add	r7, sp, #0
 800590e:	60f8      	str	r0, [r7, #12]
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	3318      	adds	r3, #24
 8005918:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800591a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591c:	691b      	ldr	r3, [r3, #16]
 800591e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8005920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005922:	691b      	ldr	r3, [r3, #16]
 8005924:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 8005926:	2300      	movs	r3, #0
 8005928:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800592a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800592e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005932:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 8005934:	68bb      	ldr	r3, [r7, #8]
 8005936:	689b      	ldr	r3, [r3, #8]
 8005938:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 800593a:	2300      	movs	r3, #0
 800593c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 800593e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005946:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800594a:	d007      	beq.n	800595c <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800594c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800594e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005950:	3304      	adds	r3, #4
 8005952:	009b      	lsls	r3, r3, #2
 8005954:	4413      	add	r3, r2
 8005956:	685b      	ldr	r3, [r3, #4]
 8005958:	2b00      	cmp	r3, #0
 800595a:	d001      	beq.n	8005960 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 800595c:	2302      	movs	r3, #2
 800595e:	e111      	b.n	8005b84 <ETH_Prepare_Tx_Descriptors+0x27c>
  }


  descnbr += 1U;
 8005960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005962:	3301      	adds	r3, #1
 8005964:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005966:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	461a      	mov	r2, r3
 800596c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596e:	609a      	str	r2, [r3, #8]

  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005972:	685a      	ldr	r2, [r3, #4]
 8005974:	4b86      	ldr	r3, [pc, #536]	@ (8005b90 <ETH_Prepare_Tx_Descriptors+0x288>)
 8005976:	4013      	ands	r3, r2
 8005978:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800597a:	6852      	ldr	r2, [r2, #4]
 800597c:	431a      	orrs	r2, r3
 800597e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005980:	605a      	str	r2, [r3, #4]

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != 0U)
 8005982:	68bb      	ldr	r3, [r7, #8]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f003 0301 	and.w	r3, r3, #1
 800598a:	2b00      	cmp	r3, #0
 800598c:	d008      	beq.n	80059a0 <ETH_Prepare_Tx_Descriptors+0x98>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_DMATXDESC_CIC, pTxConfig->ChecksumCtrl);
 800598e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005996:	68bb      	ldr	r3, [r7, #8]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	431a      	orrs	r2, r3
 800599c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599e:	601a      	str	r2, [r3, #0]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != 0U)
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f003 0320 	and.w	r3, r3, #32
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d008      	beq.n	80059be <ETH_Prepare_Tx_Descriptors+0xb6>
  {
    MODIFY_REG(dmatxdesc->DESC0, ETH_CRC_PAD_DISABLE, pTxConfig->CRCPadCtrl);
 80059ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059b4:	68bb      	ldr	r3, [r7, #8]
 80059b6:	691b      	ldr	r3, [r3, #16]
 80059b8:	431a      	orrs	r2, r3
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	601a      	str	r2, [r3, #0]
  }


  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != 0U)
 80059be:	68bb      	ldr	r3, [r7, #8]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f003 0304 	and.w	r3, r3, #4
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d005      	beq.n	80059d6 <ETH_Prepare_Tx_Descriptors+0xce>
  {
    /* Set Vlan Type */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_VF);
 80059ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80059d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d4:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 80059d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80059de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e0:	601a      	str	r2, [r3, #0]

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 80059e2:	e082      	b.n	8005aea <ETH_Prepare_Tx_Descriptors+0x1e2>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 80059e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80059ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ee:	601a      	str	r2, [r3, #0]
    if (ItMode != ((uint32_t)RESET))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d006      	beq.n	8005a04 <ETH_Prepare_Tx_Descriptors+0xfc>
    {
      /* Set Interrupt on completion bit */
      SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 80059f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80059fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a00:	601a      	str	r2, [r3, #0]
 8005a02:	e005      	b.n	8005a10 <ETH_Prepare_Tx_Descriptors+0x108>
    }
    else
    {
      /* Clear Interrupt on completion bit */
      CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005a04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005a0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0e:	601a      	str	r2, [r3, #0]
    }
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8005a10:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a12:	3301      	adds	r3, #1
 8005a14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a16:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a18:	2b03      	cmp	r3, #3
 8005a1a:	d902      	bls.n	8005a22 <ETH_Prepare_Tx_Descriptors+0x11a>
 8005a1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a1e:	3b04      	subs	r3, #4
 8005a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a24:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a2a:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN) == ETH_DMATXDESC_OWN)
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005a34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005a38:	d007      	beq.n	8005a4a <ETH_Prepare_Tx_Descriptors+0x142>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8005a3a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a3e:	3304      	adds	r3, #4
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	4413      	add	r3, r2
 8005a44:	685b      	ldr	r3, [r3, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d029      	beq.n	8005a9e <ETH_Prepare_Tx_Descriptors+0x196>
    {
      descidx = firstdescidx;
 8005a4a:	6a3b      	ldr	r3, [r7, #32]
 8005a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a50:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a56:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8005a58:	2300      	movs	r3, #0
 8005a5a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a5c:	e019      	b.n	8005a92 <ETH_Prepare_Tx_Descriptors+0x18a>
  __ASM volatile ("dmb 0xF":::"memory");
 8005a5e:	f3bf 8f5f 	dmb	sy
}
 8005a62:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005a64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a6e:	601a      	str	r2, [r3, #0]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8005a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a72:	3301      	adds	r3, #1
 8005a74:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a78:	2b03      	cmp	r3, #3
 8005a7a:	d902      	bls.n	8005a82 <ETH_Prepare_Tx_Descriptors+0x17a>
 8005a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a7e:	3b04      	subs	r3, #4
 8005a80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8005a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a84:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005a86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005a8a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a8e:	3301      	adds	r3, #1
 8005a90:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005a92:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005a94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a96:	429a      	cmp	r2, r3
 8005a98:	d3e1      	bcc.n	8005a5e <ETH_Prepare_Tx_Descriptors+0x156>
      }

      return HAL_ETH_ERROR_BUSY;
 8005a9a:	2302      	movs	r3, #2
 8005a9c:	e072      	b.n	8005b84 <ETH_Prepare_Tx_Descriptors+0x27c>
    }

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_FS);
 8005a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa8:	601a      	str	r2, [r3, #0]

    descnbr += 1U;
 8005aaa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005aac:	3301      	adds	r3, #1
 8005aae:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8005ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC2, (uint32_t)txbuffer->buffer);
 8005ab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	461a      	mov	r2, r3
 8005abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005abe:	609a      	str	r2, [r3, #8]

    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC1, ETH_DMATXDESC_TBS1, txbuffer->len);
 8005ac0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac2:	685a      	ldr	r2, [r3, #4]
 8005ac4:	4b32      	ldr	r3, [pc, #200]	@ (8005b90 <ETH_Prepare_Tx_Descriptors+0x288>)
 8005ac6:	4013      	ands	r3, r2
 8005ac8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005aca:	6852      	ldr	r2, [r2, #4]
 8005acc:	431a      	orrs	r2, r3
 8005ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad0:	605a      	str	r2, [r3, #4]

    bd_count += 1U;
 8005ad2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad4:	3301      	adds	r3, #1
 8005ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8005ad8:	f3bf 8f5f 	dmb	sy
}
 8005adc:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae8:	601a      	str	r2, [r3, #0]
  while (txbuffer->next != NULL)
 8005aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f47f af78 	bne.w	80059e4 <ETH_Prepare_Tx_Descriptors+0xdc>
  }

  if (ItMode != ((uint32_t)RESET))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d006      	beq.n	8005b08 <ETH_Prepare_Tx_Descriptors+0x200>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005b02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b04:	601a      	str	r2, [r3, #0]
 8005b06:	e005      	b.n	8005b14 <ETH_Prepare_Tx_Descriptors+0x20c>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_IC);
 8005b08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005b10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b12:	601a      	str	r2, [r3, #0]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_LS);
 8005b14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005b1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b1e:	601a      	str	r2, [r3, #0]

  /* Get address of first descriptor */
  dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8005b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b22:	6a3a      	ldr	r2, [r7, #32]
 8005b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b28:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8005b2a:	f3bf 8f5f 	dmb	sy
}
 8005b2e:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_OWN);
 8005b30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005b38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b3a:	601a      	str	r2, [r3, #0]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8005b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b3e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005b42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005b44:	3304      	adds	r3, #4
 8005b46:	009b      	lsls	r3, r3, #2
 8005b48:	440b      	add	r3, r1
 8005b4a:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8005b4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b4e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005b50:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005b52:	f3ef 8310 	mrs	r3, PRIMASK
 8005b56:	613b      	str	r3, [r7, #16]
  return(result);
 8005b58:	693b      	ldr	r3, [r7, #16]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8005b5a:	61fb      	str	r3, [r7, #28]
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b60:	697b      	ldr	r3, [r7, #20]
 8005b62:	f383 8810 	msr	PRIMASK, r3
}
 8005b66:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8005b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b6a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6e:	4413      	add	r3, r2
 8005b70:	1c5a      	adds	r2, r3, #1
 8005b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b74:	629a      	str	r2, [r3, #40]	@ 0x28
 8005b76:	69fb      	ldr	r3, [r7, #28]
 8005b78:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005b7a:	69bb      	ldr	r3, [r7, #24]
 8005b7c:	f383 8810 	msr	PRIMASK, r3
}
 8005b80:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8005b82:	2300      	movs	r3, #0
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3744      	adds	r7, #68	@ 0x44
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr
 8005b90:	ffffe000 	.word	0xffffe000

08005b94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005b94:	b480      	push	{r7}
 8005b96:	b089      	sub	sp, #36	@ 0x24
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
 8005b9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8005b9e:	2300      	movs	r3, #0
 8005ba0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8005ba2:	2300      	movs	r3, #0
 8005ba4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8005baa:	2300      	movs	r3, #0
 8005bac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8005bae:	2300      	movs	r3, #0
 8005bb0:	61fb      	str	r3, [r7, #28]
 8005bb2:	e175      	b.n	8005ea0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	69fb      	ldr	r3, [r7, #28]
 8005bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8005bbc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005bbe:	683b      	ldr	r3, [r7, #0]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	697a      	ldr	r2, [r7, #20]
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8005bc8:	693a      	ldr	r2, [r7, #16]
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	429a      	cmp	r2, r3
 8005bce:	f040 8164 	bne.w	8005e9a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005bd2:	683b      	ldr	r3, [r7, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d005      	beq.n	8005bea <HAL_GPIO_Init+0x56>
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	f003 0303 	and.w	r3, r3, #3
 8005be6:	2b02      	cmp	r3, #2
 8005be8:	d130      	bne.n	8005c4c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	005b      	lsls	r3, r3, #1
 8005bf4:	2203      	movs	r2, #3
 8005bf6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bfa:	43db      	mvns	r3, r3
 8005bfc:	69ba      	ldr	r2, [r7, #24]
 8005bfe:	4013      	ands	r3, r2
 8005c00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	68da      	ldr	r2, [r3, #12]
 8005c06:	69fb      	ldr	r3, [r7, #28]
 8005c08:	005b      	lsls	r3, r3, #1
 8005c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0e:	69ba      	ldr	r2, [r7, #24]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	69ba      	ldr	r2, [r7, #24]
 8005c18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	685b      	ldr	r3, [r3, #4]
 8005c1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005c20:	2201      	movs	r2, #1
 8005c22:	69fb      	ldr	r3, [r7, #28]
 8005c24:	fa02 f303 	lsl.w	r3, r2, r3
 8005c28:	43db      	mvns	r3, r3
 8005c2a:	69ba      	ldr	r2, [r7, #24]
 8005c2c:	4013      	ands	r3, r2
 8005c2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c30:	683b      	ldr	r3, [r7, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	091b      	lsrs	r3, r3, #4
 8005c36:	f003 0201 	and.w	r2, r3, #1
 8005c3a:	69fb      	ldr	r3, [r7, #28]
 8005c3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c40:	69ba      	ldr	r2, [r7, #24]
 8005c42:	4313      	orrs	r3, r2
 8005c44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	69ba      	ldr	r2, [r7, #24]
 8005c4a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c4c:	683b      	ldr	r3, [r7, #0]
 8005c4e:	685b      	ldr	r3, [r3, #4]
 8005c50:	f003 0303 	and.w	r3, r3, #3
 8005c54:	2b03      	cmp	r3, #3
 8005c56:	d017      	beq.n	8005c88 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	68db      	ldr	r3, [r3, #12]
 8005c5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8005c5e:	69fb      	ldr	r3, [r7, #28]
 8005c60:	005b      	lsls	r3, r3, #1
 8005c62:	2203      	movs	r2, #3
 8005c64:	fa02 f303 	lsl.w	r3, r2, r3
 8005c68:	43db      	mvns	r3, r3
 8005c6a:	69ba      	ldr	r2, [r7, #24]
 8005c6c:	4013      	ands	r3, r2
 8005c6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8005c70:	683b      	ldr	r3, [r7, #0]
 8005c72:	689a      	ldr	r2, [r3, #8]
 8005c74:	69fb      	ldr	r3, [r7, #28]
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7c:	69ba      	ldr	r2, [r7, #24]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	69ba      	ldr	r2, [r7, #24]
 8005c86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	685b      	ldr	r3, [r3, #4]
 8005c8c:	f003 0303 	and.w	r3, r3, #3
 8005c90:	2b02      	cmp	r3, #2
 8005c92:	d123      	bne.n	8005cdc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8005c94:	69fb      	ldr	r3, [r7, #28]
 8005c96:	08da      	lsrs	r2, r3, #3
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	3208      	adds	r2, #8
 8005c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005ca0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8005ca2:	69fb      	ldr	r3, [r7, #28]
 8005ca4:	f003 0307 	and.w	r3, r3, #7
 8005ca8:	009b      	lsls	r3, r3, #2
 8005caa:	220f      	movs	r2, #15
 8005cac:	fa02 f303 	lsl.w	r3, r2, r3
 8005cb0:	43db      	mvns	r3, r3
 8005cb2:	69ba      	ldr	r2, [r7, #24]
 8005cb4:	4013      	ands	r3, r2
 8005cb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	691a      	ldr	r2, [r3, #16]
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	f003 0307 	and.w	r3, r3, #7
 8005cc2:	009b      	lsls	r3, r3, #2
 8005cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc8:	69ba      	ldr	r2, [r7, #24]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	08da      	lsrs	r2, r3, #3
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	3208      	adds	r2, #8
 8005cd6:	69b9      	ldr	r1, [r7, #24]
 8005cd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	005b      	lsls	r3, r3, #1
 8005ce6:	2203      	movs	r2, #3
 8005ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8005cec:	43db      	mvns	r3, r3
 8005cee:	69ba      	ldr	r2, [r7, #24]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	f003 0203 	and.w	r2, r3, #3
 8005cfc:	69fb      	ldr	r3, [r7, #28]
 8005cfe:	005b      	lsls	r3, r3, #1
 8005d00:	fa02 f303 	lsl.w	r3, r2, r3
 8005d04:	69ba      	ldr	r2, [r7, #24]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	69ba      	ldr	r2, [r7, #24]
 8005d0e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	685b      	ldr	r3, [r3, #4]
 8005d14:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f000 80be 	beq.w	8005e9a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d1e:	4b66      	ldr	r3, [pc, #408]	@ (8005eb8 <HAL_GPIO_Init+0x324>)
 8005d20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d22:	4a65      	ldr	r2, [pc, #404]	@ (8005eb8 <HAL_GPIO_Init+0x324>)
 8005d24:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005d28:	6453      	str	r3, [r2, #68]	@ 0x44
 8005d2a:	4b63      	ldr	r3, [pc, #396]	@ (8005eb8 <HAL_GPIO_Init+0x324>)
 8005d2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d2e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005d32:	60fb      	str	r3, [r7, #12]
 8005d34:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005d36:	4a61      	ldr	r2, [pc, #388]	@ (8005ebc <HAL_GPIO_Init+0x328>)
 8005d38:	69fb      	ldr	r3, [r7, #28]
 8005d3a:	089b      	lsrs	r3, r3, #2
 8005d3c:	3302      	adds	r3, #2
 8005d3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005d44:	69fb      	ldr	r3, [r7, #28]
 8005d46:	f003 0303 	and.w	r3, r3, #3
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	220f      	movs	r2, #15
 8005d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d52:	43db      	mvns	r3, r3
 8005d54:	69ba      	ldr	r2, [r7, #24]
 8005d56:	4013      	ands	r3, r2
 8005d58:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	4a58      	ldr	r2, [pc, #352]	@ (8005ec0 <HAL_GPIO_Init+0x32c>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d037      	beq.n	8005dd2 <HAL_GPIO_Init+0x23e>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	4a57      	ldr	r2, [pc, #348]	@ (8005ec4 <HAL_GPIO_Init+0x330>)
 8005d66:	4293      	cmp	r3, r2
 8005d68:	d031      	beq.n	8005dce <HAL_GPIO_Init+0x23a>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	4a56      	ldr	r2, [pc, #344]	@ (8005ec8 <HAL_GPIO_Init+0x334>)
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d02b      	beq.n	8005dca <HAL_GPIO_Init+0x236>
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	4a55      	ldr	r2, [pc, #340]	@ (8005ecc <HAL_GPIO_Init+0x338>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d025      	beq.n	8005dc6 <HAL_GPIO_Init+0x232>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	4a54      	ldr	r2, [pc, #336]	@ (8005ed0 <HAL_GPIO_Init+0x33c>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d01f      	beq.n	8005dc2 <HAL_GPIO_Init+0x22e>
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	4a53      	ldr	r2, [pc, #332]	@ (8005ed4 <HAL_GPIO_Init+0x340>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d019      	beq.n	8005dbe <HAL_GPIO_Init+0x22a>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	4a52      	ldr	r2, [pc, #328]	@ (8005ed8 <HAL_GPIO_Init+0x344>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d013      	beq.n	8005dba <HAL_GPIO_Init+0x226>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	4a51      	ldr	r2, [pc, #324]	@ (8005edc <HAL_GPIO_Init+0x348>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d00d      	beq.n	8005db6 <HAL_GPIO_Init+0x222>
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	4a50      	ldr	r2, [pc, #320]	@ (8005ee0 <HAL_GPIO_Init+0x34c>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d007      	beq.n	8005db2 <HAL_GPIO_Init+0x21e>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	4a4f      	ldr	r2, [pc, #316]	@ (8005ee4 <HAL_GPIO_Init+0x350>)
 8005da6:	4293      	cmp	r3, r2
 8005da8:	d101      	bne.n	8005dae <HAL_GPIO_Init+0x21a>
 8005daa:	2309      	movs	r3, #9
 8005dac:	e012      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005dae:	230a      	movs	r3, #10
 8005db0:	e010      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005db2:	2308      	movs	r3, #8
 8005db4:	e00e      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005db6:	2307      	movs	r3, #7
 8005db8:	e00c      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005dba:	2306      	movs	r3, #6
 8005dbc:	e00a      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005dbe:	2305      	movs	r3, #5
 8005dc0:	e008      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005dc2:	2304      	movs	r3, #4
 8005dc4:	e006      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	e004      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005dca:	2302      	movs	r3, #2
 8005dcc:	e002      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e000      	b.n	8005dd4 <HAL_GPIO_Init+0x240>
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	69fa      	ldr	r2, [r7, #28]
 8005dd6:	f002 0203 	and.w	r2, r2, #3
 8005dda:	0092      	lsls	r2, r2, #2
 8005ddc:	4093      	lsls	r3, r2
 8005dde:	69ba      	ldr	r2, [r7, #24]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8005de4:	4935      	ldr	r1, [pc, #212]	@ (8005ebc <HAL_GPIO_Init+0x328>)
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	089b      	lsrs	r3, r3, #2
 8005dea:	3302      	adds	r3, #2
 8005dec:	69ba      	ldr	r2, [r7, #24]
 8005dee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005df2:	4b3d      	ldr	r3, [pc, #244]	@ (8005ee8 <HAL_GPIO_Init+0x354>)
 8005df4:	689b      	ldr	r3, [r3, #8]
 8005df6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005df8:	693b      	ldr	r3, [r7, #16]
 8005dfa:	43db      	mvns	r3, r3
 8005dfc:	69ba      	ldr	r2, [r7, #24]
 8005dfe:	4013      	ands	r3, r2
 8005e00:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d003      	beq.n	8005e16 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8005e0e:	69ba      	ldr	r2, [r7, #24]
 8005e10:	693b      	ldr	r3, [r7, #16]
 8005e12:	4313      	orrs	r3, r2
 8005e14:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005e16:	4a34      	ldr	r2, [pc, #208]	@ (8005ee8 <HAL_GPIO_Init+0x354>)
 8005e18:	69bb      	ldr	r3, [r7, #24]
 8005e1a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8005e1c:	4b32      	ldr	r3, [pc, #200]	@ (8005ee8 <HAL_GPIO_Init+0x354>)
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e22:	693b      	ldr	r3, [r7, #16]
 8005e24:	43db      	mvns	r3, r3
 8005e26:	69ba      	ldr	r2, [r7, #24]
 8005e28:	4013      	ands	r3, r2
 8005e2a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d003      	beq.n	8005e40 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005e38:	69ba      	ldr	r2, [r7, #24]
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005e40:	4a29      	ldr	r2, [pc, #164]	@ (8005ee8 <HAL_GPIO_Init+0x354>)
 8005e42:	69bb      	ldr	r3, [r7, #24]
 8005e44:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005e46:	4b28      	ldr	r3, [pc, #160]	@ (8005ee8 <HAL_GPIO_Init+0x354>)
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e4c:	693b      	ldr	r3, [r7, #16]
 8005e4e:	43db      	mvns	r3, r3
 8005e50:	69ba      	ldr	r2, [r7, #24]
 8005e52:	4013      	ands	r3, r2
 8005e54:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d003      	beq.n	8005e6a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005e62:	69ba      	ldr	r2, [r7, #24]
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005e6a:	4a1f      	ldr	r2, [pc, #124]	@ (8005ee8 <HAL_GPIO_Init+0x354>)
 8005e6c:	69bb      	ldr	r3, [r7, #24]
 8005e6e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005e70:	4b1d      	ldr	r3, [pc, #116]	@ (8005ee8 <HAL_GPIO_Init+0x354>)
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	43db      	mvns	r3, r3
 8005e7a:	69ba      	ldr	r2, [r7, #24]
 8005e7c:	4013      	ands	r3, r2
 8005e7e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d003      	beq.n	8005e94 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8005e8c:	69ba      	ldr	r2, [r7, #24]
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005e94:	4a14      	ldr	r2, [pc, #80]	@ (8005ee8 <HAL_GPIO_Init+0x354>)
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	61fb      	str	r3, [r7, #28]
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	2b0f      	cmp	r3, #15
 8005ea4:	f67f ae86 	bls.w	8005bb4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8005ea8:	bf00      	nop
 8005eaa:	bf00      	nop
 8005eac:	3724      	adds	r7, #36	@ 0x24
 8005eae:	46bd      	mov	sp, r7
 8005eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eb4:	4770      	bx	lr
 8005eb6:	bf00      	nop
 8005eb8:	40023800 	.word	0x40023800
 8005ebc:	40013800 	.word	0x40013800
 8005ec0:	40020000 	.word	0x40020000
 8005ec4:	40020400 	.word	0x40020400
 8005ec8:	40020800 	.word	0x40020800
 8005ecc:	40020c00 	.word	0x40020c00
 8005ed0:	40021000 	.word	0x40021000
 8005ed4:	40021400 	.word	0x40021400
 8005ed8:	40021800 	.word	0x40021800
 8005edc:	40021c00 	.word	0x40021c00
 8005ee0:	40022000 	.word	0x40022000
 8005ee4:	40022400 	.word	0x40022400
 8005ee8:	40013c00 	.word	0x40013c00

08005eec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b083      	sub	sp, #12
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	460b      	mov	r3, r1
 8005ef6:	807b      	strh	r3, [r7, #2]
 8005ef8:	4613      	mov	r3, r2
 8005efa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005efc:	787b      	ldrb	r3, [r7, #1]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d003      	beq.n	8005f0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005f02:	887a      	ldrh	r2, [r7, #2]
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005f08:	e003      	b.n	8005f12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8005f0a:	887b      	ldrh	r3, [r7, #2]
 8005f0c:	041a      	lsls	r2, r3, #16
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	619a      	str	r2, [r3, #24]
}
 8005f12:	bf00      	nop
 8005f14:	370c      	adds	r7, #12
 8005f16:	46bd      	mov	sp, r7
 8005f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1c:	4770      	bx	lr
	...

08005f20 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	b082      	sub	sp, #8
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e08b      	b.n	800604a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005f38:	b2db      	uxtb	r3, r3
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d106      	bne.n	8005f4c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f7fd fc98 	bl	800387c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2224      	movs	r2, #36	@ 0x24
 8005f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f022 0201 	bic.w	r2, r2, #1
 8005f62:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	685a      	ldr	r2, [r3, #4]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005f70:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	689a      	ldr	r2, [r3, #8]
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005f80:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	68db      	ldr	r3, [r3, #12]
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d107      	bne.n	8005f9a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	689a      	ldr	r2, [r3, #8]
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005f96:	609a      	str	r2, [r3, #8]
 8005f98:	e006      	b.n	8005fa8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	689a      	ldr	r2, [r3, #8]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8005fa6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	2b02      	cmp	r3, #2
 8005fae:	d108      	bne.n	8005fc2 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	685a      	ldr	r2, [r3, #4]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fbe:	605a      	str	r2, [r3, #4]
 8005fc0:	e007      	b.n	8005fd2 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	685a      	ldr	r2, [r3, #4]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005fd0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	6859      	ldr	r1, [r3, #4]
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8006054 <HAL_I2C_Init+0x134>)
 8005fde:	430b      	orrs	r3, r1
 8005fe0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68da      	ldr	r2, [r3, #12]
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005ff0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	691a      	ldr	r2, [r3, #16]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	699b      	ldr	r3, [r3, #24]
 8006002:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	430a      	orrs	r2, r1
 800600a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	69d9      	ldr	r1, [r3, #28]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6a1a      	ldr	r2, [r3, #32]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	430a      	orrs	r2, r1
 800601a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0201 	orr.w	r2, r2, #1
 800602a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2200      	movs	r2, #0
 8006030:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2220      	movs	r2, #32
 8006036:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	2200      	movs	r2, #0
 8006044:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8006048:	2300      	movs	r3, #0
}
 800604a:	4618      	mov	r0, r3
 800604c:	3708      	adds	r7, #8
 800604e:	46bd      	mov	sp, r7
 8006050:	bd80      	pop	{r7, pc}
 8006052:	bf00      	nop
 8006054:	02008000 	.word	0x02008000

08006058 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006068:	b2db      	uxtb	r3, r3
 800606a:	2b20      	cmp	r3, #32
 800606c:	d138      	bne.n	80060e0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006074:	2b01      	cmp	r3, #1
 8006076:	d101      	bne.n	800607c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006078:	2302      	movs	r3, #2
 800607a:	e032      	b.n	80060e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2201      	movs	r2, #1
 8006080:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2224      	movs	r2, #36	@ 0x24
 8006088:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681a      	ldr	r2, [r3, #0]
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f022 0201 	bic.w	r2, r2, #1
 800609a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	681a      	ldr	r2, [r3, #0]
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80060aa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	6819      	ldr	r1, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	430a      	orrs	r2, r1
 80060ba:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	681a      	ldr	r2, [r3, #0]
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f042 0201 	orr.w	r2, r2, #1
 80060ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2220      	movs	r2, #32
 80060d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2200      	movs	r2, #0
 80060d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80060dc:	2300      	movs	r3, #0
 80060de:	e000      	b.n	80060e2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80060e0:	2302      	movs	r3, #2
  }
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	370c      	adds	r7, #12
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr

080060ee <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80060ee:	b480      	push	{r7}
 80060f0:	b085      	sub	sp, #20
 80060f2:	af00      	add	r7, sp, #0
 80060f4:	6078      	str	r0, [r7, #4]
 80060f6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	2b20      	cmp	r3, #32
 8006102:	d139      	bne.n	8006178 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800610a:	2b01      	cmp	r3, #1
 800610c:	d101      	bne.n	8006112 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800610e:	2302      	movs	r3, #2
 8006110:	e033      	b.n	800617a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2201      	movs	r2, #1
 8006116:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2224      	movs	r2, #36	@ 0x24
 800611e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681a      	ldr	r2, [r3, #0]
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f022 0201 	bic.w	r2, r2, #1
 8006130:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006140:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006142:	683b      	ldr	r3, [r7, #0]
 8006144:	021b      	lsls	r3, r3, #8
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	4313      	orrs	r3, r2
 800614a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	68fa      	ldr	r2, [r7, #12]
 8006152:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	681a      	ldr	r2, [r3, #0]
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f042 0201 	orr.w	r2, r2, #1
 8006162:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2220      	movs	r2, #32
 8006168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	2200      	movs	r2, #0
 8006170:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006174:	2300      	movs	r3, #0
 8006176:	e000      	b.n	800617a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006178:	2302      	movs	r3, #2
  }
}
 800617a:	4618      	mov	r0, r3
 800617c:	3714      	adds	r7, #20
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr

08006186 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b086      	sub	sp, #24
 800618a:	af02      	add	r7, sp, #8
 800618c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2b00      	cmp	r3, #0
 8006192:	d101      	bne.n	8006198 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006194:	2301      	movs	r3, #1
 8006196:	e108      	b.n	80063aa <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80061a4:	b2db      	uxtb	r3, r3
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d106      	bne.n	80061b8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2200      	movs	r2, #0
 80061ae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f7fd ff60 	bl	8004078 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2203      	movs	r2, #3
 80061bc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80061c0:	68bb      	ldr	r3, [r7, #8]
 80061c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80061c6:	d102      	bne.n	80061ce <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2200      	movs	r2, #0
 80061cc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4618      	mov	r0, r3
 80061d4:	f004 f92a 	bl	800a42c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	6818      	ldr	r0, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	7c1a      	ldrb	r2, [r3, #16]
 80061e0:	f88d 2000 	strb.w	r2, [sp]
 80061e4:	3304      	adds	r3, #4
 80061e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80061e8:	f004 f8c6 	bl	800a378 <USB_CoreInit>
 80061ec:	4603      	mov	r3, r0
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d005      	beq.n	80061fe <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2202      	movs	r2, #2
 80061f6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e0d5      	b.n	80063aa <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	2100      	movs	r1, #0
 8006204:	4618      	mov	r0, r3
 8006206:	f004 f922 	bl	800a44e <USB_SetCurrentMode>
 800620a:	4603      	mov	r3, r0
 800620c:	2b00      	cmp	r3, #0
 800620e:	d005      	beq.n	800621c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006218:	2301      	movs	r3, #1
 800621a:	e0c6      	b.n	80063aa <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800621c:	2300      	movs	r3, #0
 800621e:	73fb      	strb	r3, [r7, #15]
 8006220:	e04a      	b.n	80062b8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8006222:	7bfa      	ldrb	r2, [r7, #15]
 8006224:	6879      	ldr	r1, [r7, #4]
 8006226:	4613      	mov	r3, r2
 8006228:	00db      	lsls	r3, r3, #3
 800622a:	4413      	add	r3, r2
 800622c:	009b      	lsls	r3, r3, #2
 800622e:	440b      	add	r3, r1
 8006230:	3315      	adds	r3, #21
 8006232:	2201      	movs	r2, #1
 8006234:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8006236:	7bfa      	ldrb	r2, [r7, #15]
 8006238:	6879      	ldr	r1, [r7, #4]
 800623a:	4613      	mov	r3, r2
 800623c:	00db      	lsls	r3, r3, #3
 800623e:	4413      	add	r3, r2
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	440b      	add	r3, r1
 8006244:	3314      	adds	r3, #20
 8006246:	7bfa      	ldrb	r2, [r7, #15]
 8006248:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800624a:	7bfa      	ldrb	r2, [r7, #15]
 800624c:	7bfb      	ldrb	r3, [r7, #15]
 800624e:	b298      	uxth	r0, r3
 8006250:	6879      	ldr	r1, [r7, #4]
 8006252:	4613      	mov	r3, r2
 8006254:	00db      	lsls	r3, r3, #3
 8006256:	4413      	add	r3, r2
 8006258:	009b      	lsls	r3, r3, #2
 800625a:	440b      	add	r3, r1
 800625c:	332e      	adds	r3, #46	@ 0x2e
 800625e:	4602      	mov	r2, r0
 8006260:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006262:	7bfa      	ldrb	r2, [r7, #15]
 8006264:	6879      	ldr	r1, [r7, #4]
 8006266:	4613      	mov	r3, r2
 8006268:	00db      	lsls	r3, r3, #3
 800626a:	4413      	add	r3, r2
 800626c:	009b      	lsls	r3, r3, #2
 800626e:	440b      	add	r3, r1
 8006270:	3318      	adds	r3, #24
 8006272:	2200      	movs	r2, #0
 8006274:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006276:	7bfa      	ldrb	r2, [r7, #15]
 8006278:	6879      	ldr	r1, [r7, #4]
 800627a:	4613      	mov	r3, r2
 800627c:	00db      	lsls	r3, r3, #3
 800627e:	4413      	add	r3, r2
 8006280:	009b      	lsls	r3, r3, #2
 8006282:	440b      	add	r3, r1
 8006284:	331c      	adds	r3, #28
 8006286:	2200      	movs	r2, #0
 8006288:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800628a:	7bfa      	ldrb	r2, [r7, #15]
 800628c:	6879      	ldr	r1, [r7, #4]
 800628e:	4613      	mov	r3, r2
 8006290:	00db      	lsls	r3, r3, #3
 8006292:	4413      	add	r3, r2
 8006294:	009b      	lsls	r3, r3, #2
 8006296:	440b      	add	r3, r1
 8006298:	3320      	adds	r3, #32
 800629a:	2200      	movs	r2, #0
 800629c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800629e:	7bfa      	ldrb	r2, [r7, #15]
 80062a0:	6879      	ldr	r1, [r7, #4]
 80062a2:	4613      	mov	r3, r2
 80062a4:	00db      	lsls	r3, r3, #3
 80062a6:	4413      	add	r3, r2
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	440b      	add	r3, r1
 80062ac:	3324      	adds	r3, #36	@ 0x24
 80062ae:	2200      	movs	r2, #0
 80062b0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062b2:	7bfb      	ldrb	r3, [r7, #15]
 80062b4:	3301      	adds	r3, #1
 80062b6:	73fb      	strb	r3, [r7, #15]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	791b      	ldrb	r3, [r3, #4]
 80062bc:	7bfa      	ldrb	r2, [r7, #15]
 80062be:	429a      	cmp	r2, r3
 80062c0:	d3af      	bcc.n	8006222 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80062c2:	2300      	movs	r3, #0
 80062c4:	73fb      	strb	r3, [r7, #15]
 80062c6:	e044      	b.n	8006352 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80062c8:	7bfa      	ldrb	r2, [r7, #15]
 80062ca:	6879      	ldr	r1, [r7, #4]
 80062cc:	4613      	mov	r3, r2
 80062ce:	00db      	lsls	r3, r3, #3
 80062d0:	4413      	add	r3, r2
 80062d2:	009b      	lsls	r3, r3, #2
 80062d4:	440b      	add	r3, r1
 80062d6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80062da:	2200      	movs	r2, #0
 80062dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80062de:	7bfa      	ldrb	r2, [r7, #15]
 80062e0:	6879      	ldr	r1, [r7, #4]
 80062e2:	4613      	mov	r3, r2
 80062e4:	00db      	lsls	r3, r3, #3
 80062e6:	4413      	add	r3, r2
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	440b      	add	r3, r1
 80062ec:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80062f0:	7bfa      	ldrb	r2, [r7, #15]
 80062f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80062f4:	7bfa      	ldrb	r2, [r7, #15]
 80062f6:	6879      	ldr	r1, [r7, #4]
 80062f8:	4613      	mov	r3, r2
 80062fa:	00db      	lsls	r3, r3, #3
 80062fc:	4413      	add	r3, r2
 80062fe:	009b      	lsls	r3, r3, #2
 8006300:	440b      	add	r3, r1
 8006302:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006306:	2200      	movs	r2, #0
 8006308:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800630a:	7bfa      	ldrb	r2, [r7, #15]
 800630c:	6879      	ldr	r1, [r7, #4]
 800630e:	4613      	mov	r3, r2
 8006310:	00db      	lsls	r3, r3, #3
 8006312:	4413      	add	r3, r2
 8006314:	009b      	lsls	r3, r3, #2
 8006316:	440b      	add	r3, r1
 8006318:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800631c:	2200      	movs	r2, #0
 800631e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006320:	7bfa      	ldrb	r2, [r7, #15]
 8006322:	6879      	ldr	r1, [r7, #4]
 8006324:	4613      	mov	r3, r2
 8006326:	00db      	lsls	r3, r3, #3
 8006328:	4413      	add	r3, r2
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	440b      	add	r3, r1
 800632e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006332:	2200      	movs	r2, #0
 8006334:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006336:	7bfa      	ldrb	r2, [r7, #15]
 8006338:	6879      	ldr	r1, [r7, #4]
 800633a:	4613      	mov	r3, r2
 800633c:	00db      	lsls	r3, r3, #3
 800633e:	4413      	add	r3, r2
 8006340:	009b      	lsls	r3, r3, #2
 8006342:	440b      	add	r3, r1
 8006344:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006348:	2200      	movs	r2, #0
 800634a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800634c:	7bfb      	ldrb	r3, [r7, #15]
 800634e:	3301      	adds	r3, #1
 8006350:	73fb      	strb	r3, [r7, #15]
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	791b      	ldrb	r3, [r3, #4]
 8006356:	7bfa      	ldrb	r2, [r7, #15]
 8006358:	429a      	cmp	r2, r3
 800635a:	d3b5      	bcc.n	80062c8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	6818      	ldr	r0, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	7c1a      	ldrb	r2, [r3, #16]
 8006364:	f88d 2000 	strb.w	r2, [sp]
 8006368:	3304      	adds	r3, #4
 800636a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800636c:	f004 f8bc 	bl	800a4e8 <USB_DevInit>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d005      	beq.n	8006382 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	2202      	movs	r2, #2
 800637a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800637e:	2301      	movs	r3, #1
 8006380:	e013      	b.n	80063aa <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	2200      	movs	r2, #0
 8006386:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2201      	movs	r2, #1
 800638c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	7b1b      	ldrb	r3, [r3, #12]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d102      	bne.n	800639e <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006398:	6878      	ldr	r0, [r7, #4]
 800639a:	f000 f80b 	bl	80063b4 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	4618      	mov	r0, r3
 80063a4:	f004 fa77 	bl	800a896 <USB_DevDisconnect>

  return HAL_OK;
 80063a8:	2300      	movs	r3, #0
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3710      	adds	r7, #16
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
	...

080063b4 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80063b4:	b480      	push	{r7}
 80063b6:	b085      	sub	sp, #20
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2201      	movs	r2, #1
 80063c6:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2200      	movs	r2, #0
 80063ce:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80063da:	68fb      	ldr	r3, [r7, #12]
 80063dc:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80063e2:	4b05      	ldr	r3, [pc, #20]	@ (80063f8 <HAL_PCDEx_ActivateLPM+0x44>)
 80063e4:	4313      	orrs	r3, r2
 80063e6:	68fa      	ldr	r2, [r7, #12]
 80063e8:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 80063ea:	2300      	movs	r3, #0
}
 80063ec:	4618      	mov	r0, r3
 80063ee:	3714      	adds	r7, #20
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr
 80063f8:	10000003 	.word	0x10000003

080063fc <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b082      	sub	sp, #8
 8006400:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8006402:	2300      	movs	r3, #0
 8006404:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8006406:	4b23      	ldr	r3, [pc, #140]	@ (8006494 <HAL_PWREx_EnableOverDrive+0x98>)
 8006408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800640a:	4a22      	ldr	r2, [pc, #136]	@ (8006494 <HAL_PWREx_EnableOverDrive+0x98>)
 800640c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006410:	6413      	str	r3, [r2, #64]	@ 0x40
 8006412:	4b20      	ldr	r3, [pc, #128]	@ (8006494 <HAL_PWREx_EnableOverDrive+0x98>)
 8006414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800641a:	603b      	str	r3, [r7, #0]
 800641c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800641e:	4b1e      	ldr	r3, [pc, #120]	@ (8006498 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	4a1d      	ldr	r2, [pc, #116]	@ (8006498 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006424:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006428:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800642a:	f7fe f93f 	bl	80046ac <HAL_GetTick>
 800642e:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006430:	e009      	b.n	8006446 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006432:	f7fe f93b 	bl	80046ac <HAL_GetTick>
 8006436:	4602      	mov	r2, r0
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	1ad3      	subs	r3, r2, r3
 800643c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006440:	d901      	bls.n	8006446 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8006442:	2303      	movs	r3, #3
 8006444:	e022      	b.n	800648c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8006446:	4b14      	ldr	r3, [pc, #80]	@ (8006498 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006448:	685b      	ldr	r3, [r3, #4]
 800644a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800644e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006452:	d1ee      	bne.n	8006432 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8006454:	4b10      	ldr	r3, [pc, #64]	@ (8006498 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a0f      	ldr	r2, [pc, #60]	@ (8006498 <HAL_PWREx_EnableOverDrive+0x9c>)
 800645a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800645e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006460:	f7fe f924 	bl	80046ac <HAL_GetTick>
 8006464:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006466:	e009      	b.n	800647c <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006468:	f7fe f920 	bl	80046ac <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8006476:	d901      	bls.n	800647c <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006478:	2303      	movs	r3, #3
 800647a:	e007      	b.n	800648c <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800647c:	4b06      	ldr	r3, [pc, #24]	@ (8006498 <HAL_PWREx_EnableOverDrive+0x9c>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006484:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006488:	d1ee      	bne.n	8006468 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3708      	adds	r7, #8
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	40023800 	.word	0x40023800
 8006498:	40007000 	.word	0x40007000

0800649c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b086      	sub	sp, #24
 80064a0:	af00      	add	r7, sp, #0
 80064a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80064a4:	2300      	movs	r3, #0
 80064a6:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d101      	bne.n	80064b2 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e291      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	f000 8087 	beq.w	80065ce <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80064c0:	4b96      	ldr	r3, [pc, #600]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80064c2:	689b      	ldr	r3, [r3, #8]
 80064c4:	f003 030c 	and.w	r3, r3, #12
 80064c8:	2b04      	cmp	r3, #4
 80064ca:	d00c      	beq.n	80064e6 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80064cc:	4b93      	ldr	r3, [pc, #588]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80064ce:	689b      	ldr	r3, [r3, #8]
 80064d0:	f003 030c 	and.w	r3, r3, #12
 80064d4:	2b08      	cmp	r3, #8
 80064d6:	d112      	bne.n	80064fe <HAL_RCC_OscConfig+0x62>
 80064d8:	4b90      	ldr	r3, [pc, #576]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80064e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064e4:	d10b      	bne.n	80064fe <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064e6:	4b8d      	ldr	r3, [pc, #564]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d06c      	beq.n	80065cc <HAL_RCC_OscConfig+0x130>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d168      	bne.n	80065cc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e26b      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006506:	d106      	bne.n	8006516 <HAL_RCC_OscConfig+0x7a>
 8006508:	4b84      	ldr	r3, [pc, #528]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a83      	ldr	r2, [pc, #524]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800650e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006512:	6013      	str	r3, [r2, #0]
 8006514:	e02e      	b.n	8006574 <HAL_RCC_OscConfig+0xd8>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	685b      	ldr	r3, [r3, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10c      	bne.n	8006538 <HAL_RCC_OscConfig+0x9c>
 800651e:	4b7f      	ldr	r3, [pc, #508]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4a7e      	ldr	r2, [pc, #504]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006524:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	4b7c      	ldr	r3, [pc, #496]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a7b      	ldr	r2, [pc, #492]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006530:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006534:	6013      	str	r3, [r2, #0]
 8006536:	e01d      	b.n	8006574 <HAL_RCC_OscConfig+0xd8>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	685b      	ldr	r3, [r3, #4]
 800653c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006540:	d10c      	bne.n	800655c <HAL_RCC_OscConfig+0xc0>
 8006542:	4b76      	ldr	r3, [pc, #472]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a75      	ldr	r2, [pc, #468]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006548:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800654c:	6013      	str	r3, [r2, #0]
 800654e:	4b73      	ldr	r3, [pc, #460]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4a72      	ldr	r2, [pc, #456]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006554:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006558:	6013      	str	r3, [r2, #0]
 800655a:	e00b      	b.n	8006574 <HAL_RCC_OscConfig+0xd8>
 800655c:	4b6f      	ldr	r3, [pc, #444]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a6e      	ldr	r2, [pc, #440]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006562:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006566:	6013      	str	r3, [r2, #0]
 8006568:	4b6c      	ldr	r3, [pc, #432]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a6b      	ldr	r2, [pc, #428]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800656e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006572:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	685b      	ldr	r3, [r3, #4]
 8006578:	2b00      	cmp	r3, #0
 800657a:	d013      	beq.n	80065a4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800657c:	f7fe f896 	bl	80046ac <HAL_GetTick>
 8006580:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006582:	e008      	b.n	8006596 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006584:	f7fe f892 	bl	80046ac <HAL_GetTick>
 8006588:	4602      	mov	r2, r0
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	1ad3      	subs	r3, r2, r3
 800658e:	2b64      	cmp	r3, #100	@ 0x64
 8006590:	d901      	bls.n	8006596 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006592:	2303      	movs	r3, #3
 8006594:	e21f      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006596:	4b61      	ldr	r3, [pc, #388]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d0f0      	beq.n	8006584 <HAL_RCC_OscConfig+0xe8>
 80065a2:	e014      	b.n	80065ce <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065a4:	f7fe f882 	bl	80046ac <HAL_GetTick>
 80065a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065aa:	e008      	b.n	80065be <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80065ac:	f7fe f87e 	bl	80046ac <HAL_GetTick>
 80065b0:	4602      	mov	r2, r0
 80065b2:	693b      	ldr	r3, [r7, #16]
 80065b4:	1ad3      	subs	r3, r2, r3
 80065b6:	2b64      	cmp	r3, #100	@ 0x64
 80065b8:	d901      	bls.n	80065be <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80065ba:	2303      	movs	r3, #3
 80065bc:	e20b      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80065be:	4b57      	ldr	r3, [pc, #348]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d1f0      	bne.n	80065ac <HAL_RCC_OscConfig+0x110>
 80065ca:	e000      	b.n	80065ce <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f003 0302 	and.w	r3, r3, #2
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d069      	beq.n	80066ae <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80065da:	4b50      	ldr	r3, [pc, #320]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80065dc:	689b      	ldr	r3, [r3, #8]
 80065de:	f003 030c 	and.w	r3, r3, #12
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d00b      	beq.n	80065fe <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80065e6:	4b4d      	ldr	r3, [pc, #308]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80065e8:	689b      	ldr	r3, [r3, #8]
 80065ea:	f003 030c 	and.w	r3, r3, #12
 80065ee:	2b08      	cmp	r3, #8
 80065f0:	d11c      	bne.n	800662c <HAL_RCC_OscConfig+0x190>
 80065f2:	4b4a      	ldr	r3, [pc, #296]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80065f4:	685b      	ldr	r3, [r3, #4]
 80065f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d116      	bne.n	800662c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80065fe:	4b47      	ldr	r3, [pc, #284]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f003 0302 	and.w	r3, r3, #2
 8006606:	2b00      	cmp	r3, #0
 8006608:	d005      	beq.n	8006616 <HAL_RCC_OscConfig+0x17a>
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	2b01      	cmp	r3, #1
 8006610:	d001      	beq.n	8006616 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8006612:	2301      	movs	r3, #1
 8006614:	e1df      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006616:	4b41      	ldr	r3, [pc, #260]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	00db      	lsls	r3, r3, #3
 8006624:	493d      	ldr	r1, [pc, #244]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006626:	4313      	orrs	r3, r2
 8006628:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800662a:	e040      	b.n	80066ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d023      	beq.n	800667c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006634:	4b39      	ldr	r3, [pc, #228]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a38      	ldr	r2, [pc, #224]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800663a:	f043 0301 	orr.w	r3, r3, #1
 800663e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006640:	f7fe f834 	bl	80046ac <HAL_GetTick>
 8006644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006646:	e008      	b.n	800665a <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006648:	f7fe f830 	bl	80046ac <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	2b02      	cmp	r3, #2
 8006654:	d901      	bls.n	800665a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e1bd      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800665a:	4b30      	ldr	r3, [pc, #192]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f003 0302 	and.w	r3, r3, #2
 8006662:	2b00      	cmp	r3, #0
 8006664:	d0f0      	beq.n	8006648 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006666:	4b2d      	ldr	r3, [pc, #180]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	00db      	lsls	r3, r3, #3
 8006674:	4929      	ldr	r1, [pc, #164]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006676:	4313      	orrs	r3, r2
 8006678:	600b      	str	r3, [r1, #0]
 800667a:	e018      	b.n	80066ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800667c:	4b27      	ldr	r3, [pc, #156]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a26      	ldr	r2, [pc, #152]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 8006682:	f023 0301 	bic.w	r3, r3, #1
 8006686:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006688:	f7fe f810 	bl	80046ac <HAL_GetTick>
 800668c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800668e:	e008      	b.n	80066a2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006690:	f7fe f80c 	bl	80046ac <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	2b02      	cmp	r3, #2
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e199      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80066a2:	4b1e      	ldr	r3, [pc, #120]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f003 0302 	and.w	r3, r3, #2
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1f0      	bne.n	8006690 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f003 0308 	and.w	r3, r3, #8
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d038      	beq.n	800672c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	695b      	ldr	r3, [r3, #20]
 80066be:	2b00      	cmp	r3, #0
 80066c0:	d019      	beq.n	80066f6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066c2:	4b16      	ldr	r3, [pc, #88]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80066c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066c6:	4a15      	ldr	r2, [pc, #84]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80066c8:	f043 0301 	orr.w	r3, r3, #1
 80066cc:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066ce:	f7fd ffed 	bl	80046ac <HAL_GetTick>
 80066d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066d4:	e008      	b.n	80066e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066d6:	f7fd ffe9 	bl	80046ac <HAL_GetTick>
 80066da:	4602      	mov	r2, r0
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	2b02      	cmp	r3, #2
 80066e2:	d901      	bls.n	80066e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e176      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80066e8:	4b0c      	ldr	r3, [pc, #48]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80066ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066ec:	f003 0302 	and.w	r3, r3, #2
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d0f0      	beq.n	80066d6 <HAL_RCC_OscConfig+0x23a>
 80066f4:	e01a      	b.n	800672c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066f6:	4b09      	ldr	r3, [pc, #36]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80066f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066fa:	4a08      	ldr	r2, [pc, #32]	@ (800671c <HAL_RCC_OscConfig+0x280>)
 80066fc:	f023 0301 	bic.w	r3, r3, #1
 8006700:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006702:	f7fd ffd3 	bl	80046ac <HAL_GetTick>
 8006706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006708:	e00a      	b.n	8006720 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800670a:	f7fd ffcf 	bl	80046ac <HAL_GetTick>
 800670e:	4602      	mov	r2, r0
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	2b02      	cmp	r3, #2
 8006716:	d903      	bls.n	8006720 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006718:	2303      	movs	r3, #3
 800671a:	e15c      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
 800671c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006720:	4b91      	ldr	r3, [pc, #580]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006722:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006724:	f003 0302 	and.w	r3, r3, #2
 8006728:	2b00      	cmp	r3, #0
 800672a:	d1ee      	bne.n	800670a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0304 	and.w	r3, r3, #4
 8006734:	2b00      	cmp	r3, #0
 8006736:	f000 80a4 	beq.w	8006882 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800673a:	4b8b      	ldr	r3, [pc, #556]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 800673c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006742:	2b00      	cmp	r3, #0
 8006744:	d10d      	bne.n	8006762 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006746:	4b88      	ldr	r3, [pc, #544]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800674a:	4a87      	ldr	r2, [pc, #540]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 800674c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006750:	6413      	str	r3, [r2, #64]	@ 0x40
 8006752:	4b85      	ldr	r3, [pc, #532]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006754:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006756:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800675a:	60bb      	str	r3, [r7, #8]
 800675c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800675e:	2301      	movs	r3, #1
 8006760:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006762:	4b82      	ldr	r3, [pc, #520]	@ (800696c <HAL_RCC_OscConfig+0x4d0>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800676a:	2b00      	cmp	r3, #0
 800676c:	d118      	bne.n	80067a0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800676e:	4b7f      	ldr	r3, [pc, #508]	@ (800696c <HAL_RCC_OscConfig+0x4d0>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a7e      	ldr	r2, [pc, #504]	@ (800696c <HAL_RCC_OscConfig+0x4d0>)
 8006774:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006778:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800677a:	f7fd ff97 	bl	80046ac <HAL_GetTick>
 800677e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006780:	e008      	b.n	8006794 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006782:	f7fd ff93 	bl	80046ac <HAL_GetTick>
 8006786:	4602      	mov	r2, r0
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	1ad3      	subs	r3, r2, r3
 800678c:	2b64      	cmp	r3, #100	@ 0x64
 800678e:	d901      	bls.n	8006794 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006790:	2303      	movs	r3, #3
 8006792:	e120      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006794:	4b75      	ldr	r3, [pc, #468]	@ (800696c <HAL_RCC_OscConfig+0x4d0>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800679c:	2b00      	cmp	r3, #0
 800679e:	d0f0      	beq.n	8006782 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	689b      	ldr	r3, [r3, #8]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d106      	bne.n	80067b6 <HAL_RCC_OscConfig+0x31a>
 80067a8:	4b6f      	ldr	r3, [pc, #444]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ac:	4a6e      	ldr	r2, [pc, #440]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067ae:	f043 0301 	orr.w	r3, r3, #1
 80067b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80067b4:	e02d      	b.n	8006812 <HAL_RCC_OscConfig+0x376>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d10c      	bne.n	80067d8 <HAL_RCC_OscConfig+0x33c>
 80067be:	4b6a      	ldr	r3, [pc, #424]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067c2:	4a69      	ldr	r2, [pc, #420]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067c4:	f023 0301 	bic.w	r3, r3, #1
 80067c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80067ca:	4b67      	ldr	r3, [pc, #412]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067ce:	4a66      	ldr	r2, [pc, #408]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067d0:	f023 0304 	bic.w	r3, r3, #4
 80067d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80067d6:	e01c      	b.n	8006812 <HAL_RCC_OscConfig+0x376>
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	2b05      	cmp	r3, #5
 80067de:	d10c      	bne.n	80067fa <HAL_RCC_OscConfig+0x35e>
 80067e0:	4b61      	ldr	r3, [pc, #388]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067e4:	4a60      	ldr	r2, [pc, #384]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067e6:	f043 0304 	orr.w	r3, r3, #4
 80067ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80067ec:	4b5e      	ldr	r3, [pc, #376]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067f0:	4a5d      	ldr	r2, [pc, #372]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067f2:	f043 0301 	orr.w	r3, r3, #1
 80067f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80067f8:	e00b      	b.n	8006812 <HAL_RCC_OscConfig+0x376>
 80067fa:	4b5b      	ldr	r3, [pc, #364]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80067fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80067fe:	4a5a      	ldr	r2, [pc, #360]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006800:	f023 0301 	bic.w	r3, r3, #1
 8006804:	6713      	str	r3, [r2, #112]	@ 0x70
 8006806:	4b58      	ldr	r3, [pc, #352]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800680a:	4a57      	ldr	r2, [pc, #348]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 800680c:	f023 0304 	bic.w	r3, r3, #4
 8006810:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	689b      	ldr	r3, [r3, #8]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d015      	beq.n	8006846 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800681a:	f7fd ff47 	bl	80046ac <HAL_GetTick>
 800681e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006820:	e00a      	b.n	8006838 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006822:	f7fd ff43 	bl	80046ac <HAL_GetTick>
 8006826:	4602      	mov	r2, r0
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006830:	4293      	cmp	r3, r2
 8006832:	d901      	bls.n	8006838 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006834:	2303      	movs	r3, #3
 8006836:	e0ce      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006838:	4b4b      	ldr	r3, [pc, #300]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 800683a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800683c:	f003 0302 	and.w	r3, r3, #2
 8006840:	2b00      	cmp	r3, #0
 8006842:	d0ee      	beq.n	8006822 <HAL_RCC_OscConfig+0x386>
 8006844:	e014      	b.n	8006870 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006846:	f7fd ff31 	bl	80046ac <HAL_GetTick>
 800684a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800684c:	e00a      	b.n	8006864 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800684e:	f7fd ff2d 	bl	80046ac <HAL_GetTick>
 8006852:	4602      	mov	r2, r0
 8006854:	693b      	ldr	r3, [r7, #16]
 8006856:	1ad3      	subs	r3, r2, r3
 8006858:	f241 3288 	movw	r2, #5000	@ 0x1388
 800685c:	4293      	cmp	r3, r2
 800685e:	d901      	bls.n	8006864 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	e0b8      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006864:	4b40      	ldr	r3, [pc, #256]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006866:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1ee      	bne.n	800684e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006870:	7dfb      	ldrb	r3, [r7, #23]
 8006872:	2b01      	cmp	r3, #1
 8006874:	d105      	bne.n	8006882 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006876:	4b3c      	ldr	r3, [pc, #240]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800687a:	4a3b      	ldr	r2, [pc, #236]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 800687c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006880:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	2b00      	cmp	r3, #0
 8006888:	f000 80a4 	beq.w	80069d4 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800688c:	4b36      	ldr	r3, [pc, #216]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	f003 030c 	and.w	r3, r3, #12
 8006894:	2b08      	cmp	r3, #8
 8006896:	d06b      	beq.n	8006970 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	699b      	ldr	r3, [r3, #24]
 800689c:	2b02      	cmp	r3, #2
 800689e:	d149      	bne.n	8006934 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068a0:	4b31      	ldr	r3, [pc, #196]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a30      	ldr	r2, [pc, #192]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80068a6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068aa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ac:	f7fd fefe 	bl	80046ac <HAL_GetTick>
 80068b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068b2:	e008      	b.n	80068c6 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068b4:	f7fd fefa 	bl	80046ac <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	693b      	ldr	r3, [r7, #16]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	2b02      	cmp	r3, #2
 80068c0:	d901      	bls.n	80068c6 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80068c2:	2303      	movs	r3, #3
 80068c4:	e087      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80068c6:	4b28      	ldr	r3, [pc, #160]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d1f0      	bne.n	80068b4 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	69da      	ldr	r2, [r3, #28]
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6a1b      	ldr	r3, [r3, #32]
 80068da:	431a      	orrs	r2, r3
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068e0:	019b      	lsls	r3, r3, #6
 80068e2:	431a      	orrs	r2, r3
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e8:	085b      	lsrs	r3, r3, #1
 80068ea:	3b01      	subs	r3, #1
 80068ec:	041b      	lsls	r3, r3, #16
 80068ee:	431a      	orrs	r2, r3
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f4:	061b      	lsls	r3, r3, #24
 80068f6:	4313      	orrs	r3, r2
 80068f8:	4a1b      	ldr	r2, [pc, #108]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 80068fa:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80068fe:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006900:	4b19      	ldr	r3, [pc, #100]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a18      	ldr	r2, [pc, #96]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006906:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800690a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800690c:	f7fd fece 	bl	80046ac <HAL_GetTick>
 8006910:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006912:	e008      	b.n	8006926 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006914:	f7fd feca 	bl	80046ac <HAL_GetTick>
 8006918:	4602      	mov	r2, r0
 800691a:	693b      	ldr	r3, [r7, #16]
 800691c:	1ad3      	subs	r3, r2, r3
 800691e:	2b02      	cmp	r3, #2
 8006920:	d901      	bls.n	8006926 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006922:	2303      	movs	r3, #3
 8006924:	e057      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006926:	4b10      	ldr	r3, [pc, #64]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800692e:	2b00      	cmp	r3, #0
 8006930:	d0f0      	beq.n	8006914 <HAL_RCC_OscConfig+0x478>
 8006932:	e04f      	b.n	80069d4 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006934:	4b0c      	ldr	r3, [pc, #48]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	4a0b      	ldr	r2, [pc, #44]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 800693a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800693e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006940:	f7fd feb4 	bl	80046ac <HAL_GetTick>
 8006944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006946:	e008      	b.n	800695a <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006948:	f7fd feb0 	bl	80046ac <HAL_GetTick>
 800694c:	4602      	mov	r2, r0
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	1ad3      	subs	r3, r2, r3
 8006952:	2b02      	cmp	r3, #2
 8006954:	d901      	bls.n	800695a <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8006956:	2303      	movs	r3, #3
 8006958:	e03d      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800695a:	4b03      	ldr	r3, [pc, #12]	@ (8006968 <HAL_RCC_OscConfig+0x4cc>)
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1f0      	bne.n	8006948 <HAL_RCC_OscConfig+0x4ac>
 8006966:	e035      	b.n	80069d4 <HAL_RCC_OscConfig+0x538>
 8006968:	40023800 	.word	0x40023800
 800696c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006970:	4b1b      	ldr	r3, [pc, #108]	@ (80069e0 <HAL_RCC_OscConfig+0x544>)
 8006972:	685b      	ldr	r3, [r3, #4]
 8006974:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	699b      	ldr	r3, [r3, #24]
 800697a:	2b01      	cmp	r3, #1
 800697c:	d028      	beq.n	80069d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006988:	429a      	cmp	r2, r3
 800698a:	d121      	bne.n	80069d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006996:	429a      	cmp	r2, r3
 8006998:	d11a      	bne.n	80069d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800699a:	68fa      	ldr	r2, [r7, #12]
 800699c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80069a0:	4013      	ands	r3, r2
 80069a2:	687a      	ldr	r2, [r7, #4]
 80069a4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80069a6:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80069a8:	4293      	cmp	r3, r2
 80069aa:	d111      	bne.n	80069d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069b6:	085b      	lsrs	r3, r3, #1
 80069b8:	3b01      	subs	r3, #1
 80069ba:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80069bc:	429a      	cmp	r2, r3
 80069be:	d107      	bne.n	80069d0 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ca:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d001      	beq.n	80069d4 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 80069d0:	2301      	movs	r3, #1
 80069d2:	e000      	b.n	80069d6 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 80069d4:	2300      	movs	r3, #0
}
 80069d6:	4618      	mov	r0, r3
 80069d8:	3718      	adds	r7, #24
 80069da:	46bd      	mov	sp, r7
 80069dc:	bd80      	pop	{r7, pc}
 80069de:	bf00      	nop
 80069e0:	40023800 	.word	0x40023800

080069e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b084      	sub	sp, #16
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
 80069ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80069ee:	2300      	movs	r3, #0
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d101      	bne.n	80069fc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e0d0      	b.n	8006b9e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069fc:	4b6a      	ldr	r3, [pc, #424]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c4>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f003 030f 	and.w	r3, r3, #15
 8006a04:	683a      	ldr	r2, [r7, #0]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d910      	bls.n	8006a2c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006a0a:	4b67      	ldr	r3, [pc, #412]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	f023 020f 	bic.w	r2, r3, #15
 8006a12:	4965      	ldr	r1, [pc, #404]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	4313      	orrs	r3, r2
 8006a18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006a1a:	4b63      	ldr	r3, [pc, #396]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	f003 030f 	and.w	r3, r3, #15
 8006a22:	683a      	ldr	r2, [r7, #0]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d001      	beq.n	8006a2c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006a28:	2301      	movs	r3, #1
 8006a2a:	e0b8      	b.n	8006b9e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f003 0302 	and.w	r3, r3, #2
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d020      	beq.n	8006a7a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 0304 	and.w	r3, r3, #4
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d005      	beq.n	8006a50 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006a44:	4b59      	ldr	r3, [pc, #356]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006a46:	689b      	ldr	r3, [r3, #8]
 8006a48:	4a58      	ldr	r2, [pc, #352]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006a4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006a4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f003 0308 	and.w	r3, r3, #8
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d005      	beq.n	8006a68 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006a5c:	4b53      	ldr	r3, [pc, #332]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006a5e:	689b      	ldr	r3, [r3, #8]
 8006a60:	4a52      	ldr	r2, [pc, #328]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006a62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8006a66:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006a68:	4b50      	ldr	r3, [pc, #320]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006a6a:	689b      	ldr	r3, [r3, #8]
 8006a6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	689b      	ldr	r3, [r3, #8]
 8006a74:	494d      	ldr	r1, [pc, #308]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006a76:	4313      	orrs	r3, r2
 8006a78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f003 0301 	and.w	r3, r3, #1
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d040      	beq.n	8006b08 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	2b01      	cmp	r3, #1
 8006a8c:	d107      	bne.n	8006a9e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006a8e:	4b47      	ldr	r3, [pc, #284]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d115      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e07f      	b.n	8006b9e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	2b02      	cmp	r3, #2
 8006aa4:	d107      	bne.n	8006ab6 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006aa6:	4b41      	ldr	r3, [pc, #260]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d109      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	e073      	b.n	8006b9e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006ab6:	4b3d      	ldr	r3, [pc, #244]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	f003 0302 	and.w	r3, r3, #2
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d101      	bne.n	8006ac6 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e06b      	b.n	8006b9e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ac6:	4b39      	ldr	r3, [pc, #228]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006ac8:	689b      	ldr	r3, [r3, #8]
 8006aca:	f023 0203 	bic.w	r2, r3, #3
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	685b      	ldr	r3, [r3, #4]
 8006ad2:	4936      	ldr	r1, [pc, #216]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006ad4:	4313      	orrs	r3, r2
 8006ad6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ad8:	f7fd fde8 	bl	80046ac <HAL_GetTick>
 8006adc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ade:	e00a      	b.n	8006af6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ae0:	f7fd fde4 	bl	80046ac <HAL_GetTick>
 8006ae4:	4602      	mov	r2, r0
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	1ad3      	subs	r3, r2, r3
 8006aea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006aee:	4293      	cmp	r3, r2
 8006af0:	d901      	bls.n	8006af6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006af2:	2303      	movs	r3, #3
 8006af4:	e053      	b.n	8006b9e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006af6:	4b2d      	ldr	r3, [pc, #180]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f003 020c 	and.w	r2, r3, #12
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	009b      	lsls	r3, r3, #2
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d1eb      	bne.n	8006ae0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b08:	4b27      	ldr	r3, [pc, #156]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 030f 	and.w	r3, r3, #15
 8006b10:	683a      	ldr	r2, [r7, #0]
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d210      	bcs.n	8006b38 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b16:	4b24      	ldr	r3, [pc, #144]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f023 020f 	bic.w	r2, r3, #15
 8006b1e:	4922      	ldr	r1, [pc, #136]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	4313      	orrs	r3, r2
 8006b24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b26:	4b20      	ldr	r3, [pc, #128]	@ (8006ba8 <HAL_RCC_ClockConfig+0x1c4>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	f003 030f 	and.w	r3, r3, #15
 8006b2e:	683a      	ldr	r2, [r7, #0]
 8006b30:	429a      	cmp	r2, r3
 8006b32:	d001      	beq.n	8006b38 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006b34:	2301      	movs	r3, #1
 8006b36:	e032      	b.n	8006b9e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0304 	and.w	r3, r3, #4
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d008      	beq.n	8006b56 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b44:	4b19      	ldr	r3, [pc, #100]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006b46:	689b      	ldr	r3, [r3, #8]
 8006b48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	68db      	ldr	r3, [r3, #12]
 8006b50:	4916      	ldr	r1, [pc, #88]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006b52:	4313      	orrs	r3, r2
 8006b54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f003 0308 	and.w	r3, r3, #8
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d009      	beq.n	8006b76 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006b62:	4b12      	ldr	r3, [pc, #72]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	691b      	ldr	r3, [r3, #16]
 8006b6e:	00db      	lsls	r3, r3, #3
 8006b70:	490e      	ldr	r1, [pc, #56]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006b72:	4313      	orrs	r3, r2
 8006b74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006b76:	f000 f821 	bl	8006bbc <HAL_RCC_GetSysClockFreq>
 8006b7a:	4602      	mov	r2, r0
 8006b7c:	4b0b      	ldr	r3, [pc, #44]	@ (8006bac <HAL_RCC_ClockConfig+0x1c8>)
 8006b7e:	689b      	ldr	r3, [r3, #8]
 8006b80:	091b      	lsrs	r3, r3, #4
 8006b82:	f003 030f 	and.w	r3, r3, #15
 8006b86:	490a      	ldr	r1, [pc, #40]	@ (8006bb0 <HAL_RCC_ClockConfig+0x1cc>)
 8006b88:	5ccb      	ldrb	r3, [r1, r3]
 8006b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8006b8e:	4a09      	ldr	r2, [pc, #36]	@ (8006bb4 <HAL_RCC_ClockConfig+0x1d0>)
 8006b90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006b92:	4b09      	ldr	r3, [pc, #36]	@ (8006bb8 <HAL_RCC_ClockConfig+0x1d4>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4618      	mov	r0, r3
 8006b98:	f7fd fd44 	bl	8004624 <HAL_InitTick>

  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3710      	adds	r7, #16
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bd80      	pop	{r7, pc}
 8006ba6:	bf00      	nop
 8006ba8:	40023c00 	.word	0x40023c00
 8006bac:	40023800 	.word	0x40023800
 8006bb0:	0801ada8 	.word	0x0801ada8
 8006bb4:	200002ec 	.word	0x200002ec
 8006bb8:	200002f0 	.word	0x200002f0

08006bbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006bc0:	b094      	sub	sp, #80	@ 0x50
 8006bc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	647b      	str	r3, [r7, #68]	@ 0x44
 8006bc8:	2300      	movs	r3, #0
 8006bca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bcc:	2300      	movs	r3, #0
 8006bce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006bd4:	4b79      	ldr	r3, [pc, #484]	@ (8006dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006bd6:	689b      	ldr	r3, [r3, #8]
 8006bd8:	f003 030c 	and.w	r3, r3, #12
 8006bdc:	2b08      	cmp	r3, #8
 8006bde:	d00d      	beq.n	8006bfc <HAL_RCC_GetSysClockFreq+0x40>
 8006be0:	2b08      	cmp	r3, #8
 8006be2:	f200 80e1 	bhi.w	8006da8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d002      	beq.n	8006bf0 <HAL_RCC_GetSysClockFreq+0x34>
 8006bea:	2b04      	cmp	r3, #4
 8006bec:	d003      	beq.n	8006bf6 <HAL_RCC_GetSysClockFreq+0x3a>
 8006bee:	e0db      	b.n	8006da8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006bf0:	4b73      	ldr	r3, [pc, #460]	@ (8006dc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bf4:	e0db      	b.n	8006dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006bf6:	4b73      	ldr	r3, [pc, #460]	@ (8006dc4 <HAL_RCC_GetSysClockFreq+0x208>)
 8006bf8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006bfa:	e0d8      	b.n	8006dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006bfc:	4b6f      	ldr	r3, [pc, #444]	@ (8006dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006bfe:	685b      	ldr	r3, [r3, #4]
 8006c00:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006c04:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006c06:	4b6d      	ldr	r3, [pc, #436]	@ (8006dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006c08:	685b      	ldr	r3, [r3, #4]
 8006c0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d063      	beq.n	8006cda <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006c12:	4b6a      	ldr	r3, [pc, #424]	@ (8006dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	099b      	lsrs	r3, r3, #6
 8006c18:	2200      	movs	r2, #0
 8006c1a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006c1c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006c1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006c20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c24:	633b      	str	r3, [r7, #48]	@ 0x30
 8006c26:	2300      	movs	r3, #0
 8006c28:	637b      	str	r3, [r7, #52]	@ 0x34
 8006c2a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006c2e:	4622      	mov	r2, r4
 8006c30:	462b      	mov	r3, r5
 8006c32:	f04f 0000 	mov.w	r0, #0
 8006c36:	f04f 0100 	mov.w	r1, #0
 8006c3a:	0159      	lsls	r1, r3, #5
 8006c3c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006c40:	0150      	lsls	r0, r2, #5
 8006c42:	4602      	mov	r2, r0
 8006c44:	460b      	mov	r3, r1
 8006c46:	4621      	mov	r1, r4
 8006c48:	1a51      	subs	r1, r2, r1
 8006c4a:	6139      	str	r1, [r7, #16]
 8006c4c:	4629      	mov	r1, r5
 8006c4e:	eb63 0301 	sbc.w	r3, r3, r1
 8006c52:	617b      	str	r3, [r7, #20]
 8006c54:	f04f 0200 	mov.w	r2, #0
 8006c58:	f04f 0300 	mov.w	r3, #0
 8006c5c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006c60:	4659      	mov	r1, fp
 8006c62:	018b      	lsls	r3, r1, #6
 8006c64:	4651      	mov	r1, sl
 8006c66:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006c6a:	4651      	mov	r1, sl
 8006c6c:	018a      	lsls	r2, r1, #6
 8006c6e:	4651      	mov	r1, sl
 8006c70:	ebb2 0801 	subs.w	r8, r2, r1
 8006c74:	4659      	mov	r1, fp
 8006c76:	eb63 0901 	sbc.w	r9, r3, r1
 8006c7a:	f04f 0200 	mov.w	r2, #0
 8006c7e:	f04f 0300 	mov.w	r3, #0
 8006c82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c8e:	4690      	mov	r8, r2
 8006c90:	4699      	mov	r9, r3
 8006c92:	4623      	mov	r3, r4
 8006c94:	eb18 0303 	adds.w	r3, r8, r3
 8006c98:	60bb      	str	r3, [r7, #8]
 8006c9a:	462b      	mov	r3, r5
 8006c9c:	eb49 0303 	adc.w	r3, r9, r3
 8006ca0:	60fb      	str	r3, [r7, #12]
 8006ca2:	f04f 0200 	mov.w	r2, #0
 8006ca6:	f04f 0300 	mov.w	r3, #0
 8006caa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006cae:	4629      	mov	r1, r5
 8006cb0:	024b      	lsls	r3, r1, #9
 8006cb2:	4621      	mov	r1, r4
 8006cb4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006cb8:	4621      	mov	r1, r4
 8006cba:	024a      	lsls	r2, r1, #9
 8006cbc:	4610      	mov	r0, r2
 8006cbe:	4619      	mov	r1, r3
 8006cc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006cc6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006cc8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ccc:	f7f9 ff8c 	bl	8000be8 <__aeabi_uldivmod>
 8006cd0:	4602      	mov	r2, r0
 8006cd2:	460b      	mov	r3, r1
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006cd8:	e058      	b.n	8006d8c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cda:	4b38      	ldr	r3, [pc, #224]	@ (8006dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	099b      	lsrs	r3, r3, #6
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	4611      	mov	r1, r2
 8006ce6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006cea:	623b      	str	r3, [r7, #32]
 8006cec:	2300      	movs	r3, #0
 8006cee:	627b      	str	r3, [r7, #36]	@ 0x24
 8006cf0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006cf4:	4642      	mov	r2, r8
 8006cf6:	464b      	mov	r3, r9
 8006cf8:	f04f 0000 	mov.w	r0, #0
 8006cfc:	f04f 0100 	mov.w	r1, #0
 8006d00:	0159      	lsls	r1, r3, #5
 8006d02:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006d06:	0150      	lsls	r0, r2, #5
 8006d08:	4602      	mov	r2, r0
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	4641      	mov	r1, r8
 8006d0e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006d12:	4649      	mov	r1, r9
 8006d14:	eb63 0b01 	sbc.w	fp, r3, r1
 8006d18:	f04f 0200 	mov.w	r2, #0
 8006d1c:	f04f 0300 	mov.w	r3, #0
 8006d20:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006d24:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006d28:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006d2c:	ebb2 040a 	subs.w	r4, r2, sl
 8006d30:	eb63 050b 	sbc.w	r5, r3, fp
 8006d34:	f04f 0200 	mov.w	r2, #0
 8006d38:	f04f 0300 	mov.w	r3, #0
 8006d3c:	00eb      	lsls	r3, r5, #3
 8006d3e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006d42:	00e2      	lsls	r2, r4, #3
 8006d44:	4614      	mov	r4, r2
 8006d46:	461d      	mov	r5, r3
 8006d48:	4643      	mov	r3, r8
 8006d4a:	18e3      	adds	r3, r4, r3
 8006d4c:	603b      	str	r3, [r7, #0]
 8006d4e:	464b      	mov	r3, r9
 8006d50:	eb45 0303 	adc.w	r3, r5, r3
 8006d54:	607b      	str	r3, [r7, #4]
 8006d56:	f04f 0200 	mov.w	r2, #0
 8006d5a:	f04f 0300 	mov.w	r3, #0
 8006d5e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006d62:	4629      	mov	r1, r5
 8006d64:	028b      	lsls	r3, r1, #10
 8006d66:	4621      	mov	r1, r4
 8006d68:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006d6c:	4621      	mov	r1, r4
 8006d6e:	028a      	lsls	r2, r1, #10
 8006d70:	4610      	mov	r0, r2
 8006d72:	4619      	mov	r1, r3
 8006d74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006d76:	2200      	movs	r2, #0
 8006d78:	61bb      	str	r3, [r7, #24]
 8006d7a:	61fa      	str	r2, [r7, #28]
 8006d7c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006d80:	f7f9 ff32 	bl	8000be8 <__aeabi_uldivmod>
 8006d84:	4602      	mov	r2, r0
 8006d86:	460b      	mov	r3, r1
 8006d88:	4613      	mov	r3, r2
 8006d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8006d8c:	4b0b      	ldr	r3, [pc, #44]	@ (8006dbc <HAL_RCC_GetSysClockFreq+0x200>)
 8006d8e:	685b      	ldr	r3, [r3, #4]
 8006d90:	0c1b      	lsrs	r3, r3, #16
 8006d92:	f003 0303 	and.w	r3, r3, #3
 8006d96:	3301      	adds	r3, #1
 8006d98:	005b      	lsls	r3, r3, #1
 8006d9a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006d9c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006d9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006da0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006da6:	e002      	b.n	8006dae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006da8:	4b05      	ldr	r3, [pc, #20]	@ (8006dc0 <HAL_RCC_GetSysClockFreq+0x204>)
 8006daa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006dac:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006db0:	4618      	mov	r0, r3
 8006db2:	3750      	adds	r7, #80	@ 0x50
 8006db4:	46bd      	mov	sp, r7
 8006db6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006dba:	bf00      	nop
 8006dbc:	40023800 	.word	0x40023800
 8006dc0:	00f42400 	.word	0x00f42400
 8006dc4:	007a1200 	.word	0x007a1200

08006dc8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006dc8:	b480      	push	{r7}
 8006dca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006dcc:	4b03      	ldr	r3, [pc, #12]	@ (8006ddc <HAL_RCC_GetHCLKFreq+0x14>)
 8006dce:	681b      	ldr	r3, [r3, #0]
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
 8006dda:	bf00      	nop
 8006ddc:	200002ec 	.word	0x200002ec

08006de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006de4:	f7ff fff0 	bl	8006dc8 <HAL_RCC_GetHCLKFreq>
 8006de8:	4602      	mov	r2, r0
 8006dea:	4b05      	ldr	r3, [pc, #20]	@ (8006e00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	0a9b      	lsrs	r3, r3, #10
 8006df0:	f003 0307 	and.w	r3, r3, #7
 8006df4:	4903      	ldr	r1, [pc, #12]	@ (8006e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006df6:	5ccb      	ldrb	r3, [r1, r3]
 8006df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	bd80      	pop	{r7, pc}
 8006e00:	40023800 	.word	0x40023800
 8006e04:	0801adb8 	.word	0x0801adb8

08006e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e08:	b580      	push	{r7, lr}
 8006e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006e0c:	f7ff ffdc 	bl	8006dc8 <HAL_RCC_GetHCLKFreq>
 8006e10:	4602      	mov	r2, r0
 8006e12:	4b05      	ldr	r3, [pc, #20]	@ (8006e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e14:	689b      	ldr	r3, [r3, #8]
 8006e16:	0b5b      	lsrs	r3, r3, #13
 8006e18:	f003 0307 	and.w	r3, r3, #7
 8006e1c:	4903      	ldr	r1, [pc, #12]	@ (8006e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e1e:	5ccb      	ldrb	r3, [r1, r3]
 8006e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	bd80      	pop	{r7, pc}
 8006e28:	40023800 	.word	0x40023800
 8006e2c:	0801adb8 	.word	0x0801adb8

08006e30 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e30:	b580      	push	{r7, lr}
 8006e32:	b088      	sub	sp, #32
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006e38:	2300      	movs	r3, #0
 8006e3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8006e40:	2300      	movs	r3, #0
 8006e42:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8006e44:	2300      	movs	r3, #0
 8006e46:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8006e48:	2300      	movs	r3, #0
 8006e4a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	f003 0301 	and.w	r3, r3, #1
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d012      	beq.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8006e58:	4b69      	ldr	r3, [pc, #420]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e5a:	689b      	ldr	r3, [r3, #8]
 8006e5c:	4a68      	ldr	r2, [pc, #416]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e5e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006e62:	6093      	str	r3, [r2, #8]
 8006e64:	4b66      	ldr	r3, [pc, #408]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e66:	689a      	ldr	r2, [r3, #8]
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e6c:	4964      	ldr	r1, [pc, #400]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e6e:	4313      	orrs	r3, r2
 8006e70:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d101      	bne.n	8006e7e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d017      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006e8a:	4b5d      	ldr	r3, [pc, #372]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006e90:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006e98:	4959      	ldr	r1, [pc, #356]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006e9a:	4313      	orrs	r3, r2
 8006e9c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ea4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ea8:	d101      	bne.n	8006eae <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d101      	bne.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d017      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006ec6:	4b4e      	ldr	r3, [pc, #312]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ec8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006ecc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed4:	494a      	ldr	r1, [pc, #296]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ed6:	4313      	orrs	r3, r2
 8006ed8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ee0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ee4:	d101      	bne.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d001      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006f02:	2301      	movs	r3, #1
 8006f04:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	f003 0320 	and.w	r3, r3, #32
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	f000 808b 	beq.w	800702a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006f14:	4b3a      	ldr	r3, [pc, #232]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f18:	4a39      	ldr	r2, [pc, #228]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f1e:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f20:	4b37      	ldr	r3, [pc, #220]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f28:	60bb      	str	r3, [r7, #8]
 8006f2a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8006f2c:	4b35      	ldr	r3, [pc, #212]	@ (8007004 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a34      	ldr	r2, [pc, #208]	@ (8007004 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f32:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006f38:	f7fd fbb8 	bl	80046ac <HAL_GetTick>
 8006f3c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f3e:	e008      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f40:	f7fd fbb4 	bl	80046ac <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	2b64      	cmp	r3, #100	@ 0x64
 8006f4c:	d901      	bls.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8006f4e:	2303      	movs	r3, #3
 8006f50:	e357      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8006f52:	4b2c      	ldr	r3, [pc, #176]	@ (8007004 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d0f0      	beq.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006f5e:	4b28      	ldr	r3, [pc, #160]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f66:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006f68:	693b      	ldr	r3, [r7, #16]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d035      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f76:	693a      	ldr	r2, [r7, #16]
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d02e      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006f7c:	4b20      	ldr	r3, [pc, #128]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f80:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f84:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006f86:	4b1e      	ldr	r3, [pc, #120]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f8a:	4a1d      	ldr	r2, [pc, #116]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f8c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f90:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006f92:	4b1b      	ldr	r3, [pc, #108]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f96:	4a1a      	ldr	r2, [pc, #104]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006f98:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006f9c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8006f9e:	4a18      	ldr	r2, [pc, #96]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006fa4:	4b16      	ldr	r3, [pc, #88]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fa6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fa8:	f003 0301 	and.w	r3, r3, #1
 8006fac:	2b01      	cmp	r3, #1
 8006fae:	d114      	bne.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fb0:	f7fd fb7c 	bl	80046ac <HAL_GetTick>
 8006fb4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fb6:	e00a      	b.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006fb8:	f7fd fb78 	bl	80046ac <HAL_GetTick>
 8006fbc:	4602      	mov	r2, r0
 8006fbe:	697b      	ldr	r3, [r7, #20]
 8006fc0:	1ad3      	subs	r3, r2, r3
 8006fc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fc6:	4293      	cmp	r3, r2
 8006fc8:	d901      	bls.n	8006fce <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8006fca:	2303      	movs	r3, #3
 8006fcc:	e319      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fce:	4b0c      	ldr	r3, [pc, #48]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fd2:	f003 0302 	and.w	r3, r3, #2
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d0ee      	beq.n	8006fb8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006fde:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006fe6:	d111      	bne.n	800700c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006fe8:	4b05      	ldr	r3, [pc, #20]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006fea:	689b      	ldr	r3, [r3, #8]
 8006fec:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006ff4:	4b04      	ldr	r3, [pc, #16]	@ (8007008 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006ff6:	400b      	ands	r3, r1
 8006ff8:	4901      	ldr	r1, [pc, #4]	@ (8007000 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	608b      	str	r3, [r1, #8]
 8006ffe:	e00b      	b.n	8007018 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007000:	40023800 	.word	0x40023800
 8007004:	40007000 	.word	0x40007000
 8007008:	0ffffcff 	.word	0x0ffffcff
 800700c:	4baa      	ldr	r3, [pc, #680]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	4aa9      	ldr	r2, [pc, #676]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007012:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8007016:	6093      	str	r3, [r2, #8]
 8007018:	4ba7      	ldr	r3, [pc, #668]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800701a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007020:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007024:	49a4      	ldr	r1, [pc, #656]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007026:	4313      	orrs	r3, r2
 8007028:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	f003 0310 	and.w	r3, r3, #16
 8007032:	2b00      	cmp	r3, #0
 8007034:	d010      	beq.n	8007058 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007036:	4ba0      	ldr	r3, [pc, #640]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800703c:	4a9e      	ldr	r2, [pc, #632]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800703e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007042:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007046:	4b9c      	ldr	r3, [pc, #624]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007048:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007050:	4999      	ldr	r1, [pc, #612]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007052:	4313      	orrs	r3, r2
 8007054:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007060:	2b00      	cmp	r3, #0
 8007062:	d00a      	beq.n	800707a <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007064:	4b94      	ldr	r3, [pc, #592]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800706a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007072:	4991      	ldr	r1, [pc, #580]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007074:	4313      	orrs	r3, r2
 8007076:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007082:	2b00      	cmp	r3, #0
 8007084:	d00a      	beq.n	800709c <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007086:	4b8c      	ldr	r3, [pc, #560]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007088:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800708c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007094:	4988      	ldr	r1, [pc, #544]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007096:	4313      	orrs	r3, r2
 8007098:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d00a      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80070a8:	4b83      	ldr	r3, [pc, #524]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80070b6:	4980      	ldr	r1, [pc, #512]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070b8:	4313      	orrs	r3, r2
 80070ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d00a      	beq.n	80070e0 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80070ca:	4b7b      	ldr	r3, [pc, #492]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070d0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070d8:	4977      	ldr	r1, [pc, #476]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070da:	4313      	orrs	r3, r2
 80070dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d00a      	beq.n	8007102 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80070ec:	4b72      	ldr	r3, [pc, #456]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070f2:	f023 0203 	bic.w	r2, r3, #3
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070fa:	496f      	ldr	r1, [pc, #444]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80070fc:	4313      	orrs	r3, r2
 80070fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800710a:	2b00      	cmp	r3, #0
 800710c:	d00a      	beq.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800710e:	4b6a      	ldr	r3, [pc, #424]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007110:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007114:	f023 020c 	bic.w	r2, r3, #12
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800711c:	4966      	ldr	r1, [pc, #408]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800711e:	4313      	orrs	r3, r2
 8007120:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800712c:	2b00      	cmp	r3, #0
 800712e:	d00a      	beq.n	8007146 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007130:	4b61      	ldr	r3, [pc, #388]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007136:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800713e:	495e      	ldr	r1, [pc, #376]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007140:	4313      	orrs	r3, r2
 8007142:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800714e:	2b00      	cmp	r3, #0
 8007150:	d00a      	beq.n	8007168 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007152:	4b59      	ldr	r3, [pc, #356]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007154:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007158:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007160:	4955      	ldr	r1, [pc, #340]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007162:	4313      	orrs	r3, r2
 8007164:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007170:	2b00      	cmp	r3, #0
 8007172:	d00a      	beq.n	800718a <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007174:	4b50      	ldr	r3, [pc, #320]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800717a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007182:	494d      	ldr	r1, [pc, #308]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007184:	4313      	orrs	r3, r2
 8007186:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007192:	2b00      	cmp	r3, #0
 8007194:	d00a      	beq.n	80071ac <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8007196:	4b48      	ldr	r3, [pc, #288]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007198:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800719c:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80071a4:	4944      	ldr	r1, [pc, #272]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071a6:	4313      	orrs	r3, r2
 80071a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80071b4:	2b00      	cmp	r3, #0
 80071b6:	d00a      	beq.n	80071ce <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80071b8:	4b3f      	ldr	r3, [pc, #252]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071be:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80071c6:	493c      	ldr	r1, [pc, #240]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071c8:	4313      	orrs	r3, r2
 80071ca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d00a      	beq.n	80071f0 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80071da:	4b37      	ldr	r3, [pc, #220]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80071e0:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071e8:	4933      	ldr	r1, [pc, #204]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071ea:	4313      	orrs	r3, r2
 80071ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d00a      	beq.n	8007212 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80071fc:	4b2e      	ldr	r3, [pc, #184]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80071fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007202:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800720a:	492b      	ldr	r1, [pc, #172]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800720c:	4313      	orrs	r3, r2
 800720e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800721a:	2b00      	cmp	r3, #0
 800721c:	d011      	beq.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800721e:	4b26      	ldr	r3, [pc, #152]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007220:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007224:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800722c:	4922      	ldr	r1, [pc, #136]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800722e:	4313      	orrs	r3, r2
 8007230:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007238:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800723c:	d101      	bne.n	8007242 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800723e:	2301      	movs	r3, #1
 8007240:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f003 0308 	and.w	r3, r3, #8
 800724a:	2b00      	cmp	r3, #0
 800724c:	d001      	beq.n	8007252 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800724e:	2301      	movs	r3, #1
 8007250:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800725a:	2b00      	cmp	r3, #0
 800725c:	d00a      	beq.n	8007274 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800725e:	4b16      	ldr	r3, [pc, #88]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007260:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007264:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800726c:	4912      	ldr	r1, [pc, #72]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800726e:	4313      	orrs	r3, r2
 8007270:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800727c:	2b00      	cmp	r3, #0
 800727e:	d00b      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007280:	4b0d      	ldr	r3, [pc, #52]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007282:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007286:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007290:	4909      	ldr	r1, [pc, #36]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8007292:	4313      	orrs	r3, r2
 8007294:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007298:	69fb      	ldr	r3, [r7, #28]
 800729a:	2b01      	cmp	r3, #1
 800729c:	d006      	beq.n	80072ac <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	f000 80d9 	beq.w	800745e <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80072ac:	4b02      	ldr	r3, [pc, #8]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a01      	ldr	r2, [pc, #4]	@ (80072b8 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80072b2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80072b6:	e001      	b.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80072b8:	40023800 	.word	0x40023800
 80072bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80072be:	f7fd f9f5 	bl	80046ac <HAL_GetTick>
 80072c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80072c4:	e008      	b.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80072c6:	f7fd f9f1 	bl	80046ac <HAL_GetTick>
 80072ca:	4602      	mov	r2, r0
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	1ad3      	subs	r3, r2, r3
 80072d0:	2b64      	cmp	r3, #100	@ 0x64
 80072d2:	d901      	bls.n	80072d8 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80072d4:	2303      	movs	r3, #3
 80072d6:	e194      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80072d8:	4b6c      	ldr	r3, [pc, #432]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d1f0      	bne.n	80072c6 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d021      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d11d      	bne.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80072f8:	4b64      	ldr	r3, [pc, #400]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80072fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80072fe:	0c1b      	lsrs	r3, r3, #16
 8007300:	f003 0303 	and.w	r3, r3, #3
 8007304:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8007306:	4b61      	ldr	r3, [pc, #388]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007308:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800730c:	0e1b      	lsrs	r3, r3, #24
 800730e:	f003 030f 	and.w	r3, r3, #15
 8007312:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	685b      	ldr	r3, [r3, #4]
 8007318:	019a      	lsls	r2, r3, #6
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	041b      	lsls	r3, r3, #16
 800731e:	431a      	orrs	r2, r3
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	061b      	lsls	r3, r3, #24
 8007324:	431a      	orrs	r2, r3
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	071b      	lsls	r3, r3, #28
 800732c:	4957      	ldr	r1, [pc, #348]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800732e:	4313      	orrs	r3, r2
 8007330:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800733c:	2b00      	cmp	r3, #0
 800733e:	d004      	beq.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007344:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007348:	d00a      	beq.n	8007360 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007352:	2b00      	cmp	r3, #0
 8007354:	d02e      	beq.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800735a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800735e:	d129      	bne.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8007360:	4b4a      	ldr	r3, [pc, #296]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007362:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007366:	0c1b      	lsrs	r3, r3, #16
 8007368:	f003 0303 	and.w	r3, r3, #3
 800736c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800736e:	4b47      	ldr	r3, [pc, #284]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007370:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007374:	0f1b      	lsrs	r3, r3, #28
 8007376:	f003 0307 	and.w	r3, r3, #7
 800737a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	685b      	ldr	r3, [r3, #4]
 8007380:	019a      	lsls	r2, r3, #6
 8007382:	693b      	ldr	r3, [r7, #16]
 8007384:	041b      	lsls	r3, r3, #16
 8007386:	431a      	orrs	r2, r3
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	061b      	lsls	r3, r3, #24
 800738e:	431a      	orrs	r2, r3
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	071b      	lsls	r3, r3, #28
 8007394:	493d      	ldr	r1, [pc, #244]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007396:	4313      	orrs	r3, r2
 8007398:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800739c:	4b3b      	ldr	r3, [pc, #236]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800739e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80073a2:	f023 021f 	bic.w	r2, r3, #31
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073aa:	3b01      	subs	r3, #1
 80073ac:	4937      	ldr	r1, [pc, #220]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80073ae:	4313      	orrs	r3, r2
 80073b0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d01d      	beq.n	80073fc <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80073c0:	4b32      	ldr	r3, [pc, #200]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80073c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073c6:	0e1b      	lsrs	r3, r3, #24
 80073c8:	f003 030f 	and.w	r3, r3, #15
 80073cc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80073ce:	4b2f      	ldr	r3, [pc, #188]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80073d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80073d4:	0f1b      	lsrs	r3, r3, #28
 80073d6:	f003 0307 	and.w	r3, r3, #7
 80073da:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	019a      	lsls	r2, r3, #6
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	691b      	ldr	r3, [r3, #16]
 80073e6:	041b      	lsls	r3, r3, #16
 80073e8:	431a      	orrs	r2, r3
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	061b      	lsls	r3, r3, #24
 80073ee:	431a      	orrs	r2, r3
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	071b      	lsls	r3, r3, #28
 80073f4:	4925      	ldr	r1, [pc, #148]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80073f6:	4313      	orrs	r3, r2
 80073f8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007404:	2b00      	cmp	r3, #0
 8007406:	d011      	beq.n	800742c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	019a      	lsls	r2, r3, #6
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	041b      	lsls	r3, r3, #16
 8007414:	431a      	orrs	r2, r3
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	68db      	ldr	r3, [r3, #12]
 800741a:	061b      	lsls	r3, r3, #24
 800741c:	431a      	orrs	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	071b      	lsls	r3, r3, #28
 8007424:	4919      	ldr	r1, [pc, #100]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007426:	4313      	orrs	r3, r2
 8007428:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800742c:	4b17      	ldr	r3, [pc, #92]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a16      	ldr	r2, [pc, #88]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007432:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007436:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007438:	f7fd f938 	bl	80046ac <HAL_GetTick>
 800743c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800743e:	e008      	b.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007440:	f7fd f934 	bl	80046ac <HAL_GetTick>
 8007444:	4602      	mov	r2, r0
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	1ad3      	subs	r3, r2, r3
 800744a:	2b64      	cmp	r3, #100	@ 0x64
 800744c:	d901      	bls.n	8007452 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800744e:	2303      	movs	r3, #3
 8007450:	e0d7      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007452:	4b0e      	ldr	r3, [pc, #56]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800745a:	2b00      	cmp	r3, #0
 800745c:	d0f0      	beq.n	8007440 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	2b01      	cmp	r3, #1
 8007462:	f040 80cd 	bne.w	8007600 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007466:	4b09      	ldr	r3, [pc, #36]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	4a08      	ldr	r2, [pc, #32]	@ (800748c <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800746c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007470:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007472:	f7fd f91b 	bl	80046ac <HAL_GetTick>
 8007476:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007478:	e00a      	b.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800747a:	f7fd f917 	bl	80046ac <HAL_GetTick>
 800747e:	4602      	mov	r2, r0
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	1ad3      	subs	r3, r2, r3
 8007484:	2b64      	cmp	r3, #100	@ 0x64
 8007486:	d903      	bls.n	8007490 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007488:	2303      	movs	r3, #3
 800748a:	e0ba      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800748c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007490:	4b5e      	ldr	r3, [pc, #376]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007498:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800749c:	d0ed      	beq.n	800747a <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d003      	beq.n	80074b2 <HAL_RCCEx_PeriphCLKConfig+0x682>
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d009      	beq.n	80074c6 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d02e      	beq.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d12a      	bne.n	800751c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80074c6:	4b51      	ldr	r3, [pc, #324]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80074c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074cc:	0c1b      	lsrs	r3, r3, #16
 80074ce:	f003 0303 	and.w	r3, r3, #3
 80074d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80074d4:	4b4d      	ldr	r3, [pc, #308]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80074d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074da:	0f1b      	lsrs	r3, r3, #28
 80074dc:	f003 0307 	and.w	r3, r3, #7
 80074e0:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	019a      	lsls	r2, r3, #6
 80074e8:	693b      	ldr	r3, [r7, #16]
 80074ea:	041b      	lsls	r3, r3, #16
 80074ec:	431a      	orrs	r2, r3
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	699b      	ldr	r3, [r3, #24]
 80074f2:	061b      	lsls	r3, r3, #24
 80074f4:	431a      	orrs	r2, r3
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	071b      	lsls	r3, r3, #28
 80074fa:	4944      	ldr	r1, [pc, #272]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80074fc:	4313      	orrs	r3, r2
 80074fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8007502:	4b42      	ldr	r3, [pc, #264]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007504:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007508:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007510:	3b01      	subs	r3, #1
 8007512:	021b      	lsls	r3, r3, #8
 8007514:	493d      	ldr	r1, [pc, #244]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007516:	4313      	orrs	r3, r2
 8007518:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007524:	2b00      	cmp	r3, #0
 8007526:	d022      	beq.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800752c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007530:	d11d      	bne.n	800756e <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007532:	4b36      	ldr	r3, [pc, #216]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007538:	0e1b      	lsrs	r3, r3, #24
 800753a:	f003 030f 	and.w	r3, r3, #15
 800753e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007540:	4b32      	ldr	r3, [pc, #200]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007542:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007546:	0f1b      	lsrs	r3, r3, #28
 8007548:	f003 0307 	and.w	r3, r3, #7
 800754c:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	695b      	ldr	r3, [r3, #20]
 8007552:	019a      	lsls	r2, r3, #6
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6a1b      	ldr	r3, [r3, #32]
 8007558:	041b      	lsls	r3, r3, #16
 800755a:	431a      	orrs	r2, r3
 800755c:	693b      	ldr	r3, [r7, #16]
 800755e:	061b      	lsls	r3, r3, #24
 8007560:	431a      	orrs	r2, r3
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	071b      	lsls	r3, r3, #28
 8007566:	4929      	ldr	r1, [pc, #164]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8007568:	4313      	orrs	r3, r2
 800756a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	f003 0308 	and.w	r3, r3, #8
 8007576:	2b00      	cmp	r3, #0
 8007578:	d028      	beq.n	80075cc <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800757a:	4b24      	ldr	r3, [pc, #144]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800757c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007580:	0e1b      	lsrs	r3, r3, #24
 8007582:	f003 030f 	and.w	r3, r3, #15
 8007586:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007588:	4b20      	ldr	r3, [pc, #128]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800758a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800758e:	0c1b      	lsrs	r3, r3, #16
 8007590:	f003 0303 	and.w	r3, r3, #3
 8007594:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	695b      	ldr	r3, [r3, #20]
 800759a:	019a      	lsls	r2, r3, #6
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	041b      	lsls	r3, r3, #16
 80075a0:	431a      	orrs	r2, r3
 80075a2:	693b      	ldr	r3, [r7, #16]
 80075a4:	061b      	lsls	r3, r3, #24
 80075a6:	431a      	orrs	r2, r3
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	69db      	ldr	r3, [r3, #28]
 80075ac:	071b      	lsls	r3, r3, #28
 80075ae:	4917      	ldr	r1, [pc, #92]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80075b0:	4313      	orrs	r3, r2
 80075b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80075b6:	4b15      	ldr	r3, [pc, #84]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80075b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80075c4:	4911      	ldr	r1, [pc, #68]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80075c6:	4313      	orrs	r3, r2
 80075c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80075cc:	4b0f      	ldr	r3, [pc, #60]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a0e      	ldr	r2, [pc, #56]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80075d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80075d6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075d8:	f7fd f868 	bl	80046ac <HAL_GetTick>
 80075dc:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80075de:	e008      	b.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80075e0:	f7fd f864 	bl	80046ac <HAL_GetTick>
 80075e4:	4602      	mov	r2, r0
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	2b64      	cmp	r3, #100	@ 0x64
 80075ec:	d901      	bls.n	80075f2 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	e007      	b.n	8007602 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80075f2:	4b06      	ldr	r3, [pc, #24]	@ (800760c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80075fa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80075fe:	d1ef      	bne.n	80075e0 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8007600:	2300      	movs	r3, #0
}
 8007602:	4618      	mov	r0, r3
 8007604:	3720      	adds	r7, #32
 8007606:	46bd      	mov	sp, r7
 8007608:	bd80      	pop	{r7, pc}
 800760a:	bf00      	nop
 800760c:	40023800 	.word	0x40023800

08007610 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d101      	bne.n	8007622 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	e09d      	b.n	800775e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007626:	2b00      	cmp	r3, #0
 8007628:	d108      	bne.n	800763c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	685b      	ldr	r3, [r3, #4]
 800762e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007632:	d009      	beq.n	8007648 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	2200      	movs	r2, #0
 8007638:	61da      	str	r2, [r3, #28]
 800763a:	e005      	b.n	8007648 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2200      	movs	r2, #0
 8007640:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	2200      	movs	r2, #0
 8007646:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	2200      	movs	r2, #0
 800764c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007654:	b2db      	uxtb	r3, r3
 8007656:	2b00      	cmp	r3, #0
 8007658:	d106      	bne.n	8007668 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	2200      	movs	r2, #0
 800765e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007662:	6878      	ldr	r0, [r7, #4]
 8007664:	f7fc f96a 	bl	800393c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	2202      	movs	r2, #2
 800766c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	681a      	ldr	r2, [r3, #0]
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	681b      	ldr	r3, [r3, #0]
 800767a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800767e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	68db      	ldr	r3, [r3, #12]
 8007684:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007688:	d902      	bls.n	8007690 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800768a:	2300      	movs	r3, #0
 800768c:	60fb      	str	r3, [r7, #12]
 800768e:	e002      	b.n	8007696 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007690:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007694:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	68db      	ldr	r3, [r3, #12]
 800769a:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800769e:	d007      	beq.n	80076b0 <HAL_SPI_Init+0xa0>
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	68db      	ldr	r3, [r3, #12]
 80076a4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80076a8:	d002      	beq.n	80076b0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	2200      	movs	r2, #0
 80076ae:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	685b      	ldr	r3, [r3, #4]
 80076b4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	689b      	ldr	r3, [r3, #8]
 80076bc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80076c0:	431a      	orrs	r2, r3
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	691b      	ldr	r3, [r3, #16]
 80076c6:	f003 0302 	and.w	r3, r3, #2
 80076ca:	431a      	orrs	r2, r3
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	695b      	ldr	r3, [r3, #20]
 80076d0:	f003 0301 	and.w	r3, r3, #1
 80076d4:	431a      	orrs	r2, r3
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076de:	431a      	orrs	r2, r3
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	69db      	ldr	r3, [r3, #28]
 80076e4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80076e8:	431a      	orrs	r2, r3
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	6a1b      	ldr	r3, [r3, #32]
 80076ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80076f2:	ea42 0103 	orr.w	r1, r2, r3
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076fa:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	430a      	orrs	r2, r1
 8007704:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	699b      	ldr	r3, [r3, #24]
 800770a:	0c1b      	lsrs	r3, r3, #16
 800770c:	f003 0204 	and.w	r2, r3, #4
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007714:	f003 0310 	and.w	r3, r3, #16
 8007718:	431a      	orrs	r2, r3
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800771e:	f003 0308 	and.w	r3, r3, #8
 8007722:	431a      	orrs	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800772c:	ea42 0103 	orr.w	r1, r2, r3
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	430a      	orrs	r2, r1
 800773c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	69da      	ldr	r2, [r3, #28]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800774c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	2200      	movs	r2, #0
 8007752:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2201      	movs	r2, #1
 8007758:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800775c:	2300      	movs	r3, #0
}
 800775e:	4618      	mov	r0, r3
 8007760:	3710      	adds	r7, #16
 8007762:	46bd      	mov	sp, r7
 8007764:	bd80      	pop	{r7, pc}

08007766 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007766:	b580      	push	{r7, lr}
 8007768:	b088      	sub	sp, #32
 800776a:	af02      	add	r7, sp, #8
 800776c:	60f8      	str	r0, [r7, #12]
 800776e:	60b9      	str	r1, [r7, #8]
 8007770:	603b      	str	r3, [r7, #0]
 8007772:	4613      	mov	r3, r2
 8007774:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800777c:	b2db      	uxtb	r3, r3
 800777e:	2b01      	cmp	r3, #1
 8007780:	d001      	beq.n	8007786 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8007782:	2302      	movs	r3, #2
 8007784:	e123      	b.n	80079ce <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	2b00      	cmp	r3, #0
 800778a:	d002      	beq.n	8007792 <HAL_SPI_Receive+0x2c>
 800778c:	88fb      	ldrh	r3, [r7, #6]
 800778e:	2b00      	cmp	r3, #0
 8007790:	d101      	bne.n	8007796 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	e11b      	b.n	80079ce <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	685b      	ldr	r3, [r3, #4]
 800779a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800779e:	d112      	bne.n	80077c6 <HAL_SPI_Receive+0x60>
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	689b      	ldr	r3, [r3, #8]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d10e      	bne.n	80077c6 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	2204      	movs	r2, #4
 80077ac:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80077b0:	88fa      	ldrh	r2, [r7, #6]
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	9300      	str	r3, [sp, #0]
 80077b6:	4613      	mov	r3, r2
 80077b8:	68ba      	ldr	r2, [r7, #8]
 80077ba:	68b9      	ldr	r1, [r7, #8]
 80077bc:	68f8      	ldr	r0, [r7, #12]
 80077be:	f000 f90a 	bl	80079d6 <HAL_SPI_TransmitReceive>
 80077c2:	4603      	mov	r3, r0
 80077c4:	e103      	b.n	80079ce <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80077c6:	f7fc ff71 	bl	80046ac <HAL_GetTick>
 80077ca:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80077d2:	2b01      	cmp	r3, #1
 80077d4:	d101      	bne.n	80077da <HAL_SPI_Receive+0x74>
 80077d6:	2302      	movs	r3, #2
 80077d8:	e0f9      	b.n	80079ce <HAL_SPI_Receive+0x268>
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	2201      	movs	r2, #1
 80077de:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2204      	movs	r2, #4
 80077e6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80077f0:	68fb      	ldr	r3, [r7, #12]
 80077f2:	68ba      	ldr	r2, [r7, #8]
 80077f4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	88fa      	ldrh	r2, [r7, #6]
 80077fa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	88fa      	ldrh	r2, [r7, #6]
 8007802:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	2200      	movs	r2, #0
 8007810:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8007812:	68fb      	ldr	r3, [r7, #12]
 8007814:	2200      	movs	r2, #0
 8007816:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	2200      	movs	r2, #0
 800781c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	68db      	ldr	r3, [r3, #12]
 8007828:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800782c:	d908      	bls.n	8007840 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	685a      	ldr	r2, [r3, #4]
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800783c:	605a      	str	r2, [r3, #4]
 800783e:	e007      	b.n	8007850 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800784e:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007858:	d10f      	bne.n	800787a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	681a      	ldr	r2, [r3, #0]
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007868:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007878:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007884:	2b40      	cmp	r3, #64	@ 0x40
 8007886:	d007      	beq.n	8007898 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	681a      	ldr	r2, [r3, #0]
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007896:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	68db      	ldr	r3, [r3, #12]
 800789c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80078a0:	d875      	bhi.n	800798e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80078a2:	e037      	b.n	8007914 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	689b      	ldr	r3, [r3, #8]
 80078aa:	f003 0301 	and.w	r3, r3, #1
 80078ae:	2b01      	cmp	r3, #1
 80078b0:	d117      	bne.n	80078e2 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f103 020c 	add.w	r2, r3, #12
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078be:	7812      	ldrb	r2, [r2, #0]
 80078c0:	b2d2      	uxtb	r2, r2
 80078c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078c8:	1c5a      	adds	r2, r3, #1
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80078d4:	b29b      	uxth	r3, r3
 80078d6:	3b01      	subs	r3, #1
 80078d8:	b29a      	uxth	r2, r3
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80078e0:	e018      	b.n	8007914 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80078e2:	f7fc fee3 	bl	80046ac <HAL_GetTick>
 80078e6:	4602      	mov	r2, r0
 80078e8:	697b      	ldr	r3, [r7, #20]
 80078ea:	1ad3      	subs	r3, r2, r3
 80078ec:	683a      	ldr	r2, [r7, #0]
 80078ee:	429a      	cmp	r2, r3
 80078f0:	d803      	bhi.n	80078fa <HAL_SPI_Receive+0x194>
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078f8:	d102      	bne.n	8007900 <HAL_SPI_Receive+0x19a>
 80078fa:	683b      	ldr	r3, [r7, #0]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d109      	bne.n	8007914 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2201      	movs	r2, #1
 8007904:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2200      	movs	r2, #0
 800790c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007910:	2303      	movs	r3, #3
 8007912:	e05c      	b.n	80079ce <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800791a:	b29b      	uxth	r3, r3
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1c1      	bne.n	80078a4 <HAL_SPI_Receive+0x13e>
 8007920:	e03b      	b.n	800799a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	689b      	ldr	r3, [r3, #8]
 8007928:	f003 0301 	and.w	r3, r3, #1
 800792c:	2b01      	cmp	r3, #1
 800792e:	d115      	bne.n	800795c <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	68da      	ldr	r2, [r3, #12]
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800793a:	b292      	uxth	r2, r2
 800793c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007942:	1c9a      	adds	r2, r3, #2
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800794e:	b29b      	uxth	r3, r3
 8007950:	3b01      	subs	r3, #1
 8007952:	b29a      	uxth	r2, r3
 8007954:	68fb      	ldr	r3, [r7, #12]
 8007956:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800795a:	e018      	b.n	800798e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800795c:	f7fc fea6 	bl	80046ac <HAL_GetTick>
 8007960:	4602      	mov	r2, r0
 8007962:	697b      	ldr	r3, [r7, #20]
 8007964:	1ad3      	subs	r3, r2, r3
 8007966:	683a      	ldr	r2, [r7, #0]
 8007968:	429a      	cmp	r2, r3
 800796a:	d803      	bhi.n	8007974 <HAL_SPI_Receive+0x20e>
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007972:	d102      	bne.n	800797a <HAL_SPI_Receive+0x214>
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	2b00      	cmp	r3, #0
 8007978:	d109      	bne.n	800798e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2201      	movs	r2, #1
 800797e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	2200      	movs	r2, #0
 8007986:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800798a:	2303      	movs	r3, #3
 800798c:	e01f      	b.n	80079ce <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007994:	b29b      	uxth	r3, r3
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1c3      	bne.n	8007922 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800799a:	697a      	ldr	r2, [r7, #20]
 800799c:	6839      	ldr	r1, [r7, #0]
 800799e:	68f8      	ldr	r0, [r7, #12]
 80079a0:	f000 fb56 	bl	8008050 <SPI_EndRxTransaction>
 80079a4:	4603      	mov	r3, r0
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d002      	beq.n	80079b0 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2220      	movs	r2, #32
 80079ae:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80079b0:	68fb      	ldr	r3, [r7, #12]
 80079b2:	2201      	movs	r2, #1
 80079b4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	2200      	movs	r2, #0
 80079bc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d001      	beq.n	80079cc <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 80079c8:	2301      	movs	r3, #1
 80079ca:	e000      	b.n	80079ce <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 80079cc:	2300      	movs	r3, #0
  }
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3718      	adds	r7, #24
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}

080079d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80079d6:	b580      	push	{r7, lr}
 80079d8:	b08a      	sub	sp, #40	@ 0x28
 80079da:	af00      	add	r7, sp, #0
 80079dc:	60f8      	str	r0, [r7, #12]
 80079de:	60b9      	str	r1, [r7, #8]
 80079e0:	607a      	str	r2, [r7, #4]
 80079e2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80079e4:	2301      	movs	r3, #1
 80079e6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80079e8:	f7fc fe60 	bl	80046ac <HAL_GetTick>
 80079ec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80079f4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80079fc:	887b      	ldrh	r3, [r7, #2]
 80079fe:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007a00:	887b      	ldrh	r3, [r7, #2]
 8007a02:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007a04:	7ffb      	ldrb	r3, [r7, #31]
 8007a06:	2b01      	cmp	r3, #1
 8007a08:	d00c      	beq.n	8007a24 <HAL_SPI_TransmitReceive+0x4e>
 8007a0a:	69bb      	ldr	r3, [r7, #24]
 8007a0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007a10:	d106      	bne.n	8007a20 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	689b      	ldr	r3, [r3, #8]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d102      	bne.n	8007a20 <HAL_SPI_TransmitReceive+0x4a>
 8007a1a:	7ffb      	ldrb	r3, [r7, #31]
 8007a1c:	2b04      	cmp	r3, #4
 8007a1e:	d001      	beq.n	8007a24 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007a20:	2302      	movs	r3, #2
 8007a22:	e1f3      	b.n	8007e0c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d005      	beq.n	8007a36 <HAL_SPI_TransmitReceive+0x60>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2b00      	cmp	r3, #0
 8007a2e:	d002      	beq.n	8007a36 <HAL_SPI_TransmitReceive+0x60>
 8007a30:	887b      	ldrh	r3, [r7, #2]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d101      	bne.n	8007a3a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007a36:	2301      	movs	r3, #1
 8007a38:	e1e8      	b.n	8007e0c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a40:	2b01      	cmp	r3, #1
 8007a42:	d101      	bne.n	8007a48 <HAL_SPI_TransmitReceive+0x72>
 8007a44:	2302      	movs	r3, #2
 8007a46:	e1e1      	b.n	8007e0c <HAL_SPI_TransmitReceive+0x436>
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	2b04      	cmp	r3, #4
 8007a5a:	d003      	beq.n	8007a64 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2205      	movs	r2, #5
 8007a60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	2200      	movs	r2, #0
 8007a68:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	687a      	ldr	r2, [r7, #4]
 8007a6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	887a      	ldrh	r2, [r7, #2]
 8007a74:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	887a      	ldrh	r2, [r7, #2]
 8007a7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	887a      	ldrh	r2, [r7, #2]
 8007a8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	887a      	ldrh	r2, [r7, #2]
 8007a90:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	2200      	movs	r2, #0
 8007a96:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	68db      	ldr	r3, [r3, #12]
 8007aa2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007aa6:	d802      	bhi.n	8007aae <HAL_SPI_TransmitReceive+0xd8>
 8007aa8:	8abb      	ldrh	r3, [r7, #20]
 8007aaa:	2b01      	cmp	r3, #1
 8007aac:	d908      	bls.n	8007ac0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	685a      	ldr	r2, [r3, #4]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007abc:	605a      	str	r2, [r3, #4]
 8007abe:	e007      	b.n	8007ad0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	685a      	ldr	r2, [r3, #4]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007ace:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ad0:	68fb      	ldr	r3, [r7, #12]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007ada:	2b40      	cmp	r3, #64	@ 0x40
 8007adc:	d007      	beq.n	8007aee <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681a      	ldr	r2, [r3, #0]
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007aec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007af6:	f240 8083 	bls.w	8007c00 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d002      	beq.n	8007b08 <HAL_SPI_TransmitReceive+0x132>
 8007b02:	8afb      	ldrh	r3, [r7, #22]
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d16f      	bne.n	8007be8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b0c:	881a      	ldrh	r2, [r3, #0]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b18:	1c9a      	adds	r2, r3, #2
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b22:	b29b      	uxth	r3, r3
 8007b24:	3b01      	subs	r3, #1
 8007b26:	b29a      	uxth	r2, r3
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007b2c:	e05c      	b.n	8007be8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	689b      	ldr	r3, [r3, #8]
 8007b34:	f003 0302 	and.w	r3, r3, #2
 8007b38:	2b02      	cmp	r3, #2
 8007b3a:	d11b      	bne.n	8007b74 <HAL_SPI_TransmitReceive+0x19e>
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d016      	beq.n	8007b74 <HAL_SPI_TransmitReceive+0x19e>
 8007b46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b48:	2b01      	cmp	r3, #1
 8007b4a:	d113      	bne.n	8007b74 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b50:	881a      	ldrh	r2, [r3, #0]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b5c:	1c9a      	adds	r2, r3, #2
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	3b01      	subs	r3, #1
 8007b6a:	b29a      	uxth	r2, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007b70:	2300      	movs	r3, #0
 8007b72:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	689b      	ldr	r3, [r3, #8]
 8007b7a:	f003 0301 	and.w	r3, r3, #1
 8007b7e:	2b01      	cmp	r3, #1
 8007b80:	d11c      	bne.n	8007bbc <HAL_SPI_TransmitReceive+0x1e6>
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d016      	beq.n	8007bbc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68da      	ldr	r2, [r3, #12]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b98:	b292      	uxth	r2, r2
 8007b9a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ba0:	1c9a      	adds	r2, r3, #2
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	3b01      	subs	r3, #1
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007bb8:	2301      	movs	r3, #1
 8007bba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007bbc:	f7fc fd76 	bl	80046ac <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007bc8:	429a      	cmp	r2, r3
 8007bca:	d80d      	bhi.n	8007be8 <HAL_SPI_TransmitReceive+0x212>
 8007bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007bce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007bd2:	d009      	beq.n	8007be8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	2200      	movs	r2, #0
 8007be0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007be4:	2303      	movs	r3, #3
 8007be6:	e111      	b.n	8007e0c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d19d      	bne.n	8007b2e <HAL_SPI_TransmitReceive+0x158>
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007bf8:	b29b      	uxth	r3, r3
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d197      	bne.n	8007b2e <HAL_SPI_TransmitReceive+0x158>
 8007bfe:	e0e5      	b.n	8007dcc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	685b      	ldr	r3, [r3, #4]
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d003      	beq.n	8007c10 <HAL_SPI_TransmitReceive+0x23a>
 8007c08:	8afb      	ldrh	r3, [r7, #22]
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	f040 80d1 	bne.w	8007db2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c14:	b29b      	uxth	r3, r3
 8007c16:	2b01      	cmp	r3, #1
 8007c18:	d912      	bls.n	8007c40 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c1e:	881a      	ldrh	r2, [r3, #0]
 8007c20:	68fb      	ldr	r3, [r7, #12]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c2a:	1c9a      	adds	r2, r3, #2
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	3b02      	subs	r3, #2
 8007c38:	b29a      	uxth	r2, r3
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c3e:	e0b8      	b.n	8007db2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	330c      	adds	r3, #12
 8007c4a:	7812      	ldrb	r2, [r2, #0]
 8007c4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c52:	1c5a      	adds	r2, r3, #1
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c5c:	b29b      	uxth	r3, r3
 8007c5e:	3b01      	subs	r3, #1
 8007c60:	b29a      	uxth	r2, r3
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c66:	e0a4      	b.n	8007db2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	f003 0302 	and.w	r3, r3, #2
 8007c72:	2b02      	cmp	r3, #2
 8007c74:	d134      	bne.n	8007ce0 <HAL_SPI_TransmitReceive+0x30a>
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c7a:	b29b      	uxth	r3, r3
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d02f      	beq.n	8007ce0 <HAL_SPI_TransmitReceive+0x30a>
 8007c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c82:	2b01      	cmp	r3, #1
 8007c84:	d12c      	bne.n	8007ce0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c8a:	b29b      	uxth	r3, r3
 8007c8c:	2b01      	cmp	r3, #1
 8007c8e:	d912      	bls.n	8007cb6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c94:	881a      	ldrh	r2, [r3, #0]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	681b      	ldr	r3, [r3, #0]
 8007c9a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ca0:	1c9a      	adds	r2, r3, #2
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	3b02      	subs	r3, #2
 8007cae:	b29a      	uxth	r2, r3
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007cb4:	e012      	b.n	8007cdc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	330c      	adds	r3, #12
 8007cc0:	7812      	ldrb	r2, [r2, #0]
 8007cc2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007cc8:	1c5a      	adds	r2, r3, #1
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	3b01      	subs	r3, #1
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007cdc:	2300      	movs	r3, #0
 8007cde:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	681b      	ldr	r3, [r3, #0]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f003 0301 	and.w	r3, r3, #1
 8007cea:	2b01      	cmp	r3, #1
 8007cec:	d148      	bne.n	8007d80 <HAL_SPI_TransmitReceive+0x3aa>
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007cf4:	b29b      	uxth	r3, r3
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d042      	beq.n	8007d80 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d00:	b29b      	uxth	r3, r3
 8007d02:	2b01      	cmp	r3, #1
 8007d04:	d923      	bls.n	8007d4e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	68da      	ldr	r2, [r3, #12]
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d10:	b292      	uxth	r2, r2
 8007d12:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d18:	1c9a      	adds	r2, r3, #2
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d24:	b29b      	uxth	r3, r3
 8007d26:	3b02      	subs	r3, #2
 8007d28:	b29a      	uxth	r2, r3
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d36:	b29b      	uxth	r3, r3
 8007d38:	2b01      	cmp	r3, #1
 8007d3a:	d81f      	bhi.n	8007d7c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	685a      	ldr	r2, [r3, #4]
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007d4a:	605a      	str	r2, [r3, #4]
 8007d4c:	e016      	b.n	8007d7c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f103 020c 	add.w	r2, r3, #12
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d5a:	7812      	ldrb	r2, [r2, #0]
 8007d5c:	b2d2      	uxtb	r2, r2
 8007d5e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d64:	1c5a      	adds	r2, r3, #1
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007d70:	b29b      	uxth	r3, r3
 8007d72:	3b01      	subs	r3, #1
 8007d74:	b29a      	uxth	r2, r3
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007d80:	f7fc fc94 	bl	80046ac <HAL_GetTick>
 8007d84:	4602      	mov	r2, r0
 8007d86:	6a3b      	ldr	r3, [r7, #32]
 8007d88:	1ad3      	subs	r3, r2, r3
 8007d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d803      	bhi.n	8007d98 <HAL_SPI_TransmitReceive+0x3c2>
 8007d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007d96:	d102      	bne.n	8007d9e <HAL_SPI_TransmitReceive+0x3c8>
 8007d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d109      	bne.n	8007db2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	2201      	movs	r2, #1
 8007da2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	2200      	movs	r2, #0
 8007daa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007dae:	2303      	movs	r3, #3
 8007db0:	e02c      	b.n	8007e0c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007db6:	b29b      	uxth	r3, r3
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f47f af55 	bne.w	8007c68 <HAL_SPI_TransmitReceive+0x292>
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007dc4:	b29b      	uxth	r3, r3
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	f47f af4e 	bne.w	8007c68 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007dcc:	6a3a      	ldr	r2, [r7, #32]
 8007dce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007dd0:	68f8      	ldr	r0, [r7, #12]
 8007dd2:	f000 f9b9 	bl	8008148 <SPI_EndRxTxTransaction>
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d008      	beq.n	8007dee <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	2220      	movs	r2, #32
 8007de0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	2200      	movs	r2, #0
 8007de6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8007dea:	2301      	movs	r3, #1
 8007dec:	e00e      	b.n	8007e0c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	2200      	movs	r2, #0
 8007dfa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d001      	beq.n	8007e0a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e000      	b.n	8007e0c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8007e0a:	2300      	movs	r3, #0
  }
}
 8007e0c:	4618      	mov	r0, r3
 8007e0e:	3728      	adds	r7, #40	@ 0x28
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bd80      	pop	{r7, pc}

08007e14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e14:	b580      	push	{r7, lr}
 8007e16:	b088      	sub	sp, #32
 8007e18:	af00      	add	r7, sp, #0
 8007e1a:	60f8      	str	r0, [r7, #12]
 8007e1c:	60b9      	str	r1, [r7, #8]
 8007e1e:	603b      	str	r3, [r7, #0]
 8007e20:	4613      	mov	r3, r2
 8007e22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007e24:	f7fc fc42 	bl	80046ac <HAL_GetTick>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007e2c:	1a9b      	subs	r3, r3, r2
 8007e2e:	683a      	ldr	r2, [r7, #0]
 8007e30:	4413      	add	r3, r2
 8007e32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007e34:	f7fc fc3a 	bl	80046ac <HAL_GetTick>
 8007e38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007e3a:	4b39      	ldr	r3, [pc, #228]	@ (8007f20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	015b      	lsls	r3, r3, #5
 8007e40:	0d1b      	lsrs	r3, r3, #20
 8007e42:	69fa      	ldr	r2, [r7, #28]
 8007e44:	fb02 f303 	mul.w	r3, r2, r3
 8007e48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e4a:	e055      	b.n	8007ef8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e4c:	683b      	ldr	r3, [r7, #0]
 8007e4e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e52:	d051      	beq.n	8007ef8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007e54:	f7fc fc2a 	bl	80046ac <HAL_GetTick>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	69bb      	ldr	r3, [r7, #24]
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	69fa      	ldr	r2, [r7, #28]
 8007e60:	429a      	cmp	r2, r3
 8007e62:	d902      	bls.n	8007e6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d13d      	bne.n	8007ee6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	685a      	ldr	r2, [r3, #4]
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007e78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	685b      	ldr	r3, [r3, #4]
 8007e7e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007e82:	d111      	bne.n	8007ea8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	689b      	ldr	r3, [r3, #8]
 8007e88:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e8c:	d004      	beq.n	8007e98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	689b      	ldr	r3, [r3, #8]
 8007e92:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007e96:	d107      	bne.n	8007ea8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ea6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007eb0:	d10f      	bne.n	8007ed2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	681b      	ldr	r3, [r3, #0]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ec0:	601a      	str	r2, [r3, #0]
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	681a      	ldr	r2, [r3, #0]
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ed0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	2201      	movs	r2, #1
 8007ed6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	2200      	movs	r2, #0
 8007ede:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007ee2:	2303      	movs	r3, #3
 8007ee4:	e018      	b.n	8007f18 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	2b00      	cmp	r3, #0
 8007eea:	d102      	bne.n	8007ef2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007eec:	2300      	movs	r3, #0
 8007eee:	61fb      	str	r3, [r7, #28]
 8007ef0:	e002      	b.n	8007ef8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007ef2:	697b      	ldr	r3, [r7, #20]
 8007ef4:	3b01      	subs	r3, #1
 8007ef6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	689a      	ldr	r2, [r3, #8]
 8007efe:	68bb      	ldr	r3, [r7, #8]
 8007f00:	4013      	ands	r3, r2
 8007f02:	68ba      	ldr	r2, [r7, #8]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	bf0c      	ite	eq
 8007f08:	2301      	moveq	r3, #1
 8007f0a:	2300      	movne	r3, #0
 8007f0c:	b2db      	uxtb	r3, r3
 8007f0e:	461a      	mov	r2, r3
 8007f10:	79fb      	ldrb	r3, [r7, #7]
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d19a      	bne.n	8007e4c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007f16:	2300      	movs	r3, #0
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3720      	adds	r7, #32
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	bd80      	pop	{r7, pc}
 8007f20:	200002ec 	.word	0x200002ec

08007f24 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	b08a      	sub	sp, #40	@ 0x28
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	60f8      	str	r0, [r7, #12]
 8007f2c:	60b9      	str	r1, [r7, #8]
 8007f2e:	607a      	str	r2, [r7, #4]
 8007f30:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8007f32:	2300      	movs	r3, #0
 8007f34:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007f36:	f7fc fbb9 	bl	80046ac <HAL_GetTick>
 8007f3a:	4602      	mov	r2, r0
 8007f3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f3e:	1a9b      	subs	r3, r3, r2
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	4413      	add	r3, r2
 8007f44:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8007f46:	f7fc fbb1 	bl	80046ac <HAL_GetTick>
 8007f4a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	330c      	adds	r3, #12
 8007f52:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007f54:	4b3d      	ldr	r3, [pc, #244]	@ (800804c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8007f56:	681a      	ldr	r2, [r3, #0]
 8007f58:	4613      	mov	r3, r2
 8007f5a:	009b      	lsls	r3, r3, #2
 8007f5c:	4413      	add	r3, r2
 8007f5e:	00da      	lsls	r2, r3, #3
 8007f60:	1ad3      	subs	r3, r2, r3
 8007f62:	0d1b      	lsrs	r3, r3, #20
 8007f64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f66:	fb02 f303 	mul.w	r3, r2, r3
 8007f6a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8007f6c:	e061      	b.n	8008032 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8007f74:	d107      	bne.n	8007f86 <SPI_WaitFifoStateUntilTimeout+0x62>
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d104      	bne.n	8007f86 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	b2db      	uxtb	r3, r3
 8007f82:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007f84:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007f86:	683b      	ldr	r3, [r7, #0]
 8007f88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f8c:	d051      	beq.n	8008032 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007f8e:	f7fc fb8d 	bl	80046ac <HAL_GetTick>
 8007f92:	4602      	mov	r2, r0
 8007f94:	6a3b      	ldr	r3, [r7, #32]
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f9a:	429a      	cmp	r2, r3
 8007f9c:	d902      	bls.n	8007fa4 <SPI_WaitFifoStateUntilTimeout+0x80>
 8007f9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d13d      	bne.n	8008020 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	685a      	ldr	r2, [r3, #4]
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007fb2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007fbc:	d111      	bne.n	8007fe2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	689b      	ldr	r3, [r3, #8]
 8007fc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fc6:	d004      	beq.n	8007fd2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	689b      	ldr	r3, [r3, #8]
 8007fcc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fd0:	d107      	bne.n	8007fe2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	681a      	ldr	r2, [r3, #0]
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007fe0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007fea:	d10f      	bne.n	800800c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ffa:	601a      	str	r2, [r3, #0]
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	681a      	ldr	r2, [r3, #0]
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800800a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	2201      	movs	r2, #1
 8008010:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	2200      	movs	r2, #0
 8008018:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800801c:	2303      	movs	r3, #3
 800801e:	e011      	b.n	8008044 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008020:	69bb      	ldr	r3, [r7, #24]
 8008022:	2b00      	cmp	r3, #0
 8008024:	d102      	bne.n	800802c <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8008026:	2300      	movs	r3, #0
 8008028:	627b      	str	r3, [r7, #36]	@ 0x24
 800802a:	e002      	b.n	8008032 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	3b01      	subs	r3, #1
 8008030:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	689a      	ldr	r2, [r3, #8]
 8008038:	68bb      	ldr	r3, [r7, #8]
 800803a:	4013      	ands	r3, r2
 800803c:	687a      	ldr	r2, [r7, #4]
 800803e:	429a      	cmp	r2, r3
 8008040:	d195      	bne.n	8007f6e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8008042:	2300      	movs	r3, #0
}
 8008044:	4618      	mov	r0, r3
 8008046:	3728      	adds	r7, #40	@ 0x28
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}
 800804c:	200002ec 	.word	0x200002ec

08008050 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008050:	b580      	push	{r7, lr}
 8008052:	b088      	sub	sp, #32
 8008054:	af02      	add	r7, sp, #8
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	60b9      	str	r1, [r7, #8]
 800805a:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	685b      	ldr	r3, [r3, #4]
 8008060:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008064:	d111      	bne.n	800808a <SPI_EndRxTransaction+0x3a>
 8008066:	68fb      	ldr	r3, [r7, #12]
 8008068:	689b      	ldr	r3, [r3, #8]
 800806a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800806e:	d004      	beq.n	800807a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008078:	d107      	bne.n	800808a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	681a      	ldr	r2, [r3, #0]
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008088:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008092:	d112      	bne.n	80080ba <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	9300      	str	r3, [sp, #0]
 8008098:	68bb      	ldr	r3, [r7, #8]
 800809a:	2200      	movs	r2, #0
 800809c:	2180      	movs	r1, #128	@ 0x80
 800809e:	68f8      	ldr	r0, [r7, #12]
 80080a0:	f7ff feb8 	bl	8007e14 <SPI_WaitFlagStateUntilTimeout>
 80080a4:	4603      	mov	r3, r0
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d021      	beq.n	80080ee <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80080ae:	f043 0220 	orr.w	r2, r3, #32
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80080b6:	2303      	movs	r3, #3
 80080b8:	e03d      	b.n	8008136 <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80080ba:	4b21      	ldr	r3, [pc, #132]	@ (8008140 <SPI_EndRxTransaction+0xf0>)
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a21      	ldr	r2, [pc, #132]	@ (8008144 <SPI_EndRxTransaction+0xf4>)
 80080c0:	fba2 2303 	umull	r2, r3, r2, r3
 80080c4:	0d5b      	lsrs	r3, r3, #21
 80080c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80080ca:	fb02 f303 	mul.w	r3, r2, r3
 80080ce:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	3b01      	subs	r3, #1
 80080da:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	689b      	ldr	r3, [r3, #8]
 80080e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080e6:	2b80      	cmp	r3, #128	@ 0x80
 80080e8:	d0f2      	beq.n	80080d0 <SPI_EndRxTransaction+0x80>
 80080ea:	e000      	b.n	80080ee <SPI_EndRxTransaction+0x9e>
        break;
 80080ec:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80080f6:	d11d      	bne.n	8008134 <SPI_EndRxTransaction+0xe4>
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	689b      	ldr	r3, [r3, #8]
 80080fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008100:	d004      	beq.n	800810c <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	689b      	ldr	r3, [r3, #8]
 8008106:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800810a:	d113      	bne.n	8008134 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	9300      	str	r3, [sp, #0]
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	2200      	movs	r2, #0
 8008114:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8008118:	68f8      	ldr	r0, [r7, #12]
 800811a:	f7ff ff03 	bl	8007f24 <SPI_WaitFifoStateUntilTimeout>
 800811e:	4603      	mov	r3, r0
 8008120:	2b00      	cmp	r3, #0
 8008122:	d007      	beq.n	8008134 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008128:	f043 0220 	orr.w	r2, r3, #32
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8008130:	2303      	movs	r3, #3
 8008132:	e000      	b.n	8008136 <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8008134:	2300      	movs	r3, #0
}
 8008136:	4618      	mov	r0, r3
 8008138:	3718      	adds	r7, #24
 800813a:	46bd      	mov	sp, r7
 800813c:	bd80      	pop	{r7, pc}
 800813e:	bf00      	nop
 8008140:	200002ec 	.word	0x200002ec
 8008144:	165e9f81 	.word	0x165e9f81

08008148 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b088      	sub	sp, #32
 800814c:	af02      	add	r7, sp, #8
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	68bb      	ldr	r3, [r7, #8]
 800815a:	2200      	movs	r2, #0
 800815c:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8008160:	68f8      	ldr	r0, [r7, #12]
 8008162:	f7ff fedf 	bl	8007f24 <SPI_WaitFifoStateUntilTimeout>
 8008166:	4603      	mov	r3, r0
 8008168:	2b00      	cmp	r3, #0
 800816a:	d007      	beq.n	800817c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008170:	f043 0220 	orr.w	r2, r3, #32
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008178:	2303      	movs	r3, #3
 800817a:	e046      	b.n	800820a <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800817c:	4b25      	ldr	r3, [pc, #148]	@ (8008214 <SPI_EndRxTxTransaction+0xcc>)
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	4a25      	ldr	r2, [pc, #148]	@ (8008218 <SPI_EndRxTxTransaction+0xd0>)
 8008182:	fba2 2303 	umull	r2, r3, r2, r3
 8008186:	0d5b      	lsrs	r3, r3, #21
 8008188:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800818c:	fb02 f303 	mul.w	r3, r2, r3
 8008190:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	685b      	ldr	r3, [r3, #4]
 8008196:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800819a:	d112      	bne.n	80081c2 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	9300      	str	r3, [sp, #0]
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	2200      	movs	r2, #0
 80081a4:	2180      	movs	r1, #128	@ 0x80
 80081a6:	68f8      	ldr	r0, [r7, #12]
 80081a8:	f7ff fe34 	bl	8007e14 <SPI_WaitFlagStateUntilTimeout>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d016      	beq.n	80081e0 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081b6:	f043 0220 	orr.w	r2, r3, #32
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80081be:	2303      	movs	r3, #3
 80081c0:	e023      	b.n	800820a <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80081c2:	697b      	ldr	r3, [r7, #20]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d00a      	beq.n	80081de <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	3b01      	subs	r3, #1
 80081cc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	689b      	ldr	r3, [r3, #8]
 80081d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081d8:	2b80      	cmp	r3, #128	@ 0x80
 80081da:	d0f2      	beq.n	80081c2 <SPI_EndRxTxTransaction+0x7a>
 80081dc:	e000      	b.n	80081e0 <SPI_EndRxTxTransaction+0x98>
        break;
 80081de:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	9300      	str	r3, [sp, #0]
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	2200      	movs	r2, #0
 80081e8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80081ec:	68f8      	ldr	r0, [r7, #12]
 80081ee:	f7ff fe99 	bl	8007f24 <SPI_WaitFifoStateUntilTimeout>
 80081f2:	4603      	mov	r3, r0
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d007      	beq.n	8008208 <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80081fc:	f043 0220 	orr.w	r2, r3, #32
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8008204:	2303      	movs	r3, #3
 8008206:	e000      	b.n	800820a <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8008208:	2300      	movs	r3, #0
}
 800820a:	4618      	mov	r0, r3
 800820c:	3718      	adds	r7, #24
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	200002ec 	.word	0x200002ec
 8008218:	165e9f81 	.word	0x165e9f81

0800821c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b082      	sub	sp, #8
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d101      	bne.n	800822e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	e049      	b.n	80082c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008234:	b2db      	uxtb	r3, r3
 8008236:	2b00      	cmp	r3, #0
 8008238:	d106      	bne.n	8008248 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2200      	movs	r2, #0
 800823e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008242:	6878      	ldr	r0, [r7, #4]
 8008244:	f7fb fd7c 	bl	8003d40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	2202      	movs	r2, #2
 800824c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681a      	ldr	r2, [r3, #0]
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	3304      	adds	r3, #4
 8008258:	4619      	mov	r1, r3
 800825a:	4610      	mov	r0, r2
 800825c:	f000 fe4e 	bl	8008efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2201      	movs	r2, #1
 8008264:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2201      	movs	r2, #1
 800826c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2201      	movs	r2, #1
 800827c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	2201      	movs	r2, #1
 8008284:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2201      	movs	r2, #1
 800828c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2201      	movs	r2, #1
 8008294:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	2201      	movs	r2, #1
 800829c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	2201      	movs	r2, #1
 80082a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2201      	movs	r2, #1
 80082ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	2201      	movs	r2, #1
 80082b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	2201      	movs	r2, #1
 80082bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80082c0:	2300      	movs	r3, #0
}
 80082c2:	4618      	mov	r0, r3
 80082c4:	3708      	adds	r7, #8
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bd80      	pop	{r7, pc}
	...

080082cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b085      	sub	sp, #20
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	2b01      	cmp	r3, #1
 80082de:	d001      	beq.n	80082e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80082e0:	2301      	movs	r3, #1
 80082e2:	e04c      	b.n	800837e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2202      	movs	r2, #2
 80082e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	4a26      	ldr	r2, [pc, #152]	@ (800838c <HAL_TIM_Base_Start+0xc0>)
 80082f2:	4293      	cmp	r3, r2
 80082f4:	d022      	beq.n	800833c <HAL_TIM_Base_Start+0x70>
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80082fe:	d01d      	beq.n	800833c <HAL_TIM_Base_Start+0x70>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a22      	ldr	r2, [pc, #136]	@ (8008390 <HAL_TIM_Base_Start+0xc4>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d018      	beq.n	800833c <HAL_TIM_Base_Start+0x70>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	4a21      	ldr	r2, [pc, #132]	@ (8008394 <HAL_TIM_Base_Start+0xc8>)
 8008310:	4293      	cmp	r3, r2
 8008312:	d013      	beq.n	800833c <HAL_TIM_Base_Start+0x70>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a1f      	ldr	r2, [pc, #124]	@ (8008398 <HAL_TIM_Base_Start+0xcc>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d00e      	beq.n	800833c <HAL_TIM_Base_Start+0x70>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a1e      	ldr	r2, [pc, #120]	@ (800839c <HAL_TIM_Base_Start+0xd0>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d009      	beq.n	800833c <HAL_TIM_Base_Start+0x70>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a1c      	ldr	r2, [pc, #112]	@ (80083a0 <HAL_TIM_Base_Start+0xd4>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d004      	beq.n	800833c <HAL_TIM_Base_Start+0x70>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a1b      	ldr	r2, [pc, #108]	@ (80083a4 <HAL_TIM_Base_Start+0xd8>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d115      	bne.n	8008368 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	689a      	ldr	r2, [r3, #8]
 8008342:	4b19      	ldr	r3, [pc, #100]	@ (80083a8 <HAL_TIM_Base_Start+0xdc>)
 8008344:	4013      	ands	r3, r2
 8008346:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2b06      	cmp	r3, #6
 800834c:	d015      	beq.n	800837a <HAL_TIM_Base_Start+0xae>
 800834e:	68fb      	ldr	r3, [r7, #12]
 8008350:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008354:	d011      	beq.n	800837a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	681a      	ldr	r2, [r3, #0]
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f042 0201 	orr.w	r2, r2, #1
 8008364:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008366:	e008      	b.n	800837a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	681a      	ldr	r2, [r3, #0]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f042 0201 	orr.w	r2, r2, #1
 8008376:	601a      	str	r2, [r3, #0]
 8008378:	e000      	b.n	800837c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800837a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3714      	adds	r7, #20
 8008382:	46bd      	mov	sp, r7
 8008384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008388:	4770      	bx	lr
 800838a:	bf00      	nop
 800838c:	40010000 	.word	0x40010000
 8008390:	40000400 	.word	0x40000400
 8008394:	40000800 	.word	0x40000800
 8008398:	40000c00 	.word	0x40000c00
 800839c:	40010400 	.word	0x40010400
 80083a0:	40014000 	.word	0x40014000
 80083a4:	40001800 	.word	0x40001800
 80083a8:	00010007 	.word	0x00010007

080083ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b082      	sub	sp, #8
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d101      	bne.n	80083be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80083ba:	2301      	movs	r3, #1
 80083bc:	e049      	b.n	8008452 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80083c4:	b2db      	uxtb	r3, r3
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d106      	bne.n	80083d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	2200      	movs	r2, #0
 80083ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80083d2:	6878      	ldr	r0, [r7, #4]
 80083d4:	f000 f841 	bl	800845a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	2202      	movs	r2, #2
 80083dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	3304      	adds	r3, #4
 80083e8:	4619      	mov	r1, r3
 80083ea:	4610      	mov	r0, r2
 80083ec:	f000 fd86 	bl	8008efc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2201      	movs	r2, #1
 80083f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2201      	movs	r2, #1
 80083fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2201      	movs	r2, #1
 8008404:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	2201      	movs	r2, #1
 800840c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2201      	movs	r2, #1
 8008414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	2201      	movs	r2, #1
 800841c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	2201      	movs	r2, #1
 8008424:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2201      	movs	r2, #1
 800842c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	2201      	movs	r2, #1
 8008434:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	2201      	movs	r2, #1
 800843c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	2201      	movs	r2, #1
 8008444:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2201      	movs	r2, #1
 800844c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008450:	2300      	movs	r3, #0
}
 8008452:	4618      	mov	r0, r3
 8008454:	3708      	adds	r7, #8
 8008456:	46bd      	mov	sp, r7
 8008458:	bd80      	pop	{r7, pc}

0800845a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800845a:	b480      	push	{r7}
 800845c:	b083      	sub	sp, #12
 800845e:	af00      	add	r7, sp, #0
 8008460:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8008462:	bf00      	nop
 8008464:	370c      	adds	r7, #12
 8008466:	46bd      	mov	sp, r7
 8008468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846c:	4770      	bx	lr
	...

08008470 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008470:	b580      	push	{r7, lr}
 8008472:	b084      	sub	sp, #16
 8008474:	af00      	add	r7, sp, #0
 8008476:	6078      	str	r0, [r7, #4]
 8008478:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800847a:	683b      	ldr	r3, [r7, #0]
 800847c:	2b00      	cmp	r3, #0
 800847e:	d109      	bne.n	8008494 <HAL_TIM_PWM_Start+0x24>
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8008486:	b2db      	uxtb	r3, r3
 8008488:	2b01      	cmp	r3, #1
 800848a:	bf14      	ite	ne
 800848c:	2301      	movne	r3, #1
 800848e:	2300      	moveq	r3, #0
 8008490:	b2db      	uxtb	r3, r3
 8008492:	e03c      	b.n	800850e <HAL_TIM_PWM_Start+0x9e>
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	2b04      	cmp	r3, #4
 8008498:	d109      	bne.n	80084ae <HAL_TIM_PWM_Start+0x3e>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80084a0:	b2db      	uxtb	r3, r3
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	bf14      	ite	ne
 80084a6:	2301      	movne	r3, #1
 80084a8:	2300      	moveq	r3, #0
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	e02f      	b.n	800850e <HAL_TIM_PWM_Start+0x9e>
 80084ae:	683b      	ldr	r3, [r7, #0]
 80084b0:	2b08      	cmp	r3, #8
 80084b2:	d109      	bne.n	80084c8 <HAL_TIM_PWM_Start+0x58>
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80084ba:	b2db      	uxtb	r3, r3
 80084bc:	2b01      	cmp	r3, #1
 80084be:	bf14      	ite	ne
 80084c0:	2301      	movne	r3, #1
 80084c2:	2300      	moveq	r3, #0
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	e022      	b.n	800850e <HAL_TIM_PWM_Start+0x9e>
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	2b0c      	cmp	r3, #12
 80084cc:	d109      	bne.n	80084e2 <HAL_TIM_PWM_Start+0x72>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80084d4:	b2db      	uxtb	r3, r3
 80084d6:	2b01      	cmp	r3, #1
 80084d8:	bf14      	ite	ne
 80084da:	2301      	movne	r3, #1
 80084dc:	2300      	moveq	r3, #0
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	e015      	b.n	800850e <HAL_TIM_PWM_Start+0x9e>
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	2b10      	cmp	r3, #16
 80084e6:	d109      	bne.n	80084fc <HAL_TIM_PWM_Start+0x8c>
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80084ee:	b2db      	uxtb	r3, r3
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	bf14      	ite	ne
 80084f4:	2301      	movne	r3, #1
 80084f6:	2300      	moveq	r3, #0
 80084f8:	b2db      	uxtb	r3, r3
 80084fa:	e008      	b.n	800850e <HAL_TIM_PWM_Start+0x9e>
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8008502:	b2db      	uxtb	r3, r3
 8008504:	2b01      	cmp	r3, #1
 8008506:	bf14      	ite	ne
 8008508:	2301      	movne	r3, #1
 800850a:	2300      	moveq	r3, #0
 800850c:	b2db      	uxtb	r3, r3
 800850e:	2b00      	cmp	r3, #0
 8008510:	d001      	beq.n	8008516 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	e092      	b.n	800863c <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	2b00      	cmp	r3, #0
 800851a:	d104      	bne.n	8008526 <HAL_TIM_PWM_Start+0xb6>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2202      	movs	r2, #2
 8008520:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008524:	e023      	b.n	800856e <HAL_TIM_PWM_Start+0xfe>
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b04      	cmp	r3, #4
 800852a:	d104      	bne.n	8008536 <HAL_TIM_PWM_Start+0xc6>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008534:	e01b      	b.n	800856e <HAL_TIM_PWM_Start+0xfe>
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2b08      	cmp	r3, #8
 800853a:	d104      	bne.n	8008546 <HAL_TIM_PWM_Start+0xd6>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2202      	movs	r2, #2
 8008540:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008544:	e013      	b.n	800856e <HAL_TIM_PWM_Start+0xfe>
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	2b0c      	cmp	r3, #12
 800854a:	d104      	bne.n	8008556 <HAL_TIM_PWM_Start+0xe6>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2202      	movs	r2, #2
 8008550:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008554:	e00b      	b.n	800856e <HAL_TIM_PWM_Start+0xfe>
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	2b10      	cmp	r3, #16
 800855a:	d104      	bne.n	8008566 <HAL_TIM_PWM_Start+0xf6>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	2202      	movs	r2, #2
 8008560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008564:	e003      	b.n	800856e <HAL_TIM_PWM_Start+0xfe>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2202      	movs	r2, #2
 800856a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2201      	movs	r2, #1
 8008574:	6839      	ldr	r1, [r7, #0]
 8008576:	4618      	mov	r0, r3
 8008578:	f001 f85e 	bl	8009638 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	4a30      	ldr	r2, [pc, #192]	@ (8008644 <HAL_TIM_PWM_Start+0x1d4>)
 8008582:	4293      	cmp	r3, r2
 8008584:	d004      	beq.n	8008590 <HAL_TIM_PWM_Start+0x120>
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a2f      	ldr	r2, [pc, #188]	@ (8008648 <HAL_TIM_PWM_Start+0x1d8>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d101      	bne.n	8008594 <HAL_TIM_PWM_Start+0x124>
 8008590:	2301      	movs	r3, #1
 8008592:	e000      	b.n	8008596 <HAL_TIM_PWM_Start+0x126>
 8008594:	2300      	movs	r3, #0
 8008596:	2b00      	cmp	r3, #0
 8008598:	d007      	beq.n	80085aa <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80085a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	4a25      	ldr	r2, [pc, #148]	@ (8008644 <HAL_TIM_PWM_Start+0x1d4>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d022      	beq.n	80085fa <HAL_TIM_PWM_Start+0x18a>
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80085bc:	d01d      	beq.n	80085fa <HAL_TIM_PWM_Start+0x18a>
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	4a22      	ldr	r2, [pc, #136]	@ (800864c <HAL_TIM_PWM_Start+0x1dc>)
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d018      	beq.n	80085fa <HAL_TIM_PWM_Start+0x18a>
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	4a20      	ldr	r2, [pc, #128]	@ (8008650 <HAL_TIM_PWM_Start+0x1e0>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d013      	beq.n	80085fa <HAL_TIM_PWM_Start+0x18a>
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4a1f      	ldr	r2, [pc, #124]	@ (8008654 <HAL_TIM_PWM_Start+0x1e4>)
 80085d8:	4293      	cmp	r3, r2
 80085da:	d00e      	beq.n	80085fa <HAL_TIM_PWM_Start+0x18a>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	4a19      	ldr	r2, [pc, #100]	@ (8008648 <HAL_TIM_PWM_Start+0x1d8>)
 80085e2:	4293      	cmp	r3, r2
 80085e4:	d009      	beq.n	80085fa <HAL_TIM_PWM_Start+0x18a>
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	4a1b      	ldr	r2, [pc, #108]	@ (8008658 <HAL_TIM_PWM_Start+0x1e8>)
 80085ec:	4293      	cmp	r3, r2
 80085ee:	d004      	beq.n	80085fa <HAL_TIM_PWM_Start+0x18a>
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	4a19      	ldr	r2, [pc, #100]	@ (800865c <HAL_TIM_PWM_Start+0x1ec>)
 80085f6:	4293      	cmp	r3, r2
 80085f8:	d115      	bne.n	8008626 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	689a      	ldr	r2, [r3, #8]
 8008600:	4b17      	ldr	r3, [pc, #92]	@ (8008660 <HAL_TIM_PWM_Start+0x1f0>)
 8008602:	4013      	ands	r3, r2
 8008604:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2b06      	cmp	r3, #6
 800860a:	d015      	beq.n	8008638 <HAL_TIM_PWM_Start+0x1c8>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008612:	d011      	beq.n	8008638 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	681a      	ldr	r2, [r3, #0]
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	f042 0201 	orr.w	r2, r2, #1
 8008622:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008624:	e008      	b.n	8008638 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f042 0201 	orr.w	r2, r2, #1
 8008634:	601a      	str	r2, [r3, #0]
 8008636:	e000      	b.n	800863a <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008638:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800863a:	2300      	movs	r3, #0
}
 800863c:	4618      	mov	r0, r3
 800863e:	3710      	adds	r7, #16
 8008640:	46bd      	mov	sp, r7
 8008642:	bd80      	pop	{r7, pc}
 8008644:	40010000 	.word	0x40010000
 8008648:	40010400 	.word	0x40010400
 800864c:	40000400 	.word	0x40000400
 8008650:	40000800 	.word	0x40000800
 8008654:	40000c00 	.word	0x40000c00
 8008658:	40014000 	.word	0x40014000
 800865c:	40001800 	.word	0x40001800
 8008660:	00010007 	.word	0x00010007

08008664 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b086      	sub	sp, #24
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d101      	bne.n	8008678 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008674:	2301      	movs	r3, #1
 8008676:	e08f      	b.n	8008798 <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800867e:	b2db      	uxtb	r3, r3
 8008680:	2b00      	cmp	r3, #0
 8008682:	d106      	bne.n	8008692 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7fb fa4d 	bl	8003b2c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2202      	movs	r2, #2
 8008696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	6899      	ldr	r1, [r3, #8]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	4b3e      	ldr	r3, [pc, #248]	@ (80087a0 <HAL_TIM_Encoder_Init+0x13c>)
 80086a6:	400b      	ands	r3, r1
 80086a8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	3304      	adds	r3, #4
 80086b2:	4619      	mov	r1, r3
 80086b4:	4610      	mov	r0, r2
 80086b6:	f000 fc21 	bl	8008efc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	689b      	ldr	r3, [r3, #8]
 80086c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	699b      	ldr	r3, [r3, #24]
 80086c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	6a1b      	ldr	r3, [r3, #32]
 80086d0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80086d2:	683b      	ldr	r3, [r7, #0]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	697a      	ldr	r2, [r7, #20]
 80086d8:	4313      	orrs	r3, r2
 80086da:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80086dc:	693a      	ldr	r2, [r7, #16]
 80086de:	4b31      	ldr	r3, [pc, #196]	@ (80087a4 <HAL_TIM_Encoder_Init+0x140>)
 80086e0:	4013      	ands	r3, r2
 80086e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80086e4:	683b      	ldr	r3, [r7, #0]
 80086e6:	689a      	ldr	r2, [r3, #8]
 80086e8:	683b      	ldr	r3, [r7, #0]
 80086ea:	699b      	ldr	r3, [r3, #24]
 80086ec:	021b      	lsls	r3, r3, #8
 80086ee:	4313      	orrs	r3, r2
 80086f0:	693a      	ldr	r2, [r7, #16]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80086f6:	693a      	ldr	r2, [r7, #16]
 80086f8:	4b2b      	ldr	r3, [pc, #172]	@ (80087a8 <HAL_TIM_Encoder_Init+0x144>)
 80086fa:	4013      	ands	r3, r2
 80086fc:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80086fe:	693a      	ldr	r2, [r7, #16]
 8008700:	4b2a      	ldr	r3, [pc, #168]	@ (80087ac <HAL_TIM_Encoder_Init+0x148>)
 8008702:	4013      	ands	r3, r2
 8008704:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	68da      	ldr	r2, [r3, #12]
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	69db      	ldr	r3, [r3, #28]
 800870e:	021b      	lsls	r3, r3, #8
 8008710:	4313      	orrs	r3, r2
 8008712:	693a      	ldr	r2, [r7, #16]
 8008714:	4313      	orrs	r3, r2
 8008716:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	691b      	ldr	r3, [r3, #16]
 800871c:	011a      	lsls	r2, r3, #4
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	6a1b      	ldr	r3, [r3, #32]
 8008722:	031b      	lsls	r3, r3, #12
 8008724:	4313      	orrs	r3, r2
 8008726:	693a      	ldr	r2, [r7, #16]
 8008728:	4313      	orrs	r3, r2
 800872a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8008732:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800873a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800873c:	683b      	ldr	r3, [r7, #0]
 800873e:	685a      	ldr	r2, [r3, #4]
 8008740:	683b      	ldr	r3, [r7, #0]
 8008742:	695b      	ldr	r3, [r3, #20]
 8008744:	011b      	lsls	r3, r3, #4
 8008746:	4313      	orrs	r3, r2
 8008748:	68fa      	ldr	r2, [r7, #12]
 800874a:	4313      	orrs	r3, r2
 800874c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	697a      	ldr	r2, [r7, #20]
 8008754:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	693a      	ldr	r2, [r7, #16]
 800875c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	68fa      	ldr	r2, [r7, #12]
 8008764:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2201      	movs	r2, #1
 800876a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2201      	movs	r2, #1
 8008772:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	2201      	movs	r2, #1
 800877a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	2201      	movs	r2, #1
 8008782:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2201      	movs	r2, #1
 8008792:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008796:	2300      	movs	r3, #0
}
 8008798:	4618      	mov	r0, r3
 800879a:	3718      	adds	r7, #24
 800879c:	46bd      	mov	sp, r7
 800879e:	bd80      	pop	{r7, pc}
 80087a0:	fffebff8 	.word	0xfffebff8
 80087a4:	fffffcfc 	.word	0xfffffcfc
 80087a8:	fffff3f3 	.word	0xfffff3f3
 80087ac:	ffff0f0f 	.word	0xffff0f0f

080087b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80087b0:	b580      	push	{r7, lr}
 80087b2:	b084      	sub	sp, #16
 80087b4:	af00      	add	r7, sp, #0
 80087b6:	6078      	str	r0, [r7, #4]
 80087b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80087c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80087c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087d8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80087da:	683b      	ldr	r3, [r7, #0]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d110      	bne.n	8008802 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80087e0:	7bfb      	ldrb	r3, [r7, #15]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d102      	bne.n	80087ec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80087e6:	7b7b      	ldrb	r3, [r7, #13]
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	d001      	beq.n	80087f0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80087ec:	2301      	movs	r3, #1
 80087ee:	e069      	b.n	80088c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087f0:	687b      	ldr	r3, [r7, #4]
 80087f2:	2202      	movs	r2, #2
 80087f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2202      	movs	r2, #2
 80087fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008800:	e031      	b.n	8008866 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008802:	683b      	ldr	r3, [r7, #0]
 8008804:	2b04      	cmp	r3, #4
 8008806:	d110      	bne.n	800882a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008808:	7bbb      	ldrb	r3, [r7, #14]
 800880a:	2b01      	cmp	r3, #1
 800880c:	d102      	bne.n	8008814 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800880e:	7b3b      	ldrb	r3, [r7, #12]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d001      	beq.n	8008818 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008814:	2301      	movs	r3, #1
 8008816:	e055      	b.n	80088c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	2202      	movs	r2, #2
 800881c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2202      	movs	r2, #2
 8008824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008828:	e01d      	b.n	8008866 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800882a:	7bfb      	ldrb	r3, [r7, #15]
 800882c:	2b01      	cmp	r3, #1
 800882e:	d108      	bne.n	8008842 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008830:	7bbb      	ldrb	r3, [r7, #14]
 8008832:	2b01      	cmp	r3, #1
 8008834:	d105      	bne.n	8008842 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008836:	7b7b      	ldrb	r3, [r7, #13]
 8008838:	2b01      	cmp	r3, #1
 800883a:	d102      	bne.n	8008842 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800883c:	7b3b      	ldrb	r3, [r7, #12]
 800883e:	2b01      	cmp	r3, #1
 8008840:	d001      	beq.n	8008846 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	e03e      	b.n	80088c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008846:	687b      	ldr	r3, [r7, #4]
 8008848:	2202      	movs	r2, #2
 800884a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	2202      	movs	r2, #2
 8008852:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2202      	movs	r2, #2
 800885a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	2202      	movs	r2, #2
 8008862:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d003      	beq.n	8008874 <HAL_TIM_Encoder_Start+0xc4>
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	2b04      	cmp	r3, #4
 8008870:	d008      	beq.n	8008884 <HAL_TIM_Encoder_Start+0xd4>
 8008872:	e00f      	b.n	8008894 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	2201      	movs	r2, #1
 800887a:	2100      	movs	r1, #0
 800887c:	4618      	mov	r0, r3
 800887e:	f000 fedb 	bl	8009638 <TIM_CCxChannelCmd>
      break;
 8008882:	e016      	b.n	80088b2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	2201      	movs	r2, #1
 800888a:	2104      	movs	r1, #4
 800888c:	4618      	mov	r0, r3
 800888e:	f000 fed3 	bl	8009638 <TIM_CCxChannelCmd>
      break;
 8008892:	e00e      	b.n	80088b2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	2201      	movs	r2, #1
 800889a:	2100      	movs	r1, #0
 800889c:	4618      	mov	r0, r3
 800889e:	f000 fecb 	bl	8009638 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2201      	movs	r2, #1
 80088a8:	2104      	movs	r1, #4
 80088aa:	4618      	mov	r0, r3
 80088ac:	f000 fec4 	bl	8009638 <TIM_CCxChannelCmd>
      break;
 80088b0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	681a      	ldr	r2, [r3, #0]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	f042 0201 	orr.w	r2, r2, #1
 80088c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80088c2:	2300      	movs	r3, #0
}
 80088c4:	4618      	mov	r0, r3
 80088c6:	3710      	adds	r7, #16
 80088c8:	46bd      	mov	sp, r7
 80088ca:	bd80      	pop	{r7, pc}

080088cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80088cc:	b580      	push	{r7, lr}
 80088ce:	b084      	sub	sp, #16
 80088d0:	af00      	add	r7, sp, #0
 80088d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	691b      	ldr	r3, [r3, #16]
 80088e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	f003 0302 	and.w	r3, r3, #2
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d020      	beq.n	8008930 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	f003 0302 	and.w	r3, r3, #2
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d01b      	beq.n	8008930 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	f06f 0202 	mvn.w	r2, #2
 8008900:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	2201      	movs	r2, #1
 8008906:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	699b      	ldr	r3, [r3, #24]
 800890e:	f003 0303 	and.w	r3, r3, #3
 8008912:	2b00      	cmp	r3, #0
 8008914:	d003      	beq.n	800891e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008916:	6878      	ldr	r0, [r7, #4]
 8008918:	f000 fad2 	bl	8008ec0 <HAL_TIM_IC_CaptureCallback>
 800891c:	e005      	b.n	800892a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800891e:	6878      	ldr	r0, [r7, #4]
 8008920:	f000 fac4 	bl	8008eac <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f000 fad5 	bl	8008ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2200      	movs	r2, #0
 800892e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	f003 0304 	and.w	r3, r3, #4
 8008936:	2b00      	cmp	r3, #0
 8008938:	d020      	beq.n	800897c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	f003 0304 	and.w	r3, r3, #4
 8008940:	2b00      	cmp	r3, #0
 8008942:	d01b      	beq.n	800897c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	f06f 0204 	mvn.w	r2, #4
 800894c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	2202      	movs	r2, #2
 8008952:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	699b      	ldr	r3, [r3, #24]
 800895a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800895e:	2b00      	cmp	r3, #0
 8008960:	d003      	beq.n	800896a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 faac 	bl	8008ec0 <HAL_TIM_IC_CaptureCallback>
 8008968:	e005      	b.n	8008976 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800896a:	6878      	ldr	r0, [r7, #4]
 800896c:	f000 fa9e 	bl	8008eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008970:	6878      	ldr	r0, [r7, #4]
 8008972:	f000 faaf 	bl	8008ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	2200      	movs	r2, #0
 800897a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	f003 0308 	and.w	r3, r3, #8
 8008982:	2b00      	cmp	r3, #0
 8008984:	d020      	beq.n	80089c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	f003 0308 	and.w	r3, r3, #8
 800898c:	2b00      	cmp	r3, #0
 800898e:	d01b      	beq.n	80089c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f06f 0208 	mvn.w	r2, #8
 8008998:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2204      	movs	r2, #4
 800899e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	69db      	ldr	r3, [r3, #28]
 80089a6:	f003 0303 	and.w	r3, r3, #3
 80089aa:	2b00      	cmp	r3, #0
 80089ac:	d003      	beq.n	80089b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089ae:	6878      	ldr	r0, [r7, #4]
 80089b0:	f000 fa86 	bl	8008ec0 <HAL_TIM_IC_CaptureCallback>
 80089b4:	e005      	b.n	80089c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80089b6:	6878      	ldr	r0, [r7, #4]
 80089b8:	f000 fa78 	bl	8008eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80089bc:	6878      	ldr	r0, [r7, #4]
 80089be:	f000 fa89 	bl	8008ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2200      	movs	r2, #0
 80089c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80089c8:	68bb      	ldr	r3, [r7, #8]
 80089ca:	f003 0310 	and.w	r3, r3, #16
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d020      	beq.n	8008a14 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f003 0310 	and.w	r3, r3, #16
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d01b      	beq.n	8008a14 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f06f 0210 	mvn.w	r2, #16
 80089e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	2208      	movs	r2, #8
 80089ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	69db      	ldr	r3, [r3, #28]
 80089f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d003      	beq.n	8008a02 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80089fa:	6878      	ldr	r0, [r7, #4]
 80089fc:	f000 fa60 	bl	8008ec0 <HAL_TIM_IC_CaptureCallback>
 8008a00:	e005      	b.n	8008a0e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008a02:	6878      	ldr	r0, [r7, #4]
 8008a04:	f000 fa52 	bl	8008eac <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008a08:	6878      	ldr	r0, [r7, #4]
 8008a0a:	f000 fa63 	bl	8008ed4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	2200      	movs	r2, #0
 8008a12:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8008a14:	68bb      	ldr	r3, [r7, #8]
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d00c      	beq.n	8008a38 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	f003 0301 	and.w	r3, r3, #1
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d007      	beq.n	8008a38 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f06f 0201 	mvn.w	r2, #1
 8008a30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 fa30 	bl	8008e98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d104      	bne.n	8008a4c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00c      	beq.n	8008a66 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d007      	beq.n	8008a66 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8008a5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f000 fea7 	bl	80097b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8008a66:	68bb      	ldr	r3, [r7, #8]
 8008a68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d00c      	beq.n	8008a8a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d007      	beq.n	8008a8a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8008a82:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8008a84:	6878      	ldr	r0, [r7, #4]
 8008a86:	f000 fe9f 	bl	80097c8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00c      	beq.n	8008aae <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d007      	beq.n	8008aae <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8008aa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008aa8:	6878      	ldr	r0, [r7, #4]
 8008aaa:	f000 fa1d 	bl	8008ee8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008aae:	68bb      	ldr	r3, [r7, #8]
 8008ab0:	f003 0320 	and.w	r3, r3, #32
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d00c      	beq.n	8008ad2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f003 0320 	and.w	r3, r3, #32
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d007      	beq.n	8008ad2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f06f 0220 	mvn.w	r2, #32
 8008aca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008acc:	6878      	ldr	r0, [r7, #4]
 8008ace:	f000 fe67 	bl	80097a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008ad2:	bf00      	nop
 8008ad4:	3710      	adds	r7, #16
 8008ad6:	46bd      	mov	sp, r7
 8008ad8:	bd80      	pop	{r7, pc}
	...

08008adc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008adc:	b580      	push	{r7, lr}
 8008ade:	b086      	sub	sp, #24
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	60f8      	str	r0, [r7, #12]
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ae8:	2300      	movs	r3, #0
 8008aea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008af2:	2b01      	cmp	r3, #1
 8008af4:	d101      	bne.n	8008afa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008af6:	2302      	movs	r3, #2
 8008af8:	e0ff      	b.n	8008cfa <HAL_TIM_PWM_ConfigChannel+0x21e>
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	2201      	movs	r2, #1
 8008afe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2b14      	cmp	r3, #20
 8008b06:	f200 80f0 	bhi.w	8008cea <HAL_TIM_PWM_ConfigChannel+0x20e>
 8008b0a:	a201      	add	r2, pc, #4	@ (adr r2, 8008b10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008b0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b10:	08008b65 	.word	0x08008b65
 8008b14:	08008ceb 	.word	0x08008ceb
 8008b18:	08008ceb 	.word	0x08008ceb
 8008b1c:	08008ceb 	.word	0x08008ceb
 8008b20:	08008ba5 	.word	0x08008ba5
 8008b24:	08008ceb 	.word	0x08008ceb
 8008b28:	08008ceb 	.word	0x08008ceb
 8008b2c:	08008ceb 	.word	0x08008ceb
 8008b30:	08008be7 	.word	0x08008be7
 8008b34:	08008ceb 	.word	0x08008ceb
 8008b38:	08008ceb 	.word	0x08008ceb
 8008b3c:	08008ceb 	.word	0x08008ceb
 8008b40:	08008c27 	.word	0x08008c27
 8008b44:	08008ceb 	.word	0x08008ceb
 8008b48:	08008ceb 	.word	0x08008ceb
 8008b4c:	08008ceb 	.word	0x08008ceb
 8008b50:	08008c69 	.word	0x08008c69
 8008b54:	08008ceb 	.word	0x08008ceb
 8008b58:	08008ceb 	.word	0x08008ceb
 8008b5c:	08008ceb 	.word	0x08008ceb
 8008b60:	08008ca9 	.word	0x08008ca9
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	68b9      	ldr	r1, [r7, #8]
 8008b6a:	4618      	mov	r0, r3
 8008b6c:	f000 fa6c 	bl	8009048 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	699a      	ldr	r2, [r3, #24]
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f042 0208 	orr.w	r2, r2, #8
 8008b7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008b80:	68fb      	ldr	r3, [r7, #12]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	699a      	ldr	r2, [r3, #24]
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	f022 0204 	bic.w	r2, r2, #4
 8008b8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	6999      	ldr	r1, [r3, #24]
 8008b96:	68bb      	ldr	r3, [r7, #8]
 8008b98:	691a      	ldr	r2, [r3, #16]
 8008b9a:	68fb      	ldr	r3, [r7, #12]
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	430a      	orrs	r2, r1
 8008ba0:	619a      	str	r2, [r3, #24]
      break;
 8008ba2:	e0a5      	b.n	8008cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	68b9      	ldr	r1, [r7, #8]
 8008baa:	4618      	mov	r0, r3
 8008bac:	f000 fabe 	bl	800912c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	699a      	ldr	r2, [r3, #24]
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008bbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	699a      	ldr	r2, [r3, #24]
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008bce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	6999      	ldr	r1, [r3, #24]
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	691b      	ldr	r3, [r3, #16]
 8008bda:	021a      	lsls	r2, r3, #8
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	430a      	orrs	r2, r1
 8008be2:	619a      	str	r2, [r3, #24]
      break;
 8008be4:	e084      	b.n	8008cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	68b9      	ldr	r1, [r7, #8]
 8008bec:	4618      	mov	r0, r3
 8008bee:	f000 fb15 	bl	800921c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	69da      	ldr	r2, [r3, #28]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	f042 0208 	orr.w	r2, r2, #8
 8008c00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	69da      	ldr	r2, [r3, #28]
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f022 0204 	bic.w	r2, r2, #4
 8008c10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	69d9      	ldr	r1, [r3, #28]
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	691a      	ldr	r2, [r3, #16]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	430a      	orrs	r2, r1
 8008c22:	61da      	str	r2, [r3, #28]
      break;
 8008c24:	e064      	b.n	8008cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	68b9      	ldr	r1, [r7, #8]
 8008c2c:	4618      	mov	r0, r3
 8008c2e:	f000 fb6b 	bl	8009308 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	69da      	ldr	r2, [r3, #28]
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008c40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	69da      	ldr	r2, [r3, #28]
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008c50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	69d9      	ldr	r1, [r3, #28]
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	691b      	ldr	r3, [r3, #16]
 8008c5c:	021a      	lsls	r2, r3, #8
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	430a      	orrs	r2, r1
 8008c64:	61da      	str	r2, [r3, #28]
      break;
 8008c66:	e043      	b.n	8008cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	68b9      	ldr	r1, [r7, #8]
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f000 fba2 	bl	80093b8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	f042 0208 	orr.w	r2, r2, #8
 8008c82:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	f022 0204 	bic.w	r2, r2, #4
 8008c92:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	681b      	ldr	r3, [r3, #0]
 8008c98:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008c9a:	68bb      	ldr	r3, [r7, #8]
 8008c9c:	691a      	ldr	r2, [r3, #16]
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	430a      	orrs	r2, r1
 8008ca4:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008ca6:	e023      	b.n	8008cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	68b9      	ldr	r1, [r7, #8]
 8008cae:	4618      	mov	r0, r3
 8008cb0:	f000 fbd4 	bl	800945c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008cba:	68fb      	ldr	r3, [r7, #12]
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008cc2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008cd2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8008cda:	68bb      	ldr	r3, [r7, #8]
 8008cdc:	691b      	ldr	r3, [r3, #16]
 8008cde:	021a      	lsls	r2, r3, #8
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	430a      	orrs	r2, r1
 8008ce6:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8008ce8:	e002      	b.n	8008cf0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008cea:	2301      	movs	r3, #1
 8008cec:	75fb      	strb	r3, [r7, #23]
      break;
 8008cee:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008cf8:	7dfb      	ldrb	r3, [r7, #23]
}
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	3718      	adds	r7, #24
 8008cfe:	46bd      	mov	sp, r7
 8008d00:	bd80      	pop	{r7, pc}
 8008d02:	bf00      	nop

08008d04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008d04:	b580      	push	{r7, lr}
 8008d06:	b084      	sub	sp, #16
 8008d08:	af00      	add	r7, sp, #0
 8008d0a:	6078      	str	r0, [r7, #4]
 8008d0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008d0e:	2300      	movs	r3, #0
 8008d10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008d18:	2b01      	cmp	r3, #1
 8008d1a:	d101      	bne.n	8008d20 <HAL_TIM_ConfigClockSource+0x1c>
 8008d1c:	2302      	movs	r3, #2
 8008d1e:	e0b4      	b.n	8008e8a <HAL_TIM_ConfigClockSource+0x186>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	2201      	movs	r2, #1
 8008d24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2202      	movs	r2, #2
 8008d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	689b      	ldr	r3, [r3, #8]
 8008d36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008d38:	68ba      	ldr	r2, [r7, #8]
 8008d3a:	4b56      	ldr	r3, [pc, #344]	@ (8008e94 <HAL_TIM_ConfigClockSource+0x190>)
 8008d3c:	4013      	ands	r3, r2
 8008d3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8008d46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	68ba      	ldr	r2, [r7, #8]
 8008d4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d58:	d03e      	beq.n	8008dd8 <HAL_TIM_ConfigClockSource+0xd4>
 8008d5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008d5e:	f200 8087 	bhi.w	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
 8008d62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d66:	f000 8086 	beq.w	8008e76 <HAL_TIM_ConfigClockSource+0x172>
 8008d6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d6e:	d87f      	bhi.n	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
 8008d70:	2b70      	cmp	r3, #112	@ 0x70
 8008d72:	d01a      	beq.n	8008daa <HAL_TIM_ConfigClockSource+0xa6>
 8008d74:	2b70      	cmp	r3, #112	@ 0x70
 8008d76:	d87b      	bhi.n	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
 8008d78:	2b60      	cmp	r3, #96	@ 0x60
 8008d7a:	d050      	beq.n	8008e1e <HAL_TIM_ConfigClockSource+0x11a>
 8008d7c:	2b60      	cmp	r3, #96	@ 0x60
 8008d7e:	d877      	bhi.n	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
 8008d80:	2b50      	cmp	r3, #80	@ 0x50
 8008d82:	d03c      	beq.n	8008dfe <HAL_TIM_ConfigClockSource+0xfa>
 8008d84:	2b50      	cmp	r3, #80	@ 0x50
 8008d86:	d873      	bhi.n	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
 8008d88:	2b40      	cmp	r3, #64	@ 0x40
 8008d8a:	d058      	beq.n	8008e3e <HAL_TIM_ConfigClockSource+0x13a>
 8008d8c:	2b40      	cmp	r3, #64	@ 0x40
 8008d8e:	d86f      	bhi.n	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
 8008d90:	2b30      	cmp	r3, #48	@ 0x30
 8008d92:	d064      	beq.n	8008e5e <HAL_TIM_ConfigClockSource+0x15a>
 8008d94:	2b30      	cmp	r3, #48	@ 0x30
 8008d96:	d86b      	bhi.n	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
 8008d98:	2b20      	cmp	r3, #32
 8008d9a:	d060      	beq.n	8008e5e <HAL_TIM_ConfigClockSource+0x15a>
 8008d9c:	2b20      	cmp	r3, #32
 8008d9e:	d867      	bhi.n	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d05c      	beq.n	8008e5e <HAL_TIM_ConfigClockSource+0x15a>
 8008da4:	2b10      	cmp	r3, #16
 8008da6:	d05a      	beq.n	8008e5e <HAL_TIM_ConfigClockSource+0x15a>
 8008da8:	e062      	b.n	8008e70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008dba:	f000 fc1d 	bl	80095f8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	689b      	ldr	r3, [r3, #8]
 8008dc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008dc6:	68bb      	ldr	r3, [r7, #8]
 8008dc8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008dcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	68ba      	ldr	r2, [r7, #8]
 8008dd4:	609a      	str	r2, [r3, #8]
      break;
 8008dd6:	e04f      	b.n	8008e78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008ddc:	683b      	ldr	r3, [r7, #0]
 8008dde:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008de4:	683b      	ldr	r3, [r7, #0]
 8008de6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008de8:	f000 fc06 	bl	80095f8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	689a      	ldr	r2, [r3, #8]
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008dfa:	609a      	str	r2, [r3, #8]
      break;
 8008dfc:	e03c      	b.n	8008e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e0a:	461a      	mov	r2, r3
 8008e0c:	f000 fb7a 	bl	8009504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	2150      	movs	r1, #80	@ 0x50
 8008e16:	4618      	mov	r0, r3
 8008e18:	f000 fbd3 	bl	80095c2 <TIM_ITRx_SetConfig>
      break;
 8008e1c:	e02c      	b.n	8008e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e22:	683b      	ldr	r3, [r7, #0]
 8008e24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008e2a:	461a      	mov	r2, r3
 8008e2c:	f000 fb99 	bl	8009562 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	2160      	movs	r1, #96	@ 0x60
 8008e36:	4618      	mov	r0, r3
 8008e38:	f000 fbc3 	bl	80095c2 <TIM_ITRx_SetConfig>
      break;
 8008e3c:	e01c      	b.n	8008e78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008e46:	683b      	ldr	r3, [r7, #0]
 8008e48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008e4a:	461a      	mov	r2, r3
 8008e4c:	f000 fb5a 	bl	8009504 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	2140      	movs	r1, #64	@ 0x40
 8008e56:	4618      	mov	r0, r3
 8008e58:	f000 fbb3 	bl	80095c2 <TIM_ITRx_SetConfig>
      break;
 8008e5c:	e00c      	b.n	8008e78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681a      	ldr	r2, [r3, #0]
 8008e62:	683b      	ldr	r3, [r7, #0]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4619      	mov	r1, r3
 8008e68:	4610      	mov	r0, r2
 8008e6a:	f000 fbaa 	bl	80095c2 <TIM_ITRx_SetConfig>
      break;
 8008e6e:	e003      	b.n	8008e78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008e70:	2301      	movs	r3, #1
 8008e72:	73fb      	strb	r3, [r7, #15]
      break;
 8008e74:	e000      	b.n	8008e78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008e76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2200      	movs	r2, #0
 8008e84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e8a:	4618      	mov	r0, r3
 8008e8c:	3710      	adds	r7, #16
 8008e8e:	46bd      	mov	sp, r7
 8008e90:	bd80      	pop	{r7, pc}
 8008e92:	bf00      	nop
 8008e94:	fffeff88 	.word	0xfffeff88

08008e98 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008e98:	b480      	push	{r7}
 8008e9a:	b083      	sub	sp, #12
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8008ea0:	bf00      	nop
 8008ea2:	370c      	adds	r7, #12
 8008ea4:	46bd      	mov	sp, r7
 8008ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eaa:	4770      	bx	lr

08008eac <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008eb4:	bf00      	nop
 8008eb6:	370c      	adds	r7, #12
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b083      	sub	sp, #12
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b083      	sub	sp, #12
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008edc:	bf00      	nop
 8008ede:	370c      	adds	r7, #12
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr

08008ee8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ee8:	b480      	push	{r7}
 8008eea:	b083      	sub	sp, #12
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008ef0:	bf00      	nop
 8008ef2:	370c      	adds	r7, #12
 8008ef4:	46bd      	mov	sp, r7
 8008ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efa:	4770      	bx	lr

08008efc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b085      	sub	sp, #20
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
 8008f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	4a43      	ldr	r2, [pc, #268]	@ (800901c <TIM_Base_SetConfig+0x120>)
 8008f10:	4293      	cmp	r3, r2
 8008f12:	d013      	beq.n	8008f3c <TIM_Base_SetConfig+0x40>
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f1a:	d00f      	beq.n	8008f3c <TIM_Base_SetConfig+0x40>
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	4a40      	ldr	r2, [pc, #256]	@ (8009020 <TIM_Base_SetConfig+0x124>)
 8008f20:	4293      	cmp	r3, r2
 8008f22:	d00b      	beq.n	8008f3c <TIM_Base_SetConfig+0x40>
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	4a3f      	ldr	r2, [pc, #252]	@ (8009024 <TIM_Base_SetConfig+0x128>)
 8008f28:	4293      	cmp	r3, r2
 8008f2a:	d007      	beq.n	8008f3c <TIM_Base_SetConfig+0x40>
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	4a3e      	ldr	r2, [pc, #248]	@ (8009028 <TIM_Base_SetConfig+0x12c>)
 8008f30:	4293      	cmp	r3, r2
 8008f32:	d003      	beq.n	8008f3c <TIM_Base_SetConfig+0x40>
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	4a3d      	ldr	r2, [pc, #244]	@ (800902c <TIM_Base_SetConfig+0x130>)
 8008f38:	4293      	cmp	r3, r2
 8008f3a:	d108      	bne.n	8008f4e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f42:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	68fa      	ldr	r2, [r7, #12]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	4a32      	ldr	r2, [pc, #200]	@ (800901c <TIM_Base_SetConfig+0x120>)
 8008f52:	4293      	cmp	r3, r2
 8008f54:	d02b      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008f5c:	d027      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	4a2f      	ldr	r2, [pc, #188]	@ (8009020 <TIM_Base_SetConfig+0x124>)
 8008f62:	4293      	cmp	r3, r2
 8008f64:	d023      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f66:	687b      	ldr	r3, [r7, #4]
 8008f68:	4a2e      	ldr	r2, [pc, #184]	@ (8009024 <TIM_Base_SetConfig+0x128>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d01f      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	4a2d      	ldr	r2, [pc, #180]	@ (8009028 <TIM_Base_SetConfig+0x12c>)
 8008f72:	4293      	cmp	r3, r2
 8008f74:	d01b      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	4a2c      	ldr	r2, [pc, #176]	@ (800902c <TIM_Base_SetConfig+0x130>)
 8008f7a:	4293      	cmp	r3, r2
 8008f7c:	d017      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f7e:	687b      	ldr	r3, [r7, #4]
 8008f80:	4a2b      	ldr	r2, [pc, #172]	@ (8009030 <TIM_Base_SetConfig+0x134>)
 8008f82:	4293      	cmp	r3, r2
 8008f84:	d013      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	4a2a      	ldr	r2, [pc, #168]	@ (8009034 <TIM_Base_SetConfig+0x138>)
 8008f8a:	4293      	cmp	r3, r2
 8008f8c:	d00f      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	4a29      	ldr	r2, [pc, #164]	@ (8009038 <TIM_Base_SetConfig+0x13c>)
 8008f92:	4293      	cmp	r3, r2
 8008f94:	d00b      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	4a28      	ldr	r2, [pc, #160]	@ (800903c <TIM_Base_SetConfig+0x140>)
 8008f9a:	4293      	cmp	r3, r2
 8008f9c:	d007      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	4a27      	ldr	r2, [pc, #156]	@ (8009040 <TIM_Base_SetConfig+0x144>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d003      	beq.n	8008fae <TIM_Base_SetConfig+0xb2>
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	4a26      	ldr	r2, [pc, #152]	@ (8009044 <TIM_Base_SetConfig+0x148>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d108      	bne.n	8008fc0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008fb4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	68db      	ldr	r3, [r3, #12]
 8008fba:	68fa      	ldr	r2, [r7, #12]
 8008fbc:	4313      	orrs	r3, r2
 8008fbe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008fc6:	683b      	ldr	r3, [r7, #0]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	4313      	orrs	r3, r2
 8008fcc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	689a      	ldr	r2, [r3, #8]
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	4a0e      	ldr	r2, [pc, #56]	@ (800901c <TIM_Base_SetConfig+0x120>)
 8008fe2:	4293      	cmp	r3, r2
 8008fe4:	d003      	beq.n	8008fee <TIM_Base_SetConfig+0xf2>
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	4a10      	ldr	r2, [pc, #64]	@ (800902c <TIM_Base_SetConfig+0x130>)
 8008fea:	4293      	cmp	r3, r2
 8008fec:	d103      	bne.n	8008ff6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	691a      	ldr	r2, [r3, #16]
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f043 0204 	orr.w	r2, r3, #4
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	2201      	movs	r2, #1
 8009006:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	68fa      	ldr	r2, [r7, #12]
 800900c:	601a      	str	r2, [r3, #0]
}
 800900e:	bf00      	nop
 8009010:	3714      	adds	r7, #20
 8009012:	46bd      	mov	sp, r7
 8009014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009018:	4770      	bx	lr
 800901a:	bf00      	nop
 800901c:	40010000 	.word	0x40010000
 8009020:	40000400 	.word	0x40000400
 8009024:	40000800 	.word	0x40000800
 8009028:	40000c00 	.word	0x40000c00
 800902c:	40010400 	.word	0x40010400
 8009030:	40014000 	.word	0x40014000
 8009034:	40014400 	.word	0x40014400
 8009038:	40014800 	.word	0x40014800
 800903c:	40001800 	.word	0x40001800
 8009040:	40001c00 	.word	0x40001c00
 8009044:	40002000 	.word	0x40002000

08009048 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009048:	b480      	push	{r7}
 800904a:	b087      	sub	sp, #28
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
 8009050:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6a1b      	ldr	r3, [r3, #32]
 8009056:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	6a1b      	ldr	r3, [r3, #32]
 800905c:	f023 0201 	bic.w	r2, r3, #1
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800906a:	687b      	ldr	r3, [r7, #4]
 800906c:	699b      	ldr	r3, [r3, #24]
 800906e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009070:	68fa      	ldr	r2, [r7, #12]
 8009072:	4b2b      	ldr	r3, [pc, #172]	@ (8009120 <TIM_OC1_SetConfig+0xd8>)
 8009074:	4013      	ands	r3, r2
 8009076:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f023 0303 	bic.w	r3, r3, #3
 800907e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009080:	683b      	ldr	r3, [r7, #0]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	68fa      	ldr	r2, [r7, #12]
 8009086:	4313      	orrs	r3, r2
 8009088:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800908a:	697b      	ldr	r3, [r7, #20]
 800908c:	f023 0302 	bic.w	r3, r3, #2
 8009090:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	689b      	ldr	r3, [r3, #8]
 8009096:	697a      	ldr	r2, [r7, #20]
 8009098:	4313      	orrs	r3, r2
 800909a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4a21      	ldr	r2, [pc, #132]	@ (8009124 <TIM_OC1_SetConfig+0xdc>)
 80090a0:	4293      	cmp	r3, r2
 80090a2:	d003      	beq.n	80090ac <TIM_OC1_SetConfig+0x64>
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a20      	ldr	r2, [pc, #128]	@ (8009128 <TIM_OC1_SetConfig+0xe0>)
 80090a8:	4293      	cmp	r3, r2
 80090aa:	d10c      	bne.n	80090c6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	f023 0308 	bic.w	r3, r3, #8
 80090b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80090b4:	683b      	ldr	r3, [r7, #0]
 80090b6:	68db      	ldr	r3, [r3, #12]
 80090b8:	697a      	ldr	r2, [r7, #20]
 80090ba:	4313      	orrs	r3, r2
 80090bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80090be:	697b      	ldr	r3, [r7, #20]
 80090c0:	f023 0304 	bic.w	r3, r3, #4
 80090c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	4a16      	ldr	r2, [pc, #88]	@ (8009124 <TIM_OC1_SetConfig+0xdc>)
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d003      	beq.n	80090d6 <TIM_OC1_SetConfig+0x8e>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	4a15      	ldr	r2, [pc, #84]	@ (8009128 <TIM_OC1_SetConfig+0xe0>)
 80090d2:	4293      	cmp	r3, r2
 80090d4:	d111      	bne.n	80090fa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80090d6:	693b      	ldr	r3, [r7, #16]
 80090d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80090dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80090e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	695b      	ldr	r3, [r3, #20]
 80090ea:	693a      	ldr	r2, [r7, #16]
 80090ec:	4313      	orrs	r3, r2
 80090ee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	699b      	ldr	r3, [r3, #24]
 80090f4:	693a      	ldr	r2, [r7, #16]
 80090f6:	4313      	orrs	r3, r2
 80090f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	693a      	ldr	r2, [r7, #16]
 80090fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	68fa      	ldr	r2, [r7, #12]
 8009104:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	685a      	ldr	r2, [r3, #4]
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	697a      	ldr	r2, [r7, #20]
 8009112:	621a      	str	r2, [r3, #32]
}
 8009114:	bf00      	nop
 8009116:	371c      	adds	r7, #28
 8009118:	46bd      	mov	sp, r7
 800911a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911e:	4770      	bx	lr
 8009120:	fffeff8f 	.word	0xfffeff8f
 8009124:	40010000 	.word	0x40010000
 8009128:	40010400 	.word	0x40010400

0800912c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800912c:	b480      	push	{r7}
 800912e:	b087      	sub	sp, #28
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6a1b      	ldr	r3, [r3, #32]
 800913a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800913c:	687b      	ldr	r3, [r7, #4]
 800913e:	6a1b      	ldr	r3, [r3, #32]
 8009140:	f023 0210 	bic.w	r2, r3, #16
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	685b      	ldr	r3, [r3, #4]
 800914c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	699b      	ldr	r3, [r3, #24]
 8009152:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009154:	68fa      	ldr	r2, [r7, #12]
 8009156:	4b2e      	ldr	r3, [pc, #184]	@ (8009210 <TIM_OC2_SetConfig+0xe4>)
 8009158:	4013      	ands	r3, r2
 800915a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009162:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009164:	683b      	ldr	r3, [r7, #0]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	021b      	lsls	r3, r3, #8
 800916a:	68fa      	ldr	r2, [r7, #12]
 800916c:	4313      	orrs	r3, r2
 800916e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009170:	697b      	ldr	r3, [r7, #20]
 8009172:	f023 0320 	bic.w	r3, r3, #32
 8009176:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009178:	683b      	ldr	r3, [r7, #0]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	011b      	lsls	r3, r3, #4
 800917e:	697a      	ldr	r2, [r7, #20]
 8009180:	4313      	orrs	r3, r2
 8009182:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	4a23      	ldr	r2, [pc, #140]	@ (8009214 <TIM_OC2_SetConfig+0xe8>)
 8009188:	4293      	cmp	r3, r2
 800918a:	d003      	beq.n	8009194 <TIM_OC2_SetConfig+0x68>
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	4a22      	ldr	r2, [pc, #136]	@ (8009218 <TIM_OC2_SetConfig+0xec>)
 8009190:	4293      	cmp	r3, r2
 8009192:	d10d      	bne.n	80091b0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009194:	697b      	ldr	r3, [r7, #20]
 8009196:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800919a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800919c:	683b      	ldr	r3, [r7, #0]
 800919e:	68db      	ldr	r3, [r3, #12]
 80091a0:	011b      	lsls	r3, r3, #4
 80091a2:	697a      	ldr	r2, [r7, #20]
 80091a4:	4313      	orrs	r3, r2
 80091a6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091ae:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	4a18      	ldr	r2, [pc, #96]	@ (8009214 <TIM_OC2_SetConfig+0xe8>)
 80091b4:	4293      	cmp	r3, r2
 80091b6:	d003      	beq.n	80091c0 <TIM_OC2_SetConfig+0x94>
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	4a17      	ldr	r2, [pc, #92]	@ (8009218 <TIM_OC2_SetConfig+0xec>)
 80091bc:	4293      	cmp	r3, r2
 80091be:	d113      	bne.n	80091e8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80091c6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80091c8:	693b      	ldr	r3, [r7, #16]
 80091ca:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80091ce:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	695b      	ldr	r3, [r3, #20]
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	693a      	ldr	r2, [r7, #16]
 80091d8:	4313      	orrs	r3, r2
 80091da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80091dc:	683b      	ldr	r3, [r7, #0]
 80091de:	699b      	ldr	r3, [r3, #24]
 80091e0:	009b      	lsls	r3, r3, #2
 80091e2:	693a      	ldr	r2, [r7, #16]
 80091e4:	4313      	orrs	r3, r2
 80091e6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	693a      	ldr	r2, [r7, #16]
 80091ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	68fa      	ldr	r2, [r7, #12]
 80091f2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	685a      	ldr	r2, [r3, #4]
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	697a      	ldr	r2, [r7, #20]
 8009200:	621a      	str	r2, [r3, #32]
}
 8009202:	bf00      	nop
 8009204:	371c      	adds	r7, #28
 8009206:	46bd      	mov	sp, r7
 8009208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920c:	4770      	bx	lr
 800920e:	bf00      	nop
 8009210:	feff8fff 	.word	0xfeff8fff
 8009214:	40010000 	.word	0x40010000
 8009218:	40010400 	.word	0x40010400

0800921c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800921c:	b480      	push	{r7}
 800921e:	b087      	sub	sp, #28
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
 8009224:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	6a1b      	ldr	r3, [r3, #32]
 800922a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6a1b      	ldr	r3, [r3, #32]
 8009230:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	69db      	ldr	r3, [r3, #28]
 8009242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009244:	68fa      	ldr	r2, [r7, #12]
 8009246:	4b2d      	ldr	r3, [pc, #180]	@ (80092fc <TIM_OC3_SetConfig+0xe0>)
 8009248:	4013      	ands	r3, r2
 800924a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800924c:	68fb      	ldr	r3, [r7, #12]
 800924e:	f023 0303 	bic.w	r3, r3, #3
 8009252:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	68fa      	ldr	r2, [r7, #12]
 800925a:	4313      	orrs	r3, r2
 800925c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800925e:	697b      	ldr	r3, [r7, #20]
 8009260:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009264:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8009266:	683b      	ldr	r3, [r7, #0]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	021b      	lsls	r3, r3, #8
 800926c:	697a      	ldr	r2, [r7, #20]
 800926e:	4313      	orrs	r3, r2
 8009270:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a22      	ldr	r2, [pc, #136]	@ (8009300 <TIM_OC3_SetConfig+0xe4>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d003      	beq.n	8009282 <TIM_OC3_SetConfig+0x66>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	4a21      	ldr	r2, [pc, #132]	@ (8009304 <TIM_OC3_SetConfig+0xe8>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d10d      	bne.n	800929e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8009282:	697b      	ldr	r3, [r7, #20]
 8009284:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8009288:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	68db      	ldr	r3, [r3, #12]
 800928e:	021b      	lsls	r3, r3, #8
 8009290:	697a      	ldr	r2, [r7, #20]
 8009292:	4313      	orrs	r3, r2
 8009294:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8009296:	697b      	ldr	r3, [r7, #20]
 8009298:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800929c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	4a17      	ldr	r2, [pc, #92]	@ (8009300 <TIM_OC3_SetConfig+0xe4>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d003      	beq.n	80092ae <TIM_OC3_SetConfig+0x92>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	4a16      	ldr	r2, [pc, #88]	@ (8009304 <TIM_OC3_SetConfig+0xe8>)
 80092aa:	4293      	cmp	r3, r2
 80092ac:	d113      	bne.n	80092d6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80092b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80092b6:	693b      	ldr	r3, [r7, #16]
 80092b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80092bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	695b      	ldr	r3, [r3, #20]
 80092c2:	011b      	lsls	r3, r3, #4
 80092c4:	693a      	ldr	r2, [r7, #16]
 80092c6:	4313      	orrs	r3, r2
 80092c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	011b      	lsls	r3, r3, #4
 80092d0:	693a      	ldr	r2, [r7, #16]
 80092d2:	4313      	orrs	r3, r2
 80092d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	693a      	ldr	r2, [r7, #16]
 80092da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	68fa      	ldr	r2, [r7, #12]
 80092e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80092e2:	683b      	ldr	r3, [r7, #0]
 80092e4:	685a      	ldr	r2, [r3, #4]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	697a      	ldr	r2, [r7, #20]
 80092ee:	621a      	str	r2, [r3, #32]
}
 80092f0:	bf00      	nop
 80092f2:	371c      	adds	r7, #28
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr
 80092fc:	fffeff8f 	.word	0xfffeff8f
 8009300:	40010000 	.word	0x40010000
 8009304:	40010400 	.word	0x40010400

08009308 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009308:	b480      	push	{r7}
 800930a:	b087      	sub	sp, #28
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	6a1b      	ldr	r3, [r3, #32]
 8009316:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	6a1b      	ldr	r3, [r3, #32]
 800931c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	685b      	ldr	r3, [r3, #4]
 8009328:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	69db      	ldr	r3, [r3, #28]
 800932e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009330:	68fa      	ldr	r2, [r7, #12]
 8009332:	4b1e      	ldr	r3, [pc, #120]	@ (80093ac <TIM_OC4_SetConfig+0xa4>)
 8009334:	4013      	ands	r3, r2
 8009336:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800933e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	021b      	lsls	r3, r3, #8
 8009346:	68fa      	ldr	r2, [r7, #12]
 8009348:	4313      	orrs	r3, r2
 800934a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009352:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	689b      	ldr	r3, [r3, #8]
 8009358:	031b      	lsls	r3, r3, #12
 800935a:	693a      	ldr	r2, [r7, #16]
 800935c:	4313      	orrs	r3, r2
 800935e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	4a13      	ldr	r2, [pc, #76]	@ (80093b0 <TIM_OC4_SetConfig+0xa8>)
 8009364:	4293      	cmp	r3, r2
 8009366:	d003      	beq.n	8009370 <TIM_OC4_SetConfig+0x68>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	4a12      	ldr	r2, [pc, #72]	@ (80093b4 <TIM_OC4_SetConfig+0xac>)
 800936c:	4293      	cmp	r3, r2
 800936e:	d109      	bne.n	8009384 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009370:	697b      	ldr	r3, [r7, #20]
 8009372:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8009376:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	695b      	ldr	r3, [r3, #20]
 800937c:	019b      	lsls	r3, r3, #6
 800937e:	697a      	ldr	r2, [r7, #20]
 8009380:	4313      	orrs	r3, r2
 8009382:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	697a      	ldr	r2, [r7, #20]
 8009388:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	68fa      	ldr	r2, [r7, #12]
 800938e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	685a      	ldr	r2, [r3, #4]
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	693a      	ldr	r2, [r7, #16]
 800939c:	621a      	str	r2, [r3, #32]
}
 800939e:	bf00      	nop
 80093a0:	371c      	adds	r7, #28
 80093a2:	46bd      	mov	sp, r7
 80093a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a8:	4770      	bx	lr
 80093aa:	bf00      	nop
 80093ac:	feff8fff 	.word	0xfeff8fff
 80093b0:	40010000 	.word	0x40010000
 80093b4:	40010400 	.word	0x40010400

080093b8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80093b8:	b480      	push	{r7}
 80093ba:	b087      	sub	sp, #28
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
 80093c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6a1b      	ldr	r3, [r3, #32]
 80093c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	6a1b      	ldr	r3, [r3, #32]
 80093cc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80093e0:	68fa      	ldr	r2, [r7, #12]
 80093e2:	4b1b      	ldr	r3, [pc, #108]	@ (8009450 <TIM_OC5_SetConfig+0x98>)
 80093e4:	4013      	ands	r3, r2
 80093e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80093e8:	683b      	ldr	r3, [r7, #0]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	68fa      	ldr	r2, [r7, #12]
 80093ee:	4313      	orrs	r3, r2
 80093f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80093f2:	693b      	ldr	r3, [r7, #16]
 80093f4:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80093f8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80093fa:	683b      	ldr	r3, [r7, #0]
 80093fc:	689b      	ldr	r3, [r3, #8]
 80093fe:	041b      	lsls	r3, r3, #16
 8009400:	693a      	ldr	r2, [r7, #16]
 8009402:	4313      	orrs	r3, r2
 8009404:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	4a12      	ldr	r2, [pc, #72]	@ (8009454 <TIM_OC5_SetConfig+0x9c>)
 800940a:	4293      	cmp	r3, r2
 800940c:	d003      	beq.n	8009416 <TIM_OC5_SetConfig+0x5e>
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	4a11      	ldr	r2, [pc, #68]	@ (8009458 <TIM_OC5_SetConfig+0xa0>)
 8009412:	4293      	cmp	r3, r2
 8009414:	d109      	bne.n	800942a <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800941c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800941e:	683b      	ldr	r3, [r7, #0]
 8009420:	695b      	ldr	r3, [r3, #20]
 8009422:	021b      	lsls	r3, r3, #8
 8009424:	697a      	ldr	r2, [r7, #20]
 8009426:	4313      	orrs	r3, r2
 8009428:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	697a      	ldr	r2, [r7, #20]
 800942e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	68fa      	ldr	r2, [r7, #12]
 8009434:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	685a      	ldr	r2, [r3, #4]
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	693a      	ldr	r2, [r7, #16]
 8009442:	621a      	str	r2, [r3, #32]
}
 8009444:	bf00      	nop
 8009446:	371c      	adds	r7, #28
 8009448:	46bd      	mov	sp, r7
 800944a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800944e:	4770      	bx	lr
 8009450:	fffeff8f 	.word	0xfffeff8f
 8009454:	40010000 	.word	0x40010000
 8009458:	40010400 	.word	0x40010400

0800945c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800945c:	b480      	push	{r7}
 800945e:	b087      	sub	sp, #28
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
 8009464:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	6a1b      	ldr	r3, [r3, #32]
 800946a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	6a1b      	ldr	r3, [r3, #32]
 8009470:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	685b      	ldr	r3, [r3, #4]
 800947c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009482:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009484:	68fa      	ldr	r2, [r7, #12]
 8009486:	4b1c      	ldr	r3, [pc, #112]	@ (80094f8 <TIM_OC6_SetConfig+0x9c>)
 8009488:	4013      	ands	r3, r2
 800948a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	021b      	lsls	r3, r3, #8
 8009492:	68fa      	ldr	r2, [r7, #12]
 8009494:	4313      	orrs	r3, r2
 8009496:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800949e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	689b      	ldr	r3, [r3, #8]
 80094a4:	051b      	lsls	r3, r3, #20
 80094a6:	693a      	ldr	r2, [r7, #16]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	4a13      	ldr	r2, [pc, #76]	@ (80094fc <TIM_OC6_SetConfig+0xa0>)
 80094b0:	4293      	cmp	r3, r2
 80094b2:	d003      	beq.n	80094bc <TIM_OC6_SetConfig+0x60>
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	4a12      	ldr	r2, [pc, #72]	@ (8009500 <TIM_OC6_SetConfig+0xa4>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d109      	bne.n	80094d0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80094bc:	697b      	ldr	r3, [r7, #20]
 80094be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80094c2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	695b      	ldr	r3, [r3, #20]
 80094c8:	029b      	lsls	r3, r3, #10
 80094ca:	697a      	ldr	r2, [r7, #20]
 80094cc:	4313      	orrs	r3, r2
 80094ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	697a      	ldr	r2, [r7, #20]
 80094d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	685a      	ldr	r2, [r3, #4]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	693a      	ldr	r2, [r7, #16]
 80094e8:	621a      	str	r2, [r3, #32]
}
 80094ea:	bf00      	nop
 80094ec:	371c      	adds	r7, #28
 80094ee:	46bd      	mov	sp, r7
 80094f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094f4:	4770      	bx	lr
 80094f6:	bf00      	nop
 80094f8:	feff8fff 	.word	0xfeff8fff
 80094fc:	40010000 	.word	0x40010000
 8009500:	40010400 	.word	0x40010400

08009504 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009504:	b480      	push	{r7}
 8009506:	b087      	sub	sp, #28
 8009508:	af00      	add	r7, sp, #0
 800950a:	60f8      	str	r0, [r7, #12]
 800950c:	60b9      	str	r1, [r7, #8]
 800950e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	6a1b      	ldr	r3, [r3, #32]
 8009514:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6a1b      	ldr	r3, [r3, #32]
 800951a:	f023 0201 	bic.w	r2, r3, #1
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	699b      	ldr	r3, [r3, #24]
 8009526:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009528:	693b      	ldr	r3, [r7, #16]
 800952a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800952e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	011b      	lsls	r3, r3, #4
 8009534:	693a      	ldr	r2, [r7, #16]
 8009536:	4313      	orrs	r3, r2
 8009538:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	f023 030a 	bic.w	r3, r3, #10
 8009540:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8009542:	697a      	ldr	r2, [r7, #20]
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	4313      	orrs	r3, r2
 8009548:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	693a      	ldr	r2, [r7, #16]
 800954e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	697a      	ldr	r2, [r7, #20]
 8009554:	621a      	str	r2, [r3, #32]
}
 8009556:	bf00      	nop
 8009558:	371c      	adds	r7, #28
 800955a:	46bd      	mov	sp, r7
 800955c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009560:	4770      	bx	lr

08009562 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009562:	b480      	push	{r7}
 8009564:	b087      	sub	sp, #28
 8009566:	af00      	add	r7, sp, #0
 8009568:	60f8      	str	r0, [r7, #12]
 800956a:	60b9      	str	r1, [r7, #8]
 800956c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	6a1b      	ldr	r3, [r3, #32]
 8009572:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	6a1b      	ldr	r3, [r3, #32]
 8009578:	f023 0210 	bic.w	r2, r3, #16
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	699b      	ldr	r3, [r3, #24]
 8009584:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009586:	693b      	ldr	r3, [r7, #16]
 8009588:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800958c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	031b      	lsls	r3, r3, #12
 8009592:	693a      	ldr	r2, [r7, #16]
 8009594:	4313      	orrs	r3, r2
 8009596:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8009598:	697b      	ldr	r3, [r7, #20]
 800959a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800959e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80095a0:	68bb      	ldr	r3, [r7, #8]
 80095a2:	011b      	lsls	r3, r3, #4
 80095a4:	697a      	ldr	r2, [r7, #20]
 80095a6:	4313      	orrs	r3, r2
 80095a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	693a      	ldr	r2, [r7, #16]
 80095ae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	697a      	ldr	r2, [r7, #20]
 80095b4:	621a      	str	r2, [r3, #32]
}
 80095b6:	bf00      	nop
 80095b8:	371c      	adds	r7, #28
 80095ba:	46bd      	mov	sp, r7
 80095bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095c0:	4770      	bx	lr

080095c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80095c2:	b480      	push	{r7}
 80095c4:	b085      	sub	sp, #20
 80095c6:	af00      	add	r7, sp, #0
 80095c8:	6078      	str	r0, [r7, #4]
 80095ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	689b      	ldr	r3, [r3, #8]
 80095d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80095da:	683a      	ldr	r2, [r7, #0]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	4313      	orrs	r3, r2
 80095e0:	f043 0307 	orr.w	r3, r3, #7
 80095e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	68fa      	ldr	r2, [r7, #12]
 80095ea:	609a      	str	r2, [r3, #8]
}
 80095ec:	bf00      	nop
 80095ee:	3714      	adds	r7, #20
 80095f0:	46bd      	mov	sp, r7
 80095f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095f6:	4770      	bx	lr

080095f8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80095f8:	b480      	push	{r7}
 80095fa:	b087      	sub	sp, #28
 80095fc:	af00      	add	r7, sp, #0
 80095fe:	60f8      	str	r0, [r7, #12]
 8009600:	60b9      	str	r1, [r7, #8]
 8009602:	607a      	str	r2, [r7, #4]
 8009604:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	689b      	ldr	r3, [r3, #8]
 800960a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800960c:	697b      	ldr	r3, [r7, #20]
 800960e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009612:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009614:	683b      	ldr	r3, [r7, #0]
 8009616:	021a      	lsls	r2, r3, #8
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	431a      	orrs	r2, r3
 800961c:	68bb      	ldr	r3, [r7, #8]
 800961e:	4313      	orrs	r3, r2
 8009620:	697a      	ldr	r2, [r7, #20]
 8009622:	4313      	orrs	r3, r2
 8009624:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	697a      	ldr	r2, [r7, #20]
 800962a:	609a      	str	r2, [r3, #8]
}
 800962c:	bf00      	nop
 800962e:	371c      	adds	r7, #28
 8009630:	46bd      	mov	sp, r7
 8009632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009636:	4770      	bx	lr

08009638 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009638:	b480      	push	{r7}
 800963a:	b087      	sub	sp, #28
 800963c:	af00      	add	r7, sp, #0
 800963e:	60f8      	str	r0, [r7, #12]
 8009640:	60b9      	str	r1, [r7, #8]
 8009642:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009644:	68bb      	ldr	r3, [r7, #8]
 8009646:	f003 031f 	and.w	r3, r3, #31
 800964a:	2201      	movs	r2, #1
 800964c:	fa02 f303 	lsl.w	r3, r2, r3
 8009650:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	6a1a      	ldr	r2, [r3, #32]
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	43db      	mvns	r3, r3
 800965a:	401a      	ands	r2, r3
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009660:	68fb      	ldr	r3, [r7, #12]
 8009662:	6a1a      	ldr	r2, [r3, #32]
 8009664:	68bb      	ldr	r3, [r7, #8]
 8009666:	f003 031f 	and.w	r3, r3, #31
 800966a:	6879      	ldr	r1, [r7, #4]
 800966c:	fa01 f303 	lsl.w	r3, r1, r3
 8009670:	431a      	orrs	r2, r3
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	621a      	str	r2, [r3, #32]
}
 8009676:	bf00      	nop
 8009678:	371c      	adds	r7, #28
 800967a:	46bd      	mov	sp, r7
 800967c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009680:	4770      	bx	lr
	...

08009684 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009684:	b480      	push	{r7}
 8009686:	b085      	sub	sp, #20
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800968e:	687b      	ldr	r3, [r7, #4]
 8009690:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009694:	2b01      	cmp	r3, #1
 8009696:	d101      	bne.n	800969c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009698:	2302      	movs	r3, #2
 800969a:	e06d      	b.n	8009778 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	2201      	movs	r2, #1
 80096a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	2202      	movs	r2, #2
 80096a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	685b      	ldr	r3, [r3, #4]
 80096b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	689b      	ldr	r3, [r3, #8]
 80096ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	4a30      	ldr	r2, [pc, #192]	@ (8009784 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d004      	beq.n	80096d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	4a2f      	ldr	r2, [pc, #188]	@ (8009788 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80096cc:	4293      	cmp	r3, r2
 80096ce:	d108      	bne.n	80096e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80096d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	68fa      	ldr	r2, [r7, #12]
 80096de:	4313      	orrs	r3, r2
 80096e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80096e8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	68fa      	ldr	r2, [r7, #12]
 80096f0:	4313      	orrs	r3, r2
 80096f2:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	68fa      	ldr	r2, [r7, #12]
 80096fa:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a20      	ldr	r2, [pc, #128]	@ (8009784 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d022      	beq.n	800974c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800970e:	d01d      	beq.n	800974c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a1d      	ldr	r2, [pc, #116]	@ (800978c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d018      	beq.n	800974c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a1c      	ldr	r2, [pc, #112]	@ (8009790 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d013      	beq.n	800974c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a1a      	ldr	r2, [pc, #104]	@ (8009794 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d00e      	beq.n	800974c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a15      	ldr	r2, [pc, #84]	@ (8009788 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d009      	beq.n	800974c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a16      	ldr	r2, [pc, #88]	@ (8009798 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d004      	beq.n	800974c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a15      	ldr	r2, [pc, #84]	@ (800979c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d10c      	bne.n	8009766 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800974c:	68bb      	ldr	r3, [r7, #8]
 800974e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009752:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	689b      	ldr	r3, [r3, #8]
 8009758:	68ba      	ldr	r2, [r7, #8]
 800975a:	4313      	orrs	r3, r2
 800975c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	68ba      	ldr	r2, [r7, #8]
 8009764:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	2201      	movs	r2, #1
 800976a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	2200      	movs	r2, #0
 8009772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009776:	2300      	movs	r3, #0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3714      	adds	r7, #20
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr
 8009784:	40010000 	.word	0x40010000
 8009788:	40010400 	.word	0x40010400
 800978c:	40000400 	.word	0x40000400
 8009790:	40000800 	.word	0x40000800
 8009794:	40000c00 	.word	0x40000c00
 8009798:	40014000 	.word	0x40014000
 800979c:	40001800 	.word	0x40001800

080097a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80097a0:	b480      	push	{r7}
 80097a2:	b083      	sub	sp, #12
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80097a8:	bf00      	nop
 80097aa:	370c      	adds	r7, #12
 80097ac:	46bd      	mov	sp, r7
 80097ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b2:	4770      	bx	lr

080097b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
 80097ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80097bc:	bf00      	nop
 80097be:	370c      	adds	r7, #12
 80097c0:	46bd      	mov	sp, r7
 80097c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c6:	4770      	bx	lr

080097c8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80097c8:	b480      	push	{r7}
 80097ca:	b083      	sub	sp, #12
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80097d0:	bf00      	nop
 80097d2:	370c      	adds	r7, #12
 80097d4:	46bd      	mov	sp, r7
 80097d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097da:	4770      	bx	lr

080097dc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80097dc:	b580      	push	{r7, lr}
 80097de:	b082      	sub	sp, #8
 80097e0:	af00      	add	r7, sp, #0
 80097e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d101      	bne.n	80097ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	e040      	b.n	8009870 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d106      	bne.n	8009804 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	2200      	movs	r2, #0
 80097fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f7fa fbda 	bl	8003fb8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2224      	movs	r2, #36	@ 0x24
 8009808:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f022 0201 	bic.w	r2, r2, #1
 8009818:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800981e:	2b00      	cmp	r3, #0
 8009820:	d002      	beq.n	8009828 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8009822:	6878      	ldr	r0, [r7, #4]
 8009824:	f000 fbde 	bl	8009fe4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009828:	6878      	ldr	r0, [r7, #4]
 800982a:	f000 f977 	bl	8009b1c <UART_SetConfig>
 800982e:	4603      	mov	r3, r0
 8009830:	2b01      	cmp	r3, #1
 8009832:	d101      	bne.n	8009838 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8009834:	2301      	movs	r3, #1
 8009836:	e01b      	b.n	8009870 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	685a      	ldr	r2, [r3, #4]
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009846:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	689a      	ldr	r2, [r3, #8]
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009856:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	681a      	ldr	r2, [r3, #0]
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	f042 0201 	orr.w	r2, r2, #1
 8009866:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009868:	6878      	ldr	r0, [r7, #4]
 800986a:	f000 fc5d 	bl	800a128 <UART_CheckIdleState>
 800986e:	4603      	mov	r3, r0
}
 8009870:	4618      	mov	r0, r3
 8009872:	3708      	adds	r7, #8
 8009874:	46bd      	mov	sp, r7
 8009876:	bd80      	pop	{r7, pc}

08009878 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009878:	b580      	push	{r7, lr}
 800987a:	b08a      	sub	sp, #40	@ 0x28
 800987c:	af02      	add	r7, sp, #8
 800987e:	60f8      	str	r0, [r7, #12]
 8009880:	60b9      	str	r1, [r7, #8]
 8009882:	603b      	str	r3, [r7, #0]
 8009884:	4613      	mov	r3, r2
 8009886:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800988c:	2b20      	cmp	r3, #32
 800988e:	d177      	bne.n	8009980 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d002      	beq.n	800989c <HAL_UART_Transmit+0x24>
 8009896:	88fb      	ldrh	r3, [r7, #6]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d101      	bne.n	80098a0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800989c:	2301      	movs	r3, #1
 800989e:	e070      	b.n	8009982 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	2200      	movs	r2, #0
 80098a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80098a8:	68fb      	ldr	r3, [r7, #12]
 80098aa:	2221      	movs	r2, #33	@ 0x21
 80098ac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80098ae:	f7fa fefd 	bl	80046ac <HAL_GetTick>
 80098b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	88fa      	ldrh	r2, [r7, #6]
 80098b8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	88fa      	ldrh	r2, [r7, #6]
 80098c0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	689b      	ldr	r3, [r3, #8]
 80098c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80098cc:	d108      	bne.n	80098e0 <HAL_UART_Transmit+0x68>
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	691b      	ldr	r3, [r3, #16]
 80098d2:	2b00      	cmp	r3, #0
 80098d4:	d104      	bne.n	80098e0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80098d6:	2300      	movs	r3, #0
 80098d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80098da:	68bb      	ldr	r3, [r7, #8]
 80098dc:	61bb      	str	r3, [r7, #24]
 80098de:	e003      	b.n	80098e8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80098e4:	2300      	movs	r3, #0
 80098e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80098e8:	e02f      	b.n	800994a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	9300      	str	r3, [sp, #0]
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	2200      	movs	r2, #0
 80098f2:	2180      	movs	r1, #128	@ 0x80
 80098f4:	68f8      	ldr	r0, [r7, #12]
 80098f6:	f000 fc6e 	bl	800a1d6 <UART_WaitOnFlagUntilTimeout>
 80098fa:	4603      	mov	r3, r0
 80098fc:	2b00      	cmp	r3, #0
 80098fe:	d004      	beq.n	800990a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	2220      	movs	r2, #32
 8009904:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8009906:	2303      	movs	r3, #3
 8009908:	e03b      	b.n	8009982 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800990a:	69fb      	ldr	r3, [r7, #28]
 800990c:	2b00      	cmp	r3, #0
 800990e:	d10b      	bne.n	8009928 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009910:	69bb      	ldr	r3, [r7, #24]
 8009912:	881b      	ldrh	r3, [r3, #0]
 8009914:	461a      	mov	r2, r3
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800991e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8009920:	69bb      	ldr	r3, [r7, #24]
 8009922:	3302      	adds	r3, #2
 8009924:	61bb      	str	r3, [r7, #24]
 8009926:	e007      	b.n	8009938 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009928:	69fb      	ldr	r3, [r7, #28]
 800992a:	781a      	ldrb	r2, [r3, #0]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009932:	69fb      	ldr	r3, [r7, #28]
 8009934:	3301      	adds	r3, #1
 8009936:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800993e:	b29b      	uxth	r3, r3
 8009940:	3b01      	subs	r3, #1
 8009942:	b29a      	uxth	r2, r3
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8009950:	b29b      	uxth	r3, r3
 8009952:	2b00      	cmp	r3, #0
 8009954:	d1c9      	bne.n	80098ea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	9300      	str	r3, [sp, #0]
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	2200      	movs	r2, #0
 800995e:	2140      	movs	r1, #64	@ 0x40
 8009960:	68f8      	ldr	r0, [r7, #12]
 8009962:	f000 fc38 	bl	800a1d6 <UART_WaitOnFlagUntilTimeout>
 8009966:	4603      	mov	r3, r0
 8009968:	2b00      	cmp	r3, #0
 800996a:	d004      	beq.n	8009976 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	2220      	movs	r2, #32
 8009970:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8009972:	2303      	movs	r3, #3
 8009974:	e005      	b.n	8009982 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	2220      	movs	r2, #32
 800997a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800997c:	2300      	movs	r3, #0
 800997e:	e000      	b.n	8009982 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8009980:	2302      	movs	r3, #2
  }
}
 8009982:	4618      	mov	r0, r3
 8009984:	3720      	adds	r7, #32
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}

0800998a <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800998a:	b580      	push	{r7, lr}
 800998c:	b08a      	sub	sp, #40	@ 0x28
 800998e:	af02      	add	r7, sp, #8
 8009990:	60f8      	str	r0, [r7, #12]
 8009992:	60b9      	str	r1, [r7, #8]
 8009994:	603b      	str	r3, [r7, #0]
 8009996:	4613      	mov	r3, r2
 8009998:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80099a0:	2b20      	cmp	r3, #32
 80099a2:	f040 80b5 	bne.w	8009b10 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d002      	beq.n	80099b2 <HAL_UART_Receive+0x28>
 80099ac:	88fb      	ldrh	r3, [r7, #6]
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d101      	bne.n	80099b6 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 80099b2:	2301      	movs	r3, #1
 80099b4:	e0ad      	b.n	8009b12 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	2200      	movs	r2, #0
 80099ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	2222      	movs	r2, #34	@ 0x22
 80099c2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2200      	movs	r2, #0
 80099ca:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80099cc:	f7fa fe6e 	bl	80046ac <HAL_GetTick>
 80099d0:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80099d2:	68fb      	ldr	r3, [r7, #12]
 80099d4:	88fa      	ldrh	r2, [r7, #6]
 80099d6:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
    huart->RxXferCount = Size;
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	88fa      	ldrh	r2, [r7, #6]
 80099de:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	689b      	ldr	r3, [r3, #8]
 80099e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099ea:	d10e      	bne.n	8009a0a <HAL_UART_Receive+0x80>
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	691b      	ldr	r3, [r3, #16]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	d105      	bne.n	8009a00 <HAL_UART_Receive+0x76>
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f240 12ff 	movw	r2, #511	@ 0x1ff
 80099fa:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 80099fe:	e02d      	b.n	8009a5c <HAL_UART_Receive+0xd2>
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	22ff      	movs	r2, #255	@ 0xff
 8009a04:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a08:	e028      	b.n	8009a5c <HAL_UART_Receive+0xd2>
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	689b      	ldr	r3, [r3, #8]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d10d      	bne.n	8009a2e <HAL_UART_Receive+0xa4>
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	691b      	ldr	r3, [r3, #16]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d104      	bne.n	8009a24 <HAL_UART_Receive+0x9a>
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	22ff      	movs	r2, #255	@ 0xff
 8009a1e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a22:	e01b      	b.n	8009a5c <HAL_UART_Receive+0xd2>
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	227f      	movs	r2, #127	@ 0x7f
 8009a28:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a2c:	e016      	b.n	8009a5c <HAL_UART_Receive+0xd2>
 8009a2e:	68fb      	ldr	r3, [r7, #12]
 8009a30:	689b      	ldr	r3, [r3, #8]
 8009a32:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009a36:	d10d      	bne.n	8009a54 <HAL_UART_Receive+0xca>
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	691b      	ldr	r3, [r3, #16]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d104      	bne.n	8009a4a <HAL_UART_Receive+0xc0>
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	227f      	movs	r2, #127	@ 0x7f
 8009a44:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a48:	e008      	b.n	8009a5c <HAL_UART_Receive+0xd2>
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	223f      	movs	r2, #63	@ 0x3f
 8009a4e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8009a52:	e003      	b.n	8009a5c <HAL_UART_Receive+0xd2>
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	2200      	movs	r2, #0
 8009a58:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    uhMask = huart->Mask;
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009a62:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	689b      	ldr	r3, [r3, #8]
 8009a68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009a6c:	d108      	bne.n	8009a80 <HAL_UART_Receive+0xf6>
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	691b      	ldr	r3, [r3, #16]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d104      	bne.n	8009a80 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8009a76:	2300      	movs	r3, #0
 8009a78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	61bb      	str	r3, [r7, #24]
 8009a7e:	e003      	b.n	8009a88 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009a84:	2300      	movs	r3, #0
 8009a86:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8009a88:	e036      	b.n	8009af8 <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8009a8a:	683b      	ldr	r3, [r7, #0]
 8009a8c:	9300      	str	r3, [sp, #0]
 8009a8e:	697b      	ldr	r3, [r7, #20]
 8009a90:	2200      	movs	r2, #0
 8009a92:	2120      	movs	r1, #32
 8009a94:	68f8      	ldr	r0, [r7, #12]
 8009a96:	f000 fb9e 	bl	800a1d6 <UART_WaitOnFlagUntilTimeout>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d005      	beq.n	8009aac <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	2220      	movs	r2, #32
 8009aa4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        return HAL_TIMEOUT;
 8009aa8:	2303      	movs	r3, #3
 8009aaa:	e032      	b.n	8009b12 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 8009aac:	69fb      	ldr	r3, [r7, #28]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d10c      	bne.n	8009acc <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ab8:	b29a      	uxth	r2, r3
 8009aba:	8a7b      	ldrh	r3, [r7, #18]
 8009abc:	4013      	ands	r3, r2
 8009abe:	b29a      	uxth	r2, r3
 8009ac0:	69bb      	ldr	r3, [r7, #24]
 8009ac2:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8009ac4:	69bb      	ldr	r3, [r7, #24]
 8009ac6:	3302      	adds	r3, #2
 8009ac8:	61bb      	str	r3, [r7, #24]
 8009aca:	e00c      	b.n	8009ae6 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8009acc:	68fb      	ldr	r3, [r7, #12]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ad2:	b2da      	uxtb	r2, r3
 8009ad4:	8a7b      	ldrh	r3, [r7, #18]
 8009ad6:	b2db      	uxtb	r3, r3
 8009ad8:	4013      	ands	r3, r2
 8009ada:	b2da      	uxtb	r2, r3
 8009adc:	69fb      	ldr	r3, [r7, #28]
 8009ade:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8009ae0:	69fb      	ldr	r3, [r7, #28]
 8009ae2:	3301      	adds	r3, #1
 8009ae4:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	3b01      	subs	r3, #1
 8009af0:	b29a      	uxth	r2, r3
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    while (huart->RxXferCount > 0U)
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d1c2      	bne.n	8009a8a <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009b04:	68fb      	ldr	r3, [r7, #12]
 8009b06:	2220      	movs	r2, #32
 8009b08:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    return HAL_OK;
 8009b0c:	2300      	movs	r3, #0
 8009b0e:	e000      	b.n	8009b12 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 8009b10:	2302      	movs	r3, #2
  }
}
 8009b12:	4618      	mov	r0, r3
 8009b14:	3720      	adds	r7, #32
 8009b16:	46bd      	mov	sp, r7
 8009b18:	bd80      	pop	{r7, pc}
	...

08009b1c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009b1c:	b580      	push	{r7, lr}
 8009b1e:	b088      	sub	sp, #32
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009b24:	2300      	movs	r3, #0
 8009b26:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	689a      	ldr	r2, [r3, #8]
 8009b2c:	687b      	ldr	r3, [r7, #4]
 8009b2e:	691b      	ldr	r3, [r3, #16]
 8009b30:	431a      	orrs	r2, r3
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	695b      	ldr	r3, [r3, #20]
 8009b36:	431a      	orrs	r2, r3
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	69db      	ldr	r3, [r3, #28]
 8009b3c:	4313      	orrs	r3, r2
 8009b3e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	681a      	ldr	r2, [r3, #0]
 8009b46:	4ba6      	ldr	r3, [pc, #664]	@ (8009de0 <UART_SetConfig+0x2c4>)
 8009b48:	4013      	ands	r3, r2
 8009b4a:	687a      	ldr	r2, [r7, #4]
 8009b4c:	6812      	ldr	r2, [r2, #0]
 8009b4e:	6979      	ldr	r1, [r7, #20]
 8009b50:	430b      	orrs	r3, r1
 8009b52:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	68da      	ldr	r2, [r3, #12]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	430a      	orrs	r2, r1
 8009b68:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	699b      	ldr	r3, [r3, #24]
 8009b6e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	6a1b      	ldr	r3, [r3, #32]
 8009b74:	697a      	ldr	r2, [r7, #20]
 8009b76:	4313      	orrs	r3, r2
 8009b78:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	681b      	ldr	r3, [r3, #0]
 8009b7e:	689b      	ldr	r3, [r3, #8]
 8009b80:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	697a      	ldr	r2, [r7, #20]
 8009b8a:	430a      	orrs	r2, r1
 8009b8c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	4a94      	ldr	r2, [pc, #592]	@ (8009de4 <UART_SetConfig+0x2c8>)
 8009b94:	4293      	cmp	r3, r2
 8009b96:	d120      	bne.n	8009bda <UART_SetConfig+0xbe>
 8009b98:	4b93      	ldr	r3, [pc, #588]	@ (8009de8 <UART_SetConfig+0x2cc>)
 8009b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b9e:	f003 0303 	and.w	r3, r3, #3
 8009ba2:	2b03      	cmp	r3, #3
 8009ba4:	d816      	bhi.n	8009bd4 <UART_SetConfig+0xb8>
 8009ba6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bac <UART_SetConfig+0x90>)
 8009ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bac:	08009bbd 	.word	0x08009bbd
 8009bb0:	08009bc9 	.word	0x08009bc9
 8009bb4:	08009bc3 	.word	0x08009bc3
 8009bb8:	08009bcf 	.word	0x08009bcf
 8009bbc:	2301      	movs	r3, #1
 8009bbe:	77fb      	strb	r3, [r7, #31]
 8009bc0:	e150      	b.n	8009e64 <UART_SetConfig+0x348>
 8009bc2:	2302      	movs	r3, #2
 8009bc4:	77fb      	strb	r3, [r7, #31]
 8009bc6:	e14d      	b.n	8009e64 <UART_SetConfig+0x348>
 8009bc8:	2304      	movs	r3, #4
 8009bca:	77fb      	strb	r3, [r7, #31]
 8009bcc:	e14a      	b.n	8009e64 <UART_SetConfig+0x348>
 8009bce:	2308      	movs	r3, #8
 8009bd0:	77fb      	strb	r3, [r7, #31]
 8009bd2:	e147      	b.n	8009e64 <UART_SetConfig+0x348>
 8009bd4:	2310      	movs	r3, #16
 8009bd6:	77fb      	strb	r3, [r7, #31]
 8009bd8:	e144      	b.n	8009e64 <UART_SetConfig+0x348>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a83      	ldr	r2, [pc, #524]	@ (8009dec <UART_SetConfig+0x2d0>)
 8009be0:	4293      	cmp	r3, r2
 8009be2:	d132      	bne.n	8009c4a <UART_SetConfig+0x12e>
 8009be4:	4b80      	ldr	r3, [pc, #512]	@ (8009de8 <UART_SetConfig+0x2cc>)
 8009be6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bea:	f003 030c 	and.w	r3, r3, #12
 8009bee:	2b0c      	cmp	r3, #12
 8009bf0:	d828      	bhi.n	8009c44 <UART_SetConfig+0x128>
 8009bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8009bf8 <UART_SetConfig+0xdc>)
 8009bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bf8:	08009c2d 	.word	0x08009c2d
 8009bfc:	08009c45 	.word	0x08009c45
 8009c00:	08009c45 	.word	0x08009c45
 8009c04:	08009c45 	.word	0x08009c45
 8009c08:	08009c39 	.word	0x08009c39
 8009c0c:	08009c45 	.word	0x08009c45
 8009c10:	08009c45 	.word	0x08009c45
 8009c14:	08009c45 	.word	0x08009c45
 8009c18:	08009c33 	.word	0x08009c33
 8009c1c:	08009c45 	.word	0x08009c45
 8009c20:	08009c45 	.word	0x08009c45
 8009c24:	08009c45 	.word	0x08009c45
 8009c28:	08009c3f 	.word	0x08009c3f
 8009c2c:	2300      	movs	r3, #0
 8009c2e:	77fb      	strb	r3, [r7, #31]
 8009c30:	e118      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c32:	2302      	movs	r3, #2
 8009c34:	77fb      	strb	r3, [r7, #31]
 8009c36:	e115      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c38:	2304      	movs	r3, #4
 8009c3a:	77fb      	strb	r3, [r7, #31]
 8009c3c:	e112      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c3e:	2308      	movs	r3, #8
 8009c40:	77fb      	strb	r3, [r7, #31]
 8009c42:	e10f      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c44:	2310      	movs	r3, #16
 8009c46:	77fb      	strb	r3, [r7, #31]
 8009c48:	e10c      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	4a68      	ldr	r2, [pc, #416]	@ (8009df0 <UART_SetConfig+0x2d4>)
 8009c50:	4293      	cmp	r3, r2
 8009c52:	d120      	bne.n	8009c96 <UART_SetConfig+0x17a>
 8009c54:	4b64      	ldr	r3, [pc, #400]	@ (8009de8 <UART_SetConfig+0x2cc>)
 8009c56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009c5a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009c5e:	2b30      	cmp	r3, #48	@ 0x30
 8009c60:	d013      	beq.n	8009c8a <UART_SetConfig+0x16e>
 8009c62:	2b30      	cmp	r3, #48	@ 0x30
 8009c64:	d814      	bhi.n	8009c90 <UART_SetConfig+0x174>
 8009c66:	2b20      	cmp	r3, #32
 8009c68:	d009      	beq.n	8009c7e <UART_SetConfig+0x162>
 8009c6a:	2b20      	cmp	r3, #32
 8009c6c:	d810      	bhi.n	8009c90 <UART_SetConfig+0x174>
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d002      	beq.n	8009c78 <UART_SetConfig+0x15c>
 8009c72:	2b10      	cmp	r3, #16
 8009c74:	d006      	beq.n	8009c84 <UART_SetConfig+0x168>
 8009c76:	e00b      	b.n	8009c90 <UART_SetConfig+0x174>
 8009c78:	2300      	movs	r3, #0
 8009c7a:	77fb      	strb	r3, [r7, #31]
 8009c7c:	e0f2      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c7e:	2302      	movs	r3, #2
 8009c80:	77fb      	strb	r3, [r7, #31]
 8009c82:	e0ef      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c84:	2304      	movs	r3, #4
 8009c86:	77fb      	strb	r3, [r7, #31]
 8009c88:	e0ec      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c8a:	2308      	movs	r3, #8
 8009c8c:	77fb      	strb	r3, [r7, #31]
 8009c8e:	e0e9      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c90:	2310      	movs	r3, #16
 8009c92:	77fb      	strb	r3, [r7, #31]
 8009c94:	e0e6      	b.n	8009e64 <UART_SetConfig+0x348>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a56      	ldr	r2, [pc, #344]	@ (8009df4 <UART_SetConfig+0x2d8>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d120      	bne.n	8009ce2 <UART_SetConfig+0x1c6>
 8009ca0:	4b51      	ldr	r3, [pc, #324]	@ (8009de8 <UART_SetConfig+0x2cc>)
 8009ca2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ca6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009caa:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cac:	d013      	beq.n	8009cd6 <UART_SetConfig+0x1ba>
 8009cae:	2bc0      	cmp	r3, #192	@ 0xc0
 8009cb0:	d814      	bhi.n	8009cdc <UART_SetConfig+0x1c0>
 8009cb2:	2b80      	cmp	r3, #128	@ 0x80
 8009cb4:	d009      	beq.n	8009cca <UART_SetConfig+0x1ae>
 8009cb6:	2b80      	cmp	r3, #128	@ 0x80
 8009cb8:	d810      	bhi.n	8009cdc <UART_SetConfig+0x1c0>
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d002      	beq.n	8009cc4 <UART_SetConfig+0x1a8>
 8009cbe:	2b40      	cmp	r3, #64	@ 0x40
 8009cc0:	d006      	beq.n	8009cd0 <UART_SetConfig+0x1b4>
 8009cc2:	e00b      	b.n	8009cdc <UART_SetConfig+0x1c0>
 8009cc4:	2300      	movs	r3, #0
 8009cc6:	77fb      	strb	r3, [r7, #31]
 8009cc8:	e0cc      	b.n	8009e64 <UART_SetConfig+0x348>
 8009cca:	2302      	movs	r3, #2
 8009ccc:	77fb      	strb	r3, [r7, #31]
 8009cce:	e0c9      	b.n	8009e64 <UART_SetConfig+0x348>
 8009cd0:	2304      	movs	r3, #4
 8009cd2:	77fb      	strb	r3, [r7, #31]
 8009cd4:	e0c6      	b.n	8009e64 <UART_SetConfig+0x348>
 8009cd6:	2308      	movs	r3, #8
 8009cd8:	77fb      	strb	r3, [r7, #31]
 8009cda:	e0c3      	b.n	8009e64 <UART_SetConfig+0x348>
 8009cdc:	2310      	movs	r3, #16
 8009cde:	77fb      	strb	r3, [r7, #31]
 8009ce0:	e0c0      	b.n	8009e64 <UART_SetConfig+0x348>
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	4a44      	ldr	r2, [pc, #272]	@ (8009df8 <UART_SetConfig+0x2dc>)
 8009ce8:	4293      	cmp	r3, r2
 8009cea:	d125      	bne.n	8009d38 <UART_SetConfig+0x21c>
 8009cec:	4b3e      	ldr	r3, [pc, #248]	@ (8009de8 <UART_SetConfig+0x2cc>)
 8009cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009cf2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009cf6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009cfa:	d017      	beq.n	8009d2c <UART_SetConfig+0x210>
 8009cfc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009d00:	d817      	bhi.n	8009d32 <UART_SetConfig+0x216>
 8009d02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d06:	d00b      	beq.n	8009d20 <UART_SetConfig+0x204>
 8009d08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d0c:	d811      	bhi.n	8009d32 <UART_SetConfig+0x216>
 8009d0e:	2b00      	cmp	r3, #0
 8009d10:	d003      	beq.n	8009d1a <UART_SetConfig+0x1fe>
 8009d12:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d16:	d006      	beq.n	8009d26 <UART_SetConfig+0x20a>
 8009d18:	e00b      	b.n	8009d32 <UART_SetConfig+0x216>
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	77fb      	strb	r3, [r7, #31]
 8009d1e:	e0a1      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d20:	2302      	movs	r3, #2
 8009d22:	77fb      	strb	r3, [r7, #31]
 8009d24:	e09e      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d26:	2304      	movs	r3, #4
 8009d28:	77fb      	strb	r3, [r7, #31]
 8009d2a:	e09b      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d2c:	2308      	movs	r3, #8
 8009d2e:	77fb      	strb	r3, [r7, #31]
 8009d30:	e098      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d32:	2310      	movs	r3, #16
 8009d34:	77fb      	strb	r3, [r7, #31]
 8009d36:	e095      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a2f      	ldr	r2, [pc, #188]	@ (8009dfc <UART_SetConfig+0x2e0>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d125      	bne.n	8009d8e <UART_SetConfig+0x272>
 8009d42:	4b29      	ldr	r3, [pc, #164]	@ (8009de8 <UART_SetConfig+0x2cc>)
 8009d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d48:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009d4c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d50:	d017      	beq.n	8009d82 <UART_SetConfig+0x266>
 8009d52:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009d56:	d817      	bhi.n	8009d88 <UART_SetConfig+0x26c>
 8009d58:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d5c:	d00b      	beq.n	8009d76 <UART_SetConfig+0x25a>
 8009d5e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009d62:	d811      	bhi.n	8009d88 <UART_SetConfig+0x26c>
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d003      	beq.n	8009d70 <UART_SetConfig+0x254>
 8009d68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d6c:	d006      	beq.n	8009d7c <UART_SetConfig+0x260>
 8009d6e:	e00b      	b.n	8009d88 <UART_SetConfig+0x26c>
 8009d70:	2301      	movs	r3, #1
 8009d72:	77fb      	strb	r3, [r7, #31]
 8009d74:	e076      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d76:	2302      	movs	r3, #2
 8009d78:	77fb      	strb	r3, [r7, #31]
 8009d7a:	e073      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d7c:	2304      	movs	r3, #4
 8009d7e:	77fb      	strb	r3, [r7, #31]
 8009d80:	e070      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d82:	2308      	movs	r3, #8
 8009d84:	77fb      	strb	r3, [r7, #31]
 8009d86:	e06d      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d88:	2310      	movs	r3, #16
 8009d8a:	77fb      	strb	r3, [r7, #31]
 8009d8c:	e06a      	b.n	8009e64 <UART_SetConfig+0x348>
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	4a1b      	ldr	r2, [pc, #108]	@ (8009e00 <UART_SetConfig+0x2e4>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d138      	bne.n	8009e0a <UART_SetConfig+0x2ee>
 8009d98:	4b13      	ldr	r3, [pc, #76]	@ (8009de8 <UART_SetConfig+0x2cc>)
 8009d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d9e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8009da2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009da6:	d017      	beq.n	8009dd8 <UART_SetConfig+0x2bc>
 8009da8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009dac:	d82a      	bhi.n	8009e04 <UART_SetConfig+0x2e8>
 8009dae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009db2:	d00b      	beq.n	8009dcc <UART_SetConfig+0x2b0>
 8009db4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009db8:	d824      	bhi.n	8009e04 <UART_SetConfig+0x2e8>
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d003      	beq.n	8009dc6 <UART_SetConfig+0x2aa>
 8009dbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009dc2:	d006      	beq.n	8009dd2 <UART_SetConfig+0x2b6>
 8009dc4:	e01e      	b.n	8009e04 <UART_SetConfig+0x2e8>
 8009dc6:	2300      	movs	r3, #0
 8009dc8:	77fb      	strb	r3, [r7, #31]
 8009dca:	e04b      	b.n	8009e64 <UART_SetConfig+0x348>
 8009dcc:	2302      	movs	r3, #2
 8009dce:	77fb      	strb	r3, [r7, #31]
 8009dd0:	e048      	b.n	8009e64 <UART_SetConfig+0x348>
 8009dd2:	2304      	movs	r3, #4
 8009dd4:	77fb      	strb	r3, [r7, #31]
 8009dd6:	e045      	b.n	8009e64 <UART_SetConfig+0x348>
 8009dd8:	2308      	movs	r3, #8
 8009dda:	77fb      	strb	r3, [r7, #31]
 8009ddc:	e042      	b.n	8009e64 <UART_SetConfig+0x348>
 8009dde:	bf00      	nop
 8009de0:	efff69f3 	.word	0xefff69f3
 8009de4:	40011000 	.word	0x40011000
 8009de8:	40023800 	.word	0x40023800
 8009dec:	40004400 	.word	0x40004400
 8009df0:	40004800 	.word	0x40004800
 8009df4:	40004c00 	.word	0x40004c00
 8009df8:	40005000 	.word	0x40005000
 8009dfc:	40011400 	.word	0x40011400
 8009e00:	40007800 	.word	0x40007800
 8009e04:	2310      	movs	r3, #16
 8009e06:	77fb      	strb	r3, [r7, #31]
 8009e08:	e02c      	b.n	8009e64 <UART_SetConfig+0x348>
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	4a72      	ldr	r2, [pc, #456]	@ (8009fd8 <UART_SetConfig+0x4bc>)
 8009e10:	4293      	cmp	r3, r2
 8009e12:	d125      	bne.n	8009e60 <UART_SetConfig+0x344>
 8009e14:	4b71      	ldr	r3, [pc, #452]	@ (8009fdc <UART_SetConfig+0x4c0>)
 8009e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009e1a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8009e1e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009e22:	d017      	beq.n	8009e54 <UART_SetConfig+0x338>
 8009e24:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8009e28:	d817      	bhi.n	8009e5a <UART_SetConfig+0x33e>
 8009e2a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e2e:	d00b      	beq.n	8009e48 <UART_SetConfig+0x32c>
 8009e30:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e34:	d811      	bhi.n	8009e5a <UART_SetConfig+0x33e>
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d003      	beq.n	8009e42 <UART_SetConfig+0x326>
 8009e3a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009e3e:	d006      	beq.n	8009e4e <UART_SetConfig+0x332>
 8009e40:	e00b      	b.n	8009e5a <UART_SetConfig+0x33e>
 8009e42:	2300      	movs	r3, #0
 8009e44:	77fb      	strb	r3, [r7, #31]
 8009e46:	e00d      	b.n	8009e64 <UART_SetConfig+0x348>
 8009e48:	2302      	movs	r3, #2
 8009e4a:	77fb      	strb	r3, [r7, #31]
 8009e4c:	e00a      	b.n	8009e64 <UART_SetConfig+0x348>
 8009e4e:	2304      	movs	r3, #4
 8009e50:	77fb      	strb	r3, [r7, #31]
 8009e52:	e007      	b.n	8009e64 <UART_SetConfig+0x348>
 8009e54:	2308      	movs	r3, #8
 8009e56:	77fb      	strb	r3, [r7, #31]
 8009e58:	e004      	b.n	8009e64 <UART_SetConfig+0x348>
 8009e5a:	2310      	movs	r3, #16
 8009e5c:	77fb      	strb	r3, [r7, #31]
 8009e5e:	e001      	b.n	8009e64 <UART_SetConfig+0x348>
 8009e60:	2310      	movs	r3, #16
 8009e62:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	69db      	ldr	r3, [r3, #28]
 8009e68:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e6c:	d15b      	bne.n	8009f26 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009e6e:	7ffb      	ldrb	r3, [r7, #31]
 8009e70:	2b08      	cmp	r3, #8
 8009e72:	d828      	bhi.n	8009ec6 <UART_SetConfig+0x3aa>
 8009e74:	a201      	add	r2, pc, #4	@ (adr r2, 8009e7c <UART_SetConfig+0x360>)
 8009e76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e7a:	bf00      	nop
 8009e7c:	08009ea1 	.word	0x08009ea1
 8009e80:	08009ea9 	.word	0x08009ea9
 8009e84:	08009eb1 	.word	0x08009eb1
 8009e88:	08009ec7 	.word	0x08009ec7
 8009e8c:	08009eb7 	.word	0x08009eb7
 8009e90:	08009ec7 	.word	0x08009ec7
 8009e94:	08009ec7 	.word	0x08009ec7
 8009e98:	08009ec7 	.word	0x08009ec7
 8009e9c:	08009ebf 	.word	0x08009ebf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009ea0:	f7fc ff9e 	bl	8006de0 <HAL_RCC_GetPCLK1Freq>
 8009ea4:	61b8      	str	r0, [r7, #24]
        break;
 8009ea6:	e013      	b.n	8009ed0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009ea8:	f7fc ffae 	bl	8006e08 <HAL_RCC_GetPCLK2Freq>
 8009eac:	61b8      	str	r0, [r7, #24]
        break;
 8009eae:	e00f      	b.n	8009ed0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009eb0:	4b4b      	ldr	r3, [pc, #300]	@ (8009fe0 <UART_SetConfig+0x4c4>)
 8009eb2:	61bb      	str	r3, [r7, #24]
        break;
 8009eb4:	e00c      	b.n	8009ed0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009eb6:	f7fc fe81 	bl	8006bbc <HAL_RCC_GetSysClockFreq>
 8009eba:	61b8      	str	r0, [r7, #24]
        break;
 8009ebc:	e008      	b.n	8009ed0 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ebe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ec2:	61bb      	str	r3, [r7, #24]
        break;
 8009ec4:	e004      	b.n	8009ed0 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8009ec6:	2300      	movs	r3, #0
 8009ec8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009eca:	2301      	movs	r3, #1
 8009ecc:	77bb      	strb	r3, [r7, #30]
        break;
 8009ece:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009ed0:	69bb      	ldr	r3, [r7, #24]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d074      	beq.n	8009fc0 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009ed6:	69bb      	ldr	r3, [r7, #24]
 8009ed8:	005a      	lsls	r2, r3, #1
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	685b      	ldr	r3, [r3, #4]
 8009ede:	085b      	lsrs	r3, r3, #1
 8009ee0:	441a      	add	r2, r3
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	685b      	ldr	r3, [r3, #4]
 8009ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009eea:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009eec:	693b      	ldr	r3, [r7, #16]
 8009eee:	2b0f      	cmp	r3, #15
 8009ef0:	d916      	bls.n	8009f20 <UART_SetConfig+0x404>
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009ef8:	d212      	bcs.n	8009f20 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009efa:	693b      	ldr	r3, [r7, #16]
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	f023 030f 	bic.w	r3, r3, #15
 8009f02:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f04:	693b      	ldr	r3, [r7, #16]
 8009f06:	085b      	lsrs	r3, r3, #1
 8009f08:	b29b      	uxth	r3, r3
 8009f0a:	f003 0307 	and.w	r3, r3, #7
 8009f0e:	b29a      	uxth	r2, r3
 8009f10:	89fb      	ldrh	r3, [r7, #14]
 8009f12:	4313      	orrs	r3, r2
 8009f14:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	89fa      	ldrh	r2, [r7, #14]
 8009f1c:	60da      	str	r2, [r3, #12]
 8009f1e:	e04f      	b.n	8009fc0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009f20:	2301      	movs	r3, #1
 8009f22:	77bb      	strb	r3, [r7, #30]
 8009f24:	e04c      	b.n	8009fc0 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009f26:	7ffb      	ldrb	r3, [r7, #31]
 8009f28:	2b08      	cmp	r3, #8
 8009f2a:	d828      	bhi.n	8009f7e <UART_SetConfig+0x462>
 8009f2c:	a201      	add	r2, pc, #4	@ (adr r2, 8009f34 <UART_SetConfig+0x418>)
 8009f2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f32:	bf00      	nop
 8009f34:	08009f59 	.word	0x08009f59
 8009f38:	08009f61 	.word	0x08009f61
 8009f3c:	08009f69 	.word	0x08009f69
 8009f40:	08009f7f 	.word	0x08009f7f
 8009f44:	08009f6f 	.word	0x08009f6f
 8009f48:	08009f7f 	.word	0x08009f7f
 8009f4c:	08009f7f 	.word	0x08009f7f
 8009f50:	08009f7f 	.word	0x08009f7f
 8009f54:	08009f77 	.word	0x08009f77
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f58:	f7fc ff42 	bl	8006de0 <HAL_RCC_GetPCLK1Freq>
 8009f5c:	61b8      	str	r0, [r7, #24]
        break;
 8009f5e:	e013      	b.n	8009f88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f60:	f7fc ff52 	bl	8006e08 <HAL_RCC_GetPCLK2Freq>
 8009f64:	61b8      	str	r0, [r7, #24]
        break;
 8009f66:	e00f      	b.n	8009f88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f68:	4b1d      	ldr	r3, [pc, #116]	@ (8009fe0 <UART_SetConfig+0x4c4>)
 8009f6a:	61bb      	str	r3, [r7, #24]
        break;
 8009f6c:	e00c      	b.n	8009f88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f6e:	f7fc fe25 	bl	8006bbc <HAL_RCC_GetSysClockFreq>
 8009f72:	61b8      	str	r0, [r7, #24]
        break;
 8009f74:	e008      	b.n	8009f88 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f76:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f7a:	61bb      	str	r3, [r7, #24]
        break;
 8009f7c:	e004      	b.n	8009f88 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009f82:	2301      	movs	r3, #1
 8009f84:	77bb      	strb	r3, [r7, #30]
        break;
 8009f86:	bf00      	nop
    }

    if (pclk != 0U)
 8009f88:	69bb      	ldr	r3, [r7, #24]
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d018      	beq.n	8009fc0 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	685b      	ldr	r3, [r3, #4]
 8009f92:	085a      	lsrs	r2, r3, #1
 8009f94:	69bb      	ldr	r3, [r7, #24]
 8009f96:	441a      	add	r2, r3
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	685b      	ldr	r3, [r3, #4]
 8009f9c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fa0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fa2:	693b      	ldr	r3, [r7, #16]
 8009fa4:	2b0f      	cmp	r3, #15
 8009fa6:	d909      	bls.n	8009fbc <UART_SetConfig+0x4a0>
 8009fa8:	693b      	ldr	r3, [r7, #16]
 8009faa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fae:	d205      	bcs.n	8009fbc <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009fb0:	693b      	ldr	r3, [r7, #16]
 8009fb2:	b29a      	uxth	r2, r3
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	60da      	str	r2, [r3, #12]
 8009fba:	e001      	b.n	8009fc0 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2200      	movs	r2, #0
 8009fca:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8009fcc:	7fbb      	ldrb	r3, [r7, #30]
}
 8009fce:	4618      	mov	r0, r3
 8009fd0:	3720      	adds	r7, #32
 8009fd2:	46bd      	mov	sp, r7
 8009fd4:	bd80      	pop	{r7, pc}
 8009fd6:	bf00      	nop
 8009fd8:	40007c00 	.word	0x40007c00
 8009fdc:	40023800 	.word	0x40023800
 8009fe0:	00f42400 	.word	0x00f42400

08009fe4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ff0:	f003 0308 	and.w	r3, r3, #8
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d00a      	beq.n	800a00e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	681b      	ldr	r3, [r3, #0]
 8009ffc:	685b      	ldr	r3, [r3, #4]
 8009ffe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	681b      	ldr	r3, [r3, #0]
 800a00a:	430a      	orrs	r2, r1
 800a00c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a012:	f003 0301 	and.w	r3, r3, #1
 800a016:	2b00      	cmp	r3, #0
 800a018:	d00a      	beq.n	800a030 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	430a      	orrs	r2, r1
 800a02e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a034:	f003 0302 	and.w	r3, r3, #2
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d00a      	beq.n	800a052 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	685b      	ldr	r3, [r3, #4]
 800a042:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	430a      	orrs	r2, r1
 800a050:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a056:	f003 0304 	and.w	r3, r3, #4
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d00a      	beq.n	800a074 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	685b      	ldr	r3, [r3, #4]
 800a064:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	430a      	orrs	r2, r1
 800a072:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a078:	f003 0310 	and.w	r3, r3, #16
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d00a      	beq.n	800a096 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a08e:	687b      	ldr	r3, [r7, #4]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	430a      	orrs	r2, r1
 800a094:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a09a:	f003 0320 	and.w	r3, r3, #32
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00a      	beq.n	800a0b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	689b      	ldr	r3, [r3, #8]
 800a0a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	430a      	orrs	r2, r1
 800a0b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d01a      	beq.n	800a0fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a0c4:	687b      	ldr	r3, [r7, #4]
 800a0c6:	681b      	ldr	r3, [r3, #0]
 800a0c8:	685b      	ldr	r3, [r3, #4]
 800a0ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	430a      	orrs	r2, r1
 800a0d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0e2:	d10a      	bne.n	800a0fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	685b      	ldr	r3, [r3, #4]
 800a0ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0f2:	687b      	ldr	r3, [r7, #4]
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a102:	2b00      	cmp	r3, #0
 800a104:	d00a      	beq.n	800a11c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	430a      	orrs	r2, r1
 800a11a:	605a      	str	r2, [r3, #4]
  }
}
 800a11c:	bf00      	nop
 800a11e:	370c      	adds	r7, #12
 800a120:	46bd      	mov	sp, r7
 800a122:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a126:	4770      	bx	lr

0800a128 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a128:	b580      	push	{r7, lr}
 800a12a:	b08c      	sub	sp, #48	@ 0x30
 800a12c:	af02      	add	r7, sp, #8
 800a12e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2200      	movs	r2, #0
 800a134:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a138:	f7fa fab8 	bl	80046ac <HAL_GetTick>
 800a13c:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	f003 0308 	and.w	r3, r3, #8
 800a148:	2b08      	cmp	r3, #8
 800a14a:	d12e      	bne.n	800a1aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a14c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a150:	9300      	str	r3, [sp, #0]
 800a152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a154:	2200      	movs	r2, #0
 800a156:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a15a:	6878      	ldr	r0, [r7, #4]
 800a15c:	f000 f83b 	bl	800a1d6 <UART_WaitOnFlagUntilTimeout>
 800a160:	4603      	mov	r3, r0
 800a162:	2b00      	cmp	r3, #0
 800a164:	d021      	beq.n	800a1aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a16c:	693b      	ldr	r3, [r7, #16]
 800a16e:	e853 3f00 	ldrex	r3, [r3]
 800a172:	60fb      	str	r3, [r7, #12]
   return(result);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a17a:	623b      	str	r3, [r7, #32]
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	461a      	mov	r2, r3
 800a182:	6a3b      	ldr	r3, [r7, #32]
 800a184:	61fb      	str	r3, [r7, #28]
 800a186:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a188:	69b9      	ldr	r1, [r7, #24]
 800a18a:	69fa      	ldr	r2, [r7, #28]
 800a18c:	e841 2300 	strex	r3, r2, [r1]
 800a190:	617b      	str	r3, [r7, #20]
   return(result);
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	2b00      	cmp	r3, #0
 800a196:	d1e6      	bne.n	800a166 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2220      	movs	r2, #32
 800a19c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	2200      	movs	r2, #0
 800a1a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1a6:	2303      	movs	r3, #3
 800a1a8:	e011      	b.n	800a1ce <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	2220      	movs	r2, #32
 800a1ae:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2220      	movs	r2, #32
 800a1b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2200      	movs	r2, #0
 800a1c8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800a1cc:	2300      	movs	r3, #0
}
 800a1ce:	4618      	mov	r0, r3
 800a1d0:	3728      	adds	r7, #40	@ 0x28
 800a1d2:	46bd      	mov	sp, r7
 800a1d4:	bd80      	pop	{r7, pc}

0800a1d6 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b084      	sub	sp, #16
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	60f8      	str	r0, [r7, #12]
 800a1de:	60b9      	str	r1, [r7, #8]
 800a1e0:	603b      	str	r3, [r7, #0]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a1e6:	e04f      	b.n	800a288 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a1e8:	69bb      	ldr	r3, [r7, #24]
 800a1ea:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a1ee:	d04b      	beq.n	800a288 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1f0:	f7fa fa5c 	bl	80046ac <HAL_GetTick>
 800a1f4:	4602      	mov	r2, r0
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	1ad3      	subs	r3, r2, r3
 800a1fa:	69ba      	ldr	r2, [r7, #24]
 800a1fc:	429a      	cmp	r2, r3
 800a1fe:	d302      	bcc.n	800a206 <UART_WaitOnFlagUntilTimeout+0x30>
 800a200:	69bb      	ldr	r3, [r7, #24]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d101      	bne.n	800a20a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a206:	2303      	movs	r3, #3
 800a208:	e04e      	b.n	800a2a8 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f003 0304 	and.w	r3, r3, #4
 800a214:	2b00      	cmp	r3, #0
 800a216:	d037      	beq.n	800a288 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a218:	68bb      	ldr	r3, [r7, #8]
 800a21a:	2b80      	cmp	r3, #128	@ 0x80
 800a21c:	d034      	beq.n	800a288 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	2b40      	cmp	r3, #64	@ 0x40
 800a222:	d031      	beq.n	800a288 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	69db      	ldr	r3, [r3, #28]
 800a22a:	f003 0308 	and.w	r3, r3, #8
 800a22e:	2b08      	cmp	r3, #8
 800a230:	d110      	bne.n	800a254 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	2208      	movs	r2, #8
 800a238:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a23a:	68f8      	ldr	r0, [r7, #12]
 800a23c:	f000 f838 	bl	800a2b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	2208      	movs	r2, #8
 800a244:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	2200      	movs	r2, #0
 800a24c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800a250:	2301      	movs	r3, #1
 800a252:	e029      	b.n	800a2a8 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	69db      	ldr	r3, [r3, #28]
 800a25a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a25e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a262:	d111      	bne.n	800a288 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a264:	68fb      	ldr	r3, [r7, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a26c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a26e:	68f8      	ldr	r0, [r7, #12]
 800a270:	f000 f81e 	bl	800a2b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	2220      	movs	r2, #32
 800a278:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	2200      	movs	r2, #0
 800a280:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800a284:	2303      	movs	r3, #3
 800a286:	e00f      	b.n	800a2a8 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	69da      	ldr	r2, [r3, #28]
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	4013      	ands	r3, r2
 800a292:	68ba      	ldr	r2, [r7, #8]
 800a294:	429a      	cmp	r2, r3
 800a296:	bf0c      	ite	eq
 800a298:	2301      	moveq	r3, #1
 800a29a:	2300      	movne	r3, #0
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	461a      	mov	r2, r3
 800a2a0:	79fb      	ldrb	r3, [r7, #7]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d0a0      	beq.n	800a1e8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a2a6:	2300      	movs	r3, #0
}
 800a2a8:	4618      	mov	r0, r3
 800a2aa:	3710      	adds	r7, #16
 800a2ac:	46bd      	mov	sp, r7
 800a2ae:	bd80      	pop	{r7, pc}

0800a2b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a2b0:	b480      	push	{r7}
 800a2b2:	b095      	sub	sp, #84	@ 0x54
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a2c0:	e853 3f00 	ldrex	r3, [r3]
 800a2c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a2c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a2cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a2d6:	643b      	str	r3, [r7, #64]	@ 0x40
 800a2d8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a2dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a2de:	e841 2300 	strex	r3, r2, [r1]
 800a2e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a2e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d1e6      	bne.n	800a2b8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3308      	adds	r3, #8
 800a2f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a2f2:	6a3b      	ldr	r3, [r7, #32]
 800a2f4:	e853 3f00 	ldrex	r3, [r3]
 800a2f8:	61fb      	str	r3, [r7, #28]
   return(result);
 800a2fa:	69fb      	ldr	r3, [r7, #28]
 800a2fc:	f023 0301 	bic.w	r3, r3, #1
 800a300:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	3308      	adds	r3, #8
 800a308:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a30a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a30c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a30e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a310:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a312:	e841 2300 	strex	r3, r2, [r1]
 800a316:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d1e5      	bne.n	800a2ea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a322:	2b01      	cmp	r3, #1
 800a324:	d118      	bne.n	800a358 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a32c:	68fb      	ldr	r3, [r7, #12]
 800a32e:	e853 3f00 	ldrex	r3, [r3]
 800a332:	60bb      	str	r3, [r7, #8]
   return(result);
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	f023 0310 	bic.w	r3, r3, #16
 800a33a:	647b      	str	r3, [r7, #68]	@ 0x44
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	461a      	mov	r2, r3
 800a342:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a344:	61bb      	str	r3, [r7, #24]
 800a346:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a348:	6979      	ldr	r1, [r7, #20]
 800a34a:	69ba      	ldr	r2, [r7, #24]
 800a34c:	e841 2300 	strex	r3, r2, [r1]
 800a350:	613b      	str	r3, [r7, #16]
   return(result);
 800a352:	693b      	ldr	r3, [r7, #16]
 800a354:	2b00      	cmp	r3, #0
 800a356:	d1e6      	bne.n	800a326 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2220      	movs	r2, #32
 800a35c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2200      	movs	r2, #0
 800a364:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a366:	687b      	ldr	r3, [r7, #4]
 800a368:	2200      	movs	r2, #0
 800a36a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800a36c:	bf00      	nop
 800a36e:	3754      	adds	r7, #84	@ 0x54
 800a370:	46bd      	mov	sp, r7
 800a372:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a376:	4770      	bx	lr

0800a378 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a378:	b084      	sub	sp, #16
 800a37a:	b580      	push	{r7, lr}
 800a37c:	b084      	sub	sp, #16
 800a37e:	af00      	add	r7, sp, #0
 800a380:	6078      	str	r0, [r7, #4]
 800a382:	f107 001c 	add.w	r0, r7, #28
 800a386:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a38a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800a38e:	2b01      	cmp	r3, #1
 800a390:	d121      	bne.n	800a3d6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a396:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	68da      	ldr	r2, [r3, #12]
 800a3a2:	4b21      	ldr	r3, [pc, #132]	@ (800a428 <USB_CoreInit+0xb0>)
 800a3a4:	4013      	ands	r3, r2
 800a3a6:	687a      	ldr	r2, [r7, #4]
 800a3a8:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	68db      	ldr	r3, [r3, #12]
 800a3ae:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a3b6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a3ba:	2b01      	cmp	r3, #1
 800a3bc:	d105      	bne.n	800a3ca <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	68db      	ldr	r3, [r3, #12]
 800a3c2:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 fa92 	bl	800a8f4 <USB_CoreReset>
 800a3d0:	4603      	mov	r3, r0
 800a3d2:	73fb      	strb	r3, [r7, #15]
 800a3d4:	e010      	b.n	800a3f8 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	68db      	ldr	r3, [r3, #12]
 800a3da:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a3e2:	6878      	ldr	r0, [r7, #4]
 800a3e4:	f000 fa86 	bl	800a8f4 <USB_CoreReset>
 800a3e8:	4603      	mov	r3, r0
 800a3ea:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3f0:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800a3f8:	7fbb      	ldrb	r3, [r7, #30]
 800a3fa:	2b01      	cmp	r3, #1
 800a3fc:	d10b      	bne.n	800a416 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	689b      	ldr	r3, [r3, #8]
 800a402:	f043 0206 	orr.w	r2, r3, #6
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	689b      	ldr	r3, [r3, #8]
 800a40e:	f043 0220 	orr.w	r2, r3, #32
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a416:	7bfb      	ldrb	r3, [r7, #15]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3710      	adds	r7, #16
 800a41c:	46bd      	mov	sp, r7
 800a41e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a422:	b004      	add	sp, #16
 800a424:	4770      	bx	lr
 800a426:	bf00      	nop
 800a428:	ffbdffbf 	.word	0xffbdffbf

0800a42c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a42c:	b480      	push	{r7}
 800a42e:	b083      	sub	sp, #12
 800a430:	af00      	add	r7, sp, #0
 800a432:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	689b      	ldr	r3, [r3, #8]
 800a438:	f023 0201 	bic.w	r2, r3, #1
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a440:	2300      	movs	r3, #0
}
 800a442:	4618      	mov	r0, r3
 800a444:	370c      	adds	r7, #12
 800a446:	46bd      	mov	sp, r7
 800a448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a44c:	4770      	bx	lr

0800a44e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a44e:	b580      	push	{r7, lr}
 800a450:	b084      	sub	sp, #16
 800a452:	af00      	add	r7, sp, #0
 800a454:	6078      	str	r0, [r7, #4]
 800a456:	460b      	mov	r3, r1
 800a458:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a45a:	2300      	movs	r3, #0
 800a45c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	68db      	ldr	r3, [r3, #12]
 800a462:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a46a:	78fb      	ldrb	r3, [r7, #3]
 800a46c:	2b01      	cmp	r3, #1
 800a46e:	d115      	bne.n	800a49c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	68db      	ldr	r3, [r3, #12]
 800a474:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a47c:	200a      	movs	r0, #10
 800a47e:	f7fa f921 	bl	80046c4 <HAL_Delay>
      ms += 10U;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	330a      	adds	r3, #10
 800a486:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 fa25 	bl	800a8d8 <USB_GetMode>
 800a48e:	4603      	mov	r3, r0
 800a490:	2b01      	cmp	r3, #1
 800a492:	d01e      	beq.n	800a4d2 <USB_SetCurrentMode+0x84>
 800a494:	68fb      	ldr	r3, [r7, #12]
 800a496:	2bc7      	cmp	r3, #199	@ 0xc7
 800a498:	d9f0      	bls.n	800a47c <USB_SetCurrentMode+0x2e>
 800a49a:	e01a      	b.n	800a4d2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a49c:	78fb      	ldrb	r3, [r7, #3]
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d115      	bne.n	800a4ce <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800a4ae:	200a      	movs	r0, #10
 800a4b0:	f7fa f908 	bl	80046c4 <HAL_Delay>
      ms += 10U;
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	330a      	adds	r3, #10
 800a4b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800a4ba:	6878      	ldr	r0, [r7, #4]
 800a4bc:	f000 fa0c 	bl	800a8d8 <USB_GetMode>
 800a4c0:	4603      	mov	r3, r0
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d005      	beq.n	800a4d2 <USB_SetCurrentMode+0x84>
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	2bc7      	cmp	r3, #199	@ 0xc7
 800a4ca:	d9f0      	bls.n	800a4ae <USB_SetCurrentMode+0x60>
 800a4cc:	e001      	b.n	800a4d2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	e005      	b.n	800a4de <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	2bc8      	cmp	r3, #200	@ 0xc8
 800a4d6:	d101      	bne.n	800a4dc <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	e000      	b.n	800a4de <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a4dc:	2300      	movs	r3, #0
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3710      	adds	r7, #16
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}
	...

0800a4e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a4e8:	b084      	sub	sp, #16
 800a4ea:	b580      	push	{r7, lr}
 800a4ec:	b086      	sub	sp, #24
 800a4ee:	af00      	add	r7, sp, #0
 800a4f0:	6078      	str	r0, [r7, #4]
 800a4f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800a4f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a502:	2300      	movs	r3, #0
 800a504:	613b      	str	r3, [r7, #16]
 800a506:	e009      	b.n	800a51c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a508:	687a      	ldr	r2, [r7, #4]
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	3340      	adds	r3, #64	@ 0x40
 800a50e:	009b      	lsls	r3, r3, #2
 800a510:	4413      	add	r3, r2
 800a512:	2200      	movs	r2, #0
 800a514:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	3301      	adds	r3, #1
 800a51a:	613b      	str	r3, [r7, #16]
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	2b0e      	cmp	r3, #14
 800a520:	d9f2      	bls.n	800a508 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a522:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a526:	2b00      	cmp	r3, #0
 800a528:	d11c      	bne.n	800a564 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a530:	685b      	ldr	r3, [r3, #4]
 800a532:	68fa      	ldr	r2, [r7, #12]
 800a534:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a538:	f043 0302 	orr.w	r3, r3, #2
 800a53c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a542:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	601a      	str	r2, [r3, #0]
 800a562:	e005      	b.n	800a570 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a568:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a576:	461a      	mov	r2, r3
 800a578:	2300      	movs	r3, #0
 800a57a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a57c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800a580:	2b01      	cmp	r3, #1
 800a582:	d10d      	bne.n	800a5a0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a584:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d104      	bne.n	800a596 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a58c:	2100      	movs	r1, #0
 800a58e:	6878      	ldr	r0, [r7, #4]
 800a590:	f000 f968 	bl	800a864 <USB_SetDevSpeed>
 800a594:	e008      	b.n	800a5a8 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a596:	2101      	movs	r1, #1
 800a598:	6878      	ldr	r0, [r7, #4]
 800a59a:	f000 f963 	bl	800a864 <USB_SetDevSpeed>
 800a59e:	e003      	b.n	800a5a8 <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a5a0:	2103      	movs	r1, #3
 800a5a2:	6878      	ldr	r0, [r7, #4]
 800a5a4:	f000 f95e 	bl	800a864 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a5a8:	2110      	movs	r1, #16
 800a5aa:	6878      	ldr	r0, [r7, #4]
 800a5ac:	f000 f8fa 	bl	800a7a4 <USB_FlushTxFifo>
 800a5b0:	4603      	mov	r3, r0
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d001      	beq.n	800a5ba <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a5ba:	6878      	ldr	r0, [r7, #4]
 800a5bc:	f000 f924 	bl	800a808 <USB_FlushRxFifo>
 800a5c0:	4603      	mov	r3, r0
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d001      	beq.n	800a5ca <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 800a5c6:	2301      	movs	r3, #1
 800a5c8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5d0:	461a      	mov	r2, r3
 800a5d2:	2300      	movs	r3, #0
 800a5d4:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5dc:	461a      	mov	r2, r3
 800a5de:	2300      	movs	r3, #0
 800a5e0:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a5e8:	461a      	mov	r2, r3
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	613b      	str	r3, [r7, #16]
 800a5f2:	e043      	b.n	800a67c <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a5f4:	693b      	ldr	r3, [r7, #16]
 800a5f6:	015a      	lsls	r2, r3, #5
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	4413      	add	r3, r2
 800a5fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a606:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a60a:	d118      	bne.n	800a63e <USB_DevInit+0x156>
    {
      if (i == 0U)
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d10a      	bne.n	800a628 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a612:	693b      	ldr	r3, [r7, #16]
 800a614:	015a      	lsls	r2, r3, #5
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	4413      	add	r3, r2
 800a61a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a61e:	461a      	mov	r2, r3
 800a620:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a624:	6013      	str	r3, [r2, #0]
 800a626:	e013      	b.n	800a650 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	015a      	lsls	r2, r3, #5
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	4413      	add	r3, r2
 800a630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a634:	461a      	mov	r2, r3
 800a636:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a63a:	6013      	str	r3, [r2, #0]
 800a63c:	e008      	b.n	800a650 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a63e:	693b      	ldr	r3, [r7, #16]
 800a640:	015a      	lsls	r2, r3, #5
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	4413      	add	r3, r2
 800a646:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a64a:	461a      	mov	r2, r3
 800a64c:	2300      	movs	r3, #0
 800a64e:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a650:	693b      	ldr	r3, [r7, #16]
 800a652:	015a      	lsls	r2, r3, #5
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	4413      	add	r3, r2
 800a658:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a65c:	461a      	mov	r2, r3
 800a65e:	2300      	movs	r3, #0
 800a660:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a662:	693b      	ldr	r3, [r7, #16]
 800a664:	015a      	lsls	r2, r3, #5
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	4413      	add	r3, r2
 800a66a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a66e:	461a      	mov	r2, r3
 800a670:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a674:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	3301      	adds	r3, #1
 800a67a:	613b      	str	r3, [r7, #16]
 800a67c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a680:	461a      	mov	r2, r3
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	4293      	cmp	r3, r2
 800a686:	d3b5      	bcc.n	800a5f4 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a688:	2300      	movs	r3, #0
 800a68a:	613b      	str	r3, [r7, #16]
 800a68c:	e043      	b.n	800a716 <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	015a      	lsls	r2, r3, #5
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	4413      	add	r3, r2
 800a696:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a6a0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a6a4:	d118      	bne.n	800a6d8 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d10a      	bne.n	800a6c2 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a6ac:	693b      	ldr	r3, [r7, #16]
 800a6ae:	015a      	lsls	r2, r3, #5
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	4413      	add	r3, r2
 800a6b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6b8:	461a      	mov	r2, r3
 800a6ba:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800a6be:	6013      	str	r3, [r2, #0]
 800a6c0:	e013      	b.n	800a6ea <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a6c2:	693b      	ldr	r3, [r7, #16]
 800a6c4:	015a      	lsls	r2, r3, #5
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	4413      	add	r3, r2
 800a6ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6ce:	461a      	mov	r2, r3
 800a6d0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800a6d4:	6013      	str	r3, [r2, #0]
 800a6d6:	e008      	b.n	800a6ea <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a6d8:	693b      	ldr	r3, [r7, #16]
 800a6da:	015a      	lsls	r2, r3, #5
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	4413      	add	r3, r2
 800a6e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a6ea:	693b      	ldr	r3, [r7, #16]
 800a6ec:	015a      	lsls	r2, r3, #5
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	4413      	add	r3, r2
 800a6f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a6fc:	693b      	ldr	r3, [r7, #16]
 800a6fe:	015a      	lsls	r2, r3, #5
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	4413      	add	r3, r2
 800a704:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a708:	461a      	mov	r2, r3
 800a70a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800a70e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	3301      	adds	r3, #1
 800a714:	613b      	str	r3, [r7, #16]
 800a716:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800a71a:	461a      	mov	r2, r3
 800a71c:	693b      	ldr	r3, [r7, #16]
 800a71e:	4293      	cmp	r3, r2
 800a720:	d3b5      	bcc.n	800a68e <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a728:	691b      	ldr	r3, [r3, #16]
 800a72a:	68fa      	ldr	r2, [r7, #12]
 800a72c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a730:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a734:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2200      	movs	r2, #0
 800a73a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800a742:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a744:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d105      	bne.n	800a758 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	699b      	ldr	r3, [r3, #24]
 800a750:	f043 0210 	orr.w	r2, r3, #16
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	699a      	ldr	r2, [r3, #24]
 800a75c:	4b0f      	ldr	r3, [pc, #60]	@ (800a79c <USB_DevInit+0x2b4>)
 800a75e:	4313      	orrs	r3, r2
 800a760:	687a      	ldr	r2, [r7, #4]
 800a762:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a764:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d005      	beq.n	800a778 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	699b      	ldr	r3, [r3, #24]
 800a770:	f043 0208 	orr.w	r2, r3, #8
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a778:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a77c:	2b01      	cmp	r3, #1
 800a77e:	d105      	bne.n	800a78c <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	699a      	ldr	r2, [r3, #24]
 800a784:	4b06      	ldr	r3, [pc, #24]	@ (800a7a0 <USB_DevInit+0x2b8>)
 800a786:	4313      	orrs	r3, r2
 800a788:	687a      	ldr	r2, [r7, #4]
 800a78a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a78c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3718      	adds	r7, #24
 800a792:	46bd      	mov	sp, r7
 800a794:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a798:	b004      	add	sp, #16
 800a79a:	4770      	bx	lr
 800a79c:	803c3800 	.word	0x803c3800
 800a7a0:	40000004 	.word	0x40000004

0800a7a4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b085      	sub	sp, #20
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a7ae:	2300      	movs	r3, #0
 800a7b0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	3301      	adds	r3, #1
 800a7b6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7be:	d901      	bls.n	800a7c4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a7c0:	2303      	movs	r3, #3
 800a7c2:	e01b      	b.n	800a7fc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	691b      	ldr	r3, [r3, #16]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	daf2      	bge.n	800a7b2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a7cc:	2300      	movs	r3, #0
 800a7ce:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a7d0:	683b      	ldr	r3, [r7, #0]
 800a7d2:	019b      	lsls	r3, r3, #6
 800a7d4:	f043 0220 	orr.w	r2, r3, #32
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	3301      	adds	r3, #1
 800a7e0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a7e8:	d901      	bls.n	800a7ee <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a7ea:	2303      	movs	r3, #3
 800a7ec:	e006      	b.n	800a7fc <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	691b      	ldr	r3, [r3, #16]
 800a7f2:	f003 0320 	and.w	r3, r3, #32
 800a7f6:	2b20      	cmp	r3, #32
 800a7f8:	d0f0      	beq.n	800a7dc <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a7fa:	2300      	movs	r3, #0
}
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	3714      	adds	r7, #20
 800a800:	46bd      	mov	sp, r7
 800a802:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a806:	4770      	bx	lr

0800a808 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a808:	b480      	push	{r7}
 800a80a:	b085      	sub	sp, #20
 800a80c:	af00      	add	r7, sp, #0
 800a80e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a810:	2300      	movs	r3, #0
 800a812:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a814:	68fb      	ldr	r3, [r7, #12]
 800a816:	3301      	adds	r3, #1
 800a818:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a820:	d901      	bls.n	800a826 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a822:	2303      	movs	r3, #3
 800a824:	e018      	b.n	800a858 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	691b      	ldr	r3, [r3, #16]
 800a82a:	2b00      	cmp	r3, #0
 800a82c:	daf2      	bge.n	800a814 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a82e:	2300      	movs	r3, #0
 800a830:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2210      	movs	r2, #16
 800a836:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	3301      	adds	r3, #1
 800a83c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a83e:	68fb      	ldr	r3, [r7, #12]
 800a840:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a844:	d901      	bls.n	800a84a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a846:	2303      	movs	r3, #3
 800a848:	e006      	b.n	800a858 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	691b      	ldr	r3, [r3, #16]
 800a84e:	f003 0310 	and.w	r3, r3, #16
 800a852:	2b10      	cmp	r3, #16
 800a854:	d0f0      	beq.n	800a838 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a856:	2300      	movs	r3, #0
}
 800a858:	4618      	mov	r0, r3
 800a85a:	3714      	adds	r7, #20
 800a85c:	46bd      	mov	sp, r7
 800a85e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a862:	4770      	bx	lr

0800a864 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
 800a86c:	460b      	mov	r3, r1
 800a86e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a874:	68fb      	ldr	r3, [r7, #12]
 800a876:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a87a:	681a      	ldr	r2, [r3, #0]
 800a87c:	78fb      	ldrb	r3, [r7, #3]
 800a87e:	68f9      	ldr	r1, [r7, #12]
 800a880:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a884:	4313      	orrs	r3, r2
 800a886:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a888:	2300      	movs	r3, #0
}
 800a88a:	4618      	mov	r0, r3
 800a88c:	3714      	adds	r7, #20
 800a88e:	46bd      	mov	sp, r7
 800a890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a894:	4770      	bx	lr

0800a896 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a896:	b480      	push	{r7}
 800a898:	b085      	sub	sp, #20
 800a89a:	af00      	add	r7, sp, #0
 800a89c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	68fa      	ldr	r2, [r7, #12]
 800a8ac:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a8b0:	f023 0303 	bic.w	r3, r3, #3
 800a8b4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8bc:	685b      	ldr	r3, [r3, #4]
 800a8be:	68fa      	ldr	r2, [r7, #12]
 800a8c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a8c4:	f043 0302 	orr.w	r3, r3, #2
 800a8c8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a8ca:	2300      	movs	r3, #0
}
 800a8cc:	4618      	mov	r0, r3
 800a8ce:	3714      	adds	r7, #20
 800a8d0:	46bd      	mov	sp, r7
 800a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d6:	4770      	bx	lr

0800a8d8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a8d8:	b480      	push	{r7}
 800a8da:	b083      	sub	sp, #12
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	695b      	ldr	r3, [r3, #20]
 800a8e4:	f003 0301 	and.w	r3, r3, #1
}
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	370c      	adds	r7, #12
 800a8ec:	46bd      	mov	sp, r7
 800a8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f2:	4770      	bx	lr

0800a8f4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a8f4:	b480      	push	{r7}
 800a8f6:	b085      	sub	sp, #20
 800a8f8:	af00      	add	r7, sp, #0
 800a8fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	3301      	adds	r3, #1
 800a904:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a90c:	d901      	bls.n	800a912 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a90e:	2303      	movs	r3, #3
 800a910:	e022      	b.n	800a958 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	691b      	ldr	r3, [r3, #16]
 800a916:	2b00      	cmp	r3, #0
 800a918:	daf2      	bge.n	800a900 <USB_CoreReset+0xc>

  count = 10U;
 800a91a:	230a      	movs	r3, #10
 800a91c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a91e:	e002      	b.n	800a926 <USB_CoreReset+0x32>
  {
    count--;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	3b01      	subs	r3, #1
 800a924:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d1f9      	bne.n	800a920 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	691b      	ldr	r3, [r3, #16]
 800a930:	f043 0201 	orr.w	r2, r3, #1
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	3301      	adds	r3, #1
 800a93c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a944:	d901      	bls.n	800a94a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a946:	2303      	movs	r3, #3
 800a948:	e006      	b.n	800a958 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	691b      	ldr	r3, [r3, #16]
 800a94e:	f003 0301 	and.w	r3, r3, #1
 800a952:	2b01      	cmp	r3, #1
 800a954:	d0f0      	beq.n	800a938 <USB_CoreReset+0x44>

  return HAL_OK;
 800a956:	2300      	movs	r3, #0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3714      	adds	r7, #20
 800a95c:	46bd      	mov	sp, r7
 800a95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a962:	4770      	bx	lr

0800a964 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800a964:	b580      	push	{r7, lr}
 800a966:	b084      	sub	sp, #16
 800a968:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 10;
 800a96a:	4b87      	ldr	r3, [pc, #540]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a96c:	220a      	movs	r2, #10
 800a96e:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 1;
 800a970:	4b85      	ldr	r3, [pc, #532]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a972:	2201      	movs	r2, #1
 800a974:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 100;
 800a976:	4b84      	ldr	r3, [pc, #528]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a978:	2264      	movs	r2, #100	@ 0x64
 800a97a:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 111;
 800a97c:	4b82      	ldr	r3, [pc, #520]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a97e:	226f      	movs	r2, #111	@ 0x6f
 800a980:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800a982:	4b82      	ldr	r3, [pc, #520]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800a984:	22ff      	movs	r2, #255	@ 0xff
 800a986:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800a988:	4b80      	ldr	r3, [pc, #512]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800a98a:	22ff      	movs	r2, #255	@ 0xff
 800a98c:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800a98e:	4b7f      	ldr	r3, [pc, #508]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800a990:	22ff      	movs	r2, #255	@ 0xff
 800a992:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800a994:	4b7d      	ldr	r3, [pc, #500]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800a996:	2200      	movs	r2, #0
 800a998:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800a99a:	4b7d      	ldr	r3, [pc, #500]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800a99c:	2200      	movs	r2, #0
 800a99e:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800a9a0:	4b7b      	ldr	r3, [pc, #492]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800a9a2:	2200      	movs	r2, #0
 800a9a4:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800a9a6:	4b7a      	ldr	r3, [pc, #488]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800a9ac:	4b78      	ldr	r3, [pc, #480]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800a9ae:	2200      	movs	r2, #0
 800a9b0:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack without RTOS */
  lwip_init();
 800a9b2:	f000 fd3a 	bl	800b42a <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800a9b6:	4b74      	ldr	r3, [pc, #464]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9b8:	781b      	ldrb	r3, [r3, #0]
 800a9ba:	061a      	lsls	r2, r3, #24
 800a9bc:	4b72      	ldr	r3, [pc, #456]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9be:	785b      	ldrb	r3, [r3, #1]
 800a9c0:	041b      	lsls	r3, r3, #16
 800a9c2:	431a      	orrs	r2, r3
 800a9c4:	4b70      	ldr	r3, [pc, #448]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9c6:	789b      	ldrb	r3, [r3, #2]
 800a9c8:	021b      	lsls	r3, r3, #8
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	4a6e      	ldr	r2, [pc, #440]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9ce:	78d2      	ldrb	r2, [r2, #3]
 800a9d0:	4313      	orrs	r3, r2
 800a9d2:	061a      	lsls	r2, r3, #24
 800a9d4:	4b6c      	ldr	r3, [pc, #432]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9d6:	781b      	ldrb	r3, [r3, #0]
 800a9d8:	0619      	lsls	r1, r3, #24
 800a9da:	4b6b      	ldr	r3, [pc, #428]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9dc:	785b      	ldrb	r3, [r3, #1]
 800a9de:	041b      	lsls	r3, r3, #16
 800a9e0:	4319      	orrs	r1, r3
 800a9e2:	4b69      	ldr	r3, [pc, #420]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9e4:	789b      	ldrb	r3, [r3, #2]
 800a9e6:	021b      	lsls	r3, r3, #8
 800a9e8:	430b      	orrs	r3, r1
 800a9ea:	4967      	ldr	r1, [pc, #412]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9ec:	78c9      	ldrb	r1, [r1, #3]
 800a9ee:	430b      	orrs	r3, r1
 800a9f0:	021b      	lsls	r3, r3, #8
 800a9f2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800a9f6:	431a      	orrs	r2, r3
 800a9f8:	4b63      	ldr	r3, [pc, #396]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800a9fa:	781b      	ldrb	r3, [r3, #0]
 800a9fc:	0619      	lsls	r1, r3, #24
 800a9fe:	4b62      	ldr	r3, [pc, #392]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800aa00:	785b      	ldrb	r3, [r3, #1]
 800aa02:	041b      	lsls	r3, r3, #16
 800aa04:	4319      	orrs	r1, r3
 800aa06:	4b60      	ldr	r3, [pc, #384]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800aa08:	789b      	ldrb	r3, [r3, #2]
 800aa0a:	021b      	lsls	r3, r3, #8
 800aa0c:	430b      	orrs	r3, r1
 800aa0e:	495e      	ldr	r1, [pc, #376]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800aa10:	78c9      	ldrb	r1, [r1, #3]
 800aa12:	430b      	orrs	r3, r1
 800aa14:	0a1b      	lsrs	r3, r3, #8
 800aa16:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aa1a:	431a      	orrs	r2, r3
 800aa1c:	4b5a      	ldr	r3, [pc, #360]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800aa1e:	781b      	ldrb	r3, [r3, #0]
 800aa20:	0619      	lsls	r1, r3, #24
 800aa22:	4b59      	ldr	r3, [pc, #356]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800aa24:	785b      	ldrb	r3, [r3, #1]
 800aa26:	041b      	lsls	r3, r3, #16
 800aa28:	4319      	orrs	r1, r3
 800aa2a:	4b57      	ldr	r3, [pc, #348]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800aa2c:	789b      	ldrb	r3, [r3, #2]
 800aa2e:	021b      	lsls	r3, r3, #8
 800aa30:	430b      	orrs	r3, r1
 800aa32:	4955      	ldr	r1, [pc, #340]	@ (800ab88 <MX_LWIP_Init+0x224>)
 800aa34:	78c9      	ldrb	r1, [r1, #3]
 800aa36:	430b      	orrs	r3, r1
 800aa38:	0e1b      	lsrs	r3, r3, #24
 800aa3a:	4313      	orrs	r3, r2
 800aa3c:	4a55      	ldr	r2, [pc, #340]	@ (800ab94 <MX_LWIP_Init+0x230>)
 800aa3e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800aa40:	4b52      	ldr	r3, [pc, #328]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa42:	781b      	ldrb	r3, [r3, #0]
 800aa44:	061a      	lsls	r2, r3, #24
 800aa46:	4b51      	ldr	r3, [pc, #324]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa48:	785b      	ldrb	r3, [r3, #1]
 800aa4a:	041b      	lsls	r3, r3, #16
 800aa4c:	431a      	orrs	r2, r3
 800aa4e:	4b4f      	ldr	r3, [pc, #316]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa50:	789b      	ldrb	r3, [r3, #2]
 800aa52:	021b      	lsls	r3, r3, #8
 800aa54:	4313      	orrs	r3, r2
 800aa56:	4a4d      	ldr	r2, [pc, #308]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa58:	78d2      	ldrb	r2, [r2, #3]
 800aa5a:	4313      	orrs	r3, r2
 800aa5c:	061a      	lsls	r2, r3, #24
 800aa5e:	4b4b      	ldr	r3, [pc, #300]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	0619      	lsls	r1, r3, #24
 800aa64:	4b49      	ldr	r3, [pc, #292]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa66:	785b      	ldrb	r3, [r3, #1]
 800aa68:	041b      	lsls	r3, r3, #16
 800aa6a:	4319      	orrs	r1, r3
 800aa6c:	4b47      	ldr	r3, [pc, #284]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa6e:	789b      	ldrb	r3, [r3, #2]
 800aa70:	021b      	lsls	r3, r3, #8
 800aa72:	430b      	orrs	r3, r1
 800aa74:	4945      	ldr	r1, [pc, #276]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa76:	78c9      	ldrb	r1, [r1, #3]
 800aa78:	430b      	orrs	r3, r1
 800aa7a:	021b      	lsls	r3, r3, #8
 800aa7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800aa80:	431a      	orrs	r2, r3
 800aa82:	4b42      	ldr	r3, [pc, #264]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa84:	781b      	ldrb	r3, [r3, #0]
 800aa86:	0619      	lsls	r1, r3, #24
 800aa88:	4b40      	ldr	r3, [pc, #256]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa8a:	785b      	ldrb	r3, [r3, #1]
 800aa8c:	041b      	lsls	r3, r3, #16
 800aa8e:	4319      	orrs	r1, r3
 800aa90:	4b3e      	ldr	r3, [pc, #248]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa92:	789b      	ldrb	r3, [r3, #2]
 800aa94:	021b      	lsls	r3, r3, #8
 800aa96:	430b      	orrs	r3, r1
 800aa98:	493c      	ldr	r1, [pc, #240]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aa9a:	78c9      	ldrb	r1, [r1, #3]
 800aa9c:	430b      	orrs	r3, r1
 800aa9e:	0a1b      	lsrs	r3, r3, #8
 800aaa0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800aaa4:	431a      	orrs	r2, r3
 800aaa6:	4b39      	ldr	r3, [pc, #228]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aaa8:	781b      	ldrb	r3, [r3, #0]
 800aaaa:	0619      	lsls	r1, r3, #24
 800aaac:	4b37      	ldr	r3, [pc, #220]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aaae:	785b      	ldrb	r3, [r3, #1]
 800aab0:	041b      	lsls	r3, r3, #16
 800aab2:	4319      	orrs	r1, r3
 800aab4:	4b35      	ldr	r3, [pc, #212]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aab6:	789b      	ldrb	r3, [r3, #2]
 800aab8:	021b      	lsls	r3, r3, #8
 800aaba:	430b      	orrs	r3, r1
 800aabc:	4933      	ldr	r1, [pc, #204]	@ (800ab8c <MX_LWIP_Init+0x228>)
 800aabe:	78c9      	ldrb	r1, [r1, #3]
 800aac0:	430b      	orrs	r3, r1
 800aac2:	0e1b      	lsrs	r3, r3, #24
 800aac4:	4313      	orrs	r3, r2
 800aac6:	4a34      	ldr	r2, [pc, #208]	@ (800ab98 <MX_LWIP_Init+0x234>)
 800aac8:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800aaca:	4b31      	ldr	r3, [pc, #196]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	061a      	lsls	r2, r3, #24
 800aad0:	4b2f      	ldr	r3, [pc, #188]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800aad2:	785b      	ldrb	r3, [r3, #1]
 800aad4:	041b      	lsls	r3, r3, #16
 800aad6:	431a      	orrs	r2, r3
 800aad8:	4b2d      	ldr	r3, [pc, #180]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800aada:	789b      	ldrb	r3, [r3, #2]
 800aadc:	021b      	lsls	r3, r3, #8
 800aade:	4313      	orrs	r3, r2
 800aae0:	4a2b      	ldr	r2, [pc, #172]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800aae2:	78d2      	ldrb	r2, [r2, #3]
 800aae4:	4313      	orrs	r3, r2
 800aae6:	061a      	lsls	r2, r3, #24
 800aae8:	4b29      	ldr	r3, [pc, #164]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	0619      	lsls	r1, r3, #24
 800aaee:	4b28      	ldr	r3, [pc, #160]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800aaf0:	785b      	ldrb	r3, [r3, #1]
 800aaf2:	041b      	lsls	r3, r3, #16
 800aaf4:	4319      	orrs	r1, r3
 800aaf6:	4b26      	ldr	r3, [pc, #152]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800aaf8:	789b      	ldrb	r3, [r3, #2]
 800aafa:	021b      	lsls	r3, r3, #8
 800aafc:	430b      	orrs	r3, r1
 800aafe:	4924      	ldr	r1, [pc, #144]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab00:	78c9      	ldrb	r1, [r1, #3]
 800ab02:	430b      	orrs	r3, r1
 800ab04:	021b      	lsls	r3, r3, #8
 800ab06:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ab0a:	431a      	orrs	r2, r3
 800ab0c:	4b20      	ldr	r3, [pc, #128]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab0e:	781b      	ldrb	r3, [r3, #0]
 800ab10:	0619      	lsls	r1, r3, #24
 800ab12:	4b1f      	ldr	r3, [pc, #124]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab14:	785b      	ldrb	r3, [r3, #1]
 800ab16:	041b      	lsls	r3, r3, #16
 800ab18:	4319      	orrs	r1, r3
 800ab1a:	4b1d      	ldr	r3, [pc, #116]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab1c:	789b      	ldrb	r3, [r3, #2]
 800ab1e:	021b      	lsls	r3, r3, #8
 800ab20:	430b      	orrs	r3, r1
 800ab22:	491b      	ldr	r1, [pc, #108]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab24:	78c9      	ldrb	r1, [r1, #3]
 800ab26:	430b      	orrs	r3, r1
 800ab28:	0a1b      	lsrs	r3, r3, #8
 800ab2a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ab2e:	431a      	orrs	r2, r3
 800ab30:	4b17      	ldr	r3, [pc, #92]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab32:	781b      	ldrb	r3, [r3, #0]
 800ab34:	0619      	lsls	r1, r3, #24
 800ab36:	4b16      	ldr	r3, [pc, #88]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab38:	785b      	ldrb	r3, [r3, #1]
 800ab3a:	041b      	lsls	r3, r3, #16
 800ab3c:	4319      	orrs	r1, r3
 800ab3e:	4b14      	ldr	r3, [pc, #80]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab40:	789b      	ldrb	r3, [r3, #2]
 800ab42:	021b      	lsls	r3, r3, #8
 800ab44:	430b      	orrs	r3, r1
 800ab46:	4912      	ldr	r1, [pc, #72]	@ (800ab90 <MX_LWIP_Init+0x22c>)
 800ab48:	78c9      	ldrb	r1, [r1, #3]
 800ab4a:	430b      	orrs	r3, r1
 800ab4c:	0e1b      	lsrs	r3, r3, #24
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	4a12      	ldr	r2, [pc, #72]	@ (800ab9c <MX_LWIP_Init+0x238>)
 800ab52:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800ab54:	4b12      	ldr	r3, [pc, #72]	@ (800aba0 <MX_LWIP_Init+0x23c>)
 800ab56:	9302      	str	r3, [sp, #8]
 800ab58:	4b12      	ldr	r3, [pc, #72]	@ (800aba4 <MX_LWIP_Init+0x240>)
 800ab5a:	9301      	str	r3, [sp, #4]
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	9300      	str	r3, [sp, #0]
 800ab60:	4b0e      	ldr	r3, [pc, #56]	@ (800ab9c <MX_LWIP_Init+0x238>)
 800ab62:	4a0d      	ldr	r2, [pc, #52]	@ (800ab98 <MX_LWIP_Init+0x234>)
 800ab64:	490b      	ldr	r1, [pc, #44]	@ (800ab94 <MX_LWIP_Init+0x230>)
 800ab66:	4810      	ldr	r0, [pc, #64]	@ (800aba8 <MX_LWIP_Init+0x244>)
 800ab68:	f001 f946 	bl	800bdf8 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800ab6c:	480e      	ldr	r0, [pc, #56]	@ (800aba8 <MX_LWIP_Init+0x244>)
 800ab6e:	f001 faf5 	bl	800c15c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800ab72:	480d      	ldr	r0, [pc, #52]	@ (800aba8 <MX_LWIP_Init+0x244>)
 800ab74:	f001 fb02 	bl	800c17c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800ab78:	490c      	ldr	r1, [pc, #48]	@ (800abac <MX_LWIP_Init+0x248>)
 800ab7a:	480b      	ldr	r0, [pc, #44]	@ (800aba8 <MX_LWIP_Init+0x244>)
 800ab7c:	f001 fc00 	bl	800c380 <netif_set_link_callback>

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ab80:	bf00      	nop
 800ab82:	46bd      	mov	sp, r7
 800ab84:	bd80      	pop	{r7, pc}
 800ab86:	bf00      	nop
 800ab88:	20001084 	.word	0x20001084
 800ab8c:	20001088 	.word	0x20001088
 800ab90:	2000108c 	.word	0x2000108c
 800ab94:	20001078 	.word	0x20001078
 800ab98:	2000107c 	.word	0x2000107c
 800ab9c:	20001080 	.word	0x20001080
 800aba0:	08014ea9 	.word	0x08014ea9
 800aba4:	0800af25 	.word	0x0800af25
 800aba8:	20001044 	.word	0x20001044
 800abac:	0800ac01 	.word	0x0800ac01

0800abb0 <Ethernet_Link_Periodic_Handle>:
  * @brief  Ethernet Link periodic check
  * @param  netif
  * @retval None
  */
static void Ethernet_Link_Periodic_Handle(struct netif *netif)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b082      	sub	sp, #8
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN 4_4_1 */
/* USER CODE END 4_4_1 */

  /* Ethernet Link every 100ms */
  if (HAL_GetTick() - EthernetLinkTimer >= 100)
 800abb8:	f7f9 fd78 	bl	80046ac <HAL_GetTick>
 800abbc:	4602      	mov	r2, r0
 800abbe:	4b08      	ldr	r3, [pc, #32]	@ (800abe0 <Ethernet_Link_Periodic_Handle+0x30>)
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	1ad3      	subs	r3, r2, r3
 800abc4:	2b63      	cmp	r3, #99	@ 0x63
 800abc6:	d907      	bls.n	800abd8 <Ethernet_Link_Periodic_Handle+0x28>
  {
    EthernetLinkTimer = HAL_GetTick();
 800abc8:	f7f9 fd70 	bl	80046ac <HAL_GetTick>
 800abcc:	4603      	mov	r3, r0
 800abce:	4a04      	ldr	r2, [pc, #16]	@ (800abe0 <Ethernet_Link_Periodic_Handle+0x30>)
 800abd0:	6013      	str	r3, [r2, #0]
    ethernet_link_check_state(netif);
 800abd2:	6878      	ldr	r0, [r7, #4]
 800abd4:	f000 fafc 	bl	800b1d0 <ethernet_link_check_state>
  }
/* USER CODE BEGIN 4_4 */
/* USER CODE END 4_4 */
}
 800abd8:	bf00      	nop
 800abda:	3708      	adds	r7, #8
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	20001040 	.word	0x20001040

0800abe4 <MX_LWIP_Process>:
 * Send it to the lwIP stack for handling
 * Handle timeouts if LWIP_TIMERS is set and without RTOS
 * Handle the llink status if LWIP_NETIF_LINK_CALLBACK is set and without RTOS
 */
void MX_LWIP_Process(void)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	af00      	add	r7, sp, #0
/* USER CODE BEGIN 4_1 */
/* USER CODE END 4_1 */
  ethernetif_input(&gnetif);
 800abe8:	4804      	ldr	r0, [pc, #16]	@ (800abfc <MX_LWIP_Process+0x18>)
 800abea:	f000 f97b 	bl	800aee4 <ethernetif_input>

/* USER CODE BEGIN 4_2 */
/* USER CODE END 4_2 */
  /* Handle timeouts */
  sys_check_timeouts();
 800abee:	f007 fc35 	bl	801245c <sys_check_timeouts>

  Ethernet_Link_Periodic_Handle(&gnetif);
 800abf2:	4802      	ldr	r0, [pc, #8]	@ (800abfc <MX_LWIP_Process+0x18>)
 800abf4:	f7ff ffdc 	bl	800abb0 <Ethernet_Link_Periodic_Handle>

/* USER CODE BEGIN 4_3 */
/* USER CODE END 4_3 */
}
 800abf8:	bf00      	nop
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	20001044 	.word	0x20001044

0800ac00 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b083      	sub	sp, #12
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800ac08:	bf00      	nop
 800ac0a:	370c      	adds	r7, #12
 800ac0c:	46bd      	mov	sp, r7
 800ac0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac12:	4770      	bx	lr

0800ac14 <SCB_InvalidateDCache_by_Addr>:
{
 800ac14:	b480      	push	{r7}
 800ac16:	b087      	sub	sp, #28
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
 800ac1c:	6039      	str	r1, [r7, #0]
     int32_t op_size = dsize;
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t)addr;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 800ac26:	2320      	movs	r3, #32
 800ac28:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800ac2a:	f3bf 8f4f 	dsb	sy
}
 800ac2e:	bf00      	nop
    while (op_size > 0) {
 800ac30:	e00b      	b.n	800ac4a <SCB_InvalidateDCache_by_Addr+0x36>
      SCB->DCIMVAC = op_addr;
 800ac32:	4a0d      	ldr	r2, [pc, #52]	@ (800ac68 <SCB_InvalidateDCache_by_Addr+0x54>)
 800ac34:	693b      	ldr	r3, [r7, #16]
 800ac36:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
      op_addr += (uint32_t)linesize;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	693a      	ldr	r2, [r7, #16]
 800ac3e:	4413      	add	r3, r2
 800ac40:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 800ac42:	697a      	ldr	r2, [r7, #20]
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	1ad3      	subs	r3, r2, r3
 800ac48:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 800ac4a:	697b      	ldr	r3, [r7, #20]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	dcf0      	bgt.n	800ac32 <SCB_InvalidateDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 800ac50:	f3bf 8f4f 	dsb	sy
}
 800ac54:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800ac56:	f3bf 8f6f 	isb	sy
}
 800ac5a:	bf00      	nop
}
 800ac5c:	bf00      	nop
 800ac5e:	371c      	adds	r7, #28
 800ac60:	46bd      	mov	sp, r7
 800ac62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac66:	4770      	bx	lr
 800ac68:	e000ed00 	.word	0xe000ed00

0800ac6c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800ac6c:	b580      	push	{r7, lr}
 800ac6e:	b084      	sub	sp, #16
 800ac70:	af00      	add	r7, sp, #0
 800ac72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800ac74:	2300      	movs	r3, #0
 800ac76:	73fb      	strb	r3, [r7, #15]
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800ac78:	4b44      	ldr	r3, [pc, #272]	@ (800ad8c <low_level_init+0x120>)
 800ac7a:	4a45      	ldr	r2, [pc, #276]	@ (800ad90 <low_level_init+0x124>)
 800ac7c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800ac7e:	2300      	movs	r3, #0
 800ac80:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800ac82:	2380      	movs	r3, #128	@ 0x80
 800ac84:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800ac86:	23e1      	movs	r3, #225	@ 0xe1
 800ac88:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800ac92:	2300      	movs	r3, #0
 800ac94:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800ac96:	4a3d      	ldr	r2, [pc, #244]	@ (800ad8c <low_level_init+0x120>)
 800ac98:	f107 0308 	add.w	r3, r7, #8
 800ac9c:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800ac9e:	4b3b      	ldr	r3, [pc, #236]	@ (800ad8c <low_level_init+0x120>)
 800aca0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800aca4:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800aca6:	4b39      	ldr	r3, [pc, #228]	@ (800ad8c <low_level_init+0x120>)
 800aca8:	4a3a      	ldr	r2, [pc, #232]	@ (800ad94 <low_level_init+0x128>)
 800acaa:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800acac:	4b37      	ldr	r3, [pc, #220]	@ (800ad8c <low_level_init+0x120>)
 800acae:	4a3a      	ldr	r2, [pc, #232]	@ (800ad98 <low_level_init+0x12c>)
 800acb0:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800acb2:	4b36      	ldr	r3, [pc, #216]	@ (800ad8c <low_level_init+0x120>)
 800acb4:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800acb8:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800acba:	4834      	ldr	r0, [pc, #208]	@ (800ad8c <low_level_init+0x120>)
 800acbc:	f7f9 fe38 	bl	8004930 <HAL_ETH_Init>
 800acc0:	4603      	mov	r3, r0
 800acc2:	73fb      	strb	r3, [r7, #15]

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800acc4:	2238      	movs	r2, #56	@ 0x38
 800acc6:	2100      	movs	r1, #0
 800acc8:	4834      	ldr	r0, [pc, #208]	@ (800ad9c <low_level_init+0x130>)
 800acca:	f00b f871 	bl	8015db0 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800acce:	4b33      	ldr	r3, [pc, #204]	@ (800ad9c <low_level_init+0x130>)
 800acd0:	2221      	movs	r2, #33	@ 0x21
 800acd2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800acd4:	4b31      	ldr	r3, [pc, #196]	@ (800ad9c <low_level_init+0x130>)
 800acd6:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 800acda:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800acdc:	4b2f      	ldr	r3, [pc, #188]	@ (800ad9c <low_level_init+0x130>)
 800acde:	2200      	movs	r2, #0
 800ace0:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800ace2:	482f      	ldr	r0, [pc, #188]	@ (800ada0 <low_level_init+0x134>)
 800ace4:	f000 ff50 	bl	800bb88 <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2206      	movs	r2, #6
 800acec:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800acf0:	4b26      	ldr	r3, [pc, #152]	@ (800ad8c <low_level_init+0x120>)
 800acf2:	685b      	ldr	r3, [r3, #4]
 800acf4:	781a      	ldrb	r2, [r3, #0]
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800acfc:	4b23      	ldr	r3, [pc, #140]	@ (800ad8c <low_level_init+0x120>)
 800acfe:	685b      	ldr	r3, [r3, #4]
 800ad00:	785a      	ldrb	r2, [r3, #1]
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800ad08:	4b20      	ldr	r3, [pc, #128]	@ (800ad8c <low_level_init+0x120>)
 800ad0a:	685b      	ldr	r3, [r3, #4]
 800ad0c:	789a      	ldrb	r2, [r3, #2]
 800ad0e:	687b      	ldr	r3, [r7, #4]
 800ad10:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800ad14:	4b1d      	ldr	r3, [pc, #116]	@ (800ad8c <low_level_init+0x120>)
 800ad16:	685b      	ldr	r3, [r3, #4]
 800ad18:	78da      	ldrb	r2, [r3, #3]
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800ad20:	4b1a      	ldr	r3, [pc, #104]	@ (800ad8c <low_level_init+0x120>)
 800ad22:	685b      	ldr	r3, [r3, #4]
 800ad24:	791a      	ldrb	r2, [r3, #4]
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800ad2c:	4b17      	ldr	r3, [pc, #92]	@ (800ad8c <low_level_init+0x120>)
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	795a      	ldrb	r2, [r3, #5]
 800ad32:	687b      	ldr	r3, [r7, #4]
 800ad34:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800ad3e:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800ad46:	f043 030a 	orr.w	r3, r3, #10
 800ad4a:	b2da      	uxtb	r2, r3
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 800ad52:	4914      	ldr	r1, [pc, #80]	@ (800ada4 <low_level_init+0x138>)
 800ad54:	4814      	ldr	r0, [pc, #80]	@ (800ada8 <low_level_init+0x13c>)
 800ad56:	f7f9 fb52 	bl	80043fe <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 800ad5a:	4813      	ldr	r0, [pc, #76]	@ (800ada8 <low_level_init+0x13c>)
 800ad5c:	f7f9 fb81 	bl	8004462 <LAN8742_Init>
 800ad60:	4603      	mov	r3, r0
 800ad62:	2b00      	cmp	r3, #0
 800ad64:	d006      	beq.n	800ad74 <low_level_init+0x108>
  {
    netif_set_link_down(netif);
 800ad66:	6878      	ldr	r0, [r7, #4]
 800ad68:	f001 fada 	bl	800c320 <netif_set_link_down>
    netif_set_down(netif);
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f001 fa71 	bl	800c254 <netif_set_down>
 800ad72:	e008      	b.n	800ad86 <low_level_init+0x11a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800ad74:	7bfb      	ldrb	r3, [r7, #15]
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d103      	bne.n	800ad82 <low_level_init+0x116>
  {
  /* Get link state */
  ethernet_link_check_state(netif);
 800ad7a:	6878      	ldr	r0, [r7, #4]
 800ad7c:	f000 fa28 	bl	800b1d0 <ethernet_link_check_state>
 800ad80:	e001      	b.n	800ad86 <low_level_init+0x11a>
  }
  else
  {
    Error_Handler();
 800ad82:	f7f8 fd51 	bl	8003828 <Error_Handler>

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */

}
 800ad86:	3710      	adds	r7, #16
 800ad88:	46bd      	mov	sp, r7
 800ad8a:	bd80      	pop	{r7, pc}
 800ad8c:	20005a1c 	.word	0x20005a1c
 800ad90:	40028000 	.word	0x40028000
 800ad94:	20000580 	.word	0x20000580
 800ad98:	200004e0 	.word	0x200004e0
 800ad9c:	20005acc 	.word	0x20005acc
 800ada0:	0801adc0 	.word	0x0801adc0
 800ada4:	200002f8 	.word	0x200002f8
 800ada8:	20005b04 	.word	0x20005b04

0800adac <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800adac:	b580      	push	{r7, lr}
 800adae:	b092      	sub	sp, #72	@ 0x48
 800adb0:	af00      	add	r7, sp, #0
 800adb2:	6078      	str	r0, [r7, #4]
 800adb4:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800adb6:	2300      	movs	r3, #0
 800adb8:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800adba:	2300      	movs	r3, #0
 800adbc:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800adbe:	2300      	movs	r3, #0
 800adc0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800adc4:	f107 030c 	add.w	r3, r7, #12
 800adc8:	2230      	movs	r2, #48	@ 0x30
 800adca:	2100      	movs	r1, #0
 800adcc:	4618      	mov	r0, r3
 800adce:	f00a ffef 	bl	8015db0 <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800add2:	f107 030c 	add.w	r3, r7, #12
 800add6:	2230      	movs	r2, #48	@ 0x30
 800add8:	2100      	movs	r1, #0
 800adda:	4618      	mov	r0, r3
 800addc:	f00a ffe8 	bl	8015db0 <memset>

  for(q = p; q != NULL; q = q->next)
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	643b      	str	r3, [r7, #64]	@ 0x40
 800ade4:	e045      	b.n	800ae72 <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800ade6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ade8:	2b03      	cmp	r3, #3
 800adea:	d902      	bls.n	800adf2 <low_level_output+0x46>
      return ERR_IF;
 800adec:	f06f 030b 	mvn.w	r3, #11
 800adf0:	e055      	b.n	800ae9e <low_level_output+0xf2>

    Txbuffer[i].buffer = q->payload;
 800adf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800adf4:	6859      	ldr	r1, [r3, #4]
 800adf6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800adf8:	4613      	mov	r3, r2
 800adfa:	005b      	lsls	r3, r3, #1
 800adfc:	4413      	add	r3, r2
 800adfe:	009b      	lsls	r3, r3, #2
 800ae00:	3348      	adds	r3, #72	@ 0x48
 800ae02:	443b      	add	r3, r7
 800ae04:	3b3c      	subs	r3, #60	@ 0x3c
 800ae06:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800ae08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae0a:	895b      	ldrh	r3, [r3, #10]
 800ae0c:	4619      	mov	r1, r3
 800ae0e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae10:	4613      	mov	r3, r2
 800ae12:	005b      	lsls	r3, r3, #1
 800ae14:	4413      	add	r3, r2
 800ae16:	009b      	lsls	r3, r3, #2
 800ae18:	3348      	adds	r3, #72	@ 0x48
 800ae1a:	443b      	add	r3, r7
 800ae1c:	3b38      	subs	r3, #56	@ 0x38
 800ae1e:	6019      	str	r1, [r3, #0]

    if(i>0)
 800ae20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d011      	beq.n	800ae4a <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800ae26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae28:	1e5a      	subs	r2, r3, #1
 800ae2a:	f107 000c 	add.w	r0, r7, #12
 800ae2e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800ae30:	460b      	mov	r3, r1
 800ae32:	005b      	lsls	r3, r3, #1
 800ae34:	440b      	add	r3, r1
 800ae36:	009b      	lsls	r3, r3, #2
 800ae38:	18c1      	adds	r1, r0, r3
 800ae3a:	4613      	mov	r3, r2
 800ae3c:	005b      	lsls	r3, r3, #1
 800ae3e:	4413      	add	r3, r2
 800ae40:	009b      	lsls	r3, r3, #2
 800ae42:	3348      	adds	r3, #72	@ 0x48
 800ae44:	443b      	add	r3, r7
 800ae46:	3b34      	subs	r3, #52	@ 0x34
 800ae48:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800ae4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae4c:	681b      	ldr	r3, [r3, #0]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d109      	bne.n	800ae66 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800ae52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae54:	4613      	mov	r3, r2
 800ae56:	005b      	lsls	r3, r3, #1
 800ae58:	4413      	add	r3, r2
 800ae5a:	009b      	lsls	r3, r3, #2
 800ae5c:	3348      	adds	r3, #72	@ 0x48
 800ae5e:	443b      	add	r3, r7
 800ae60:	3b34      	subs	r3, #52	@ 0x34
 800ae62:	2200      	movs	r2, #0
 800ae64:	601a      	str	r2, [r3, #0]
    }

    i++;
 800ae66:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae68:	3301      	adds	r3, #1
 800ae6a:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800ae6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ae74:	2b00      	cmp	r3, #0
 800ae76:	d1b6      	bne.n	800ade6 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800ae78:	683b      	ldr	r3, [r7, #0]
 800ae7a:	891b      	ldrh	r3, [r3, #8]
 800ae7c:	461a      	mov	r2, r3
 800ae7e:	4b0a      	ldr	r3, [pc, #40]	@ (800aea8 <low_level_output+0xfc>)
 800ae80:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800ae82:	4a09      	ldr	r2, [pc, #36]	@ (800aea8 <low_level_output+0xfc>)
 800ae84:	f107 030c 	add.w	r3, r7, #12
 800ae88:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800ae8a:	4a07      	ldr	r2, [pc, #28]	@ (800aea8 <low_level_output+0xfc>)
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	6353      	str	r3, [r2, #52]	@ 0x34

  HAL_ETH_Transmit(&heth, &TxConfig, ETH_DMA_TRANSMIT_TIMEOUT);
 800ae90:	2214      	movs	r2, #20
 800ae92:	4905      	ldr	r1, [pc, #20]	@ (800aea8 <low_level_output+0xfc>)
 800ae94:	4805      	ldr	r0, [pc, #20]	@ (800aeac <low_level_output+0x100>)
 800ae96:	f7f9 fe9d 	bl	8004bd4 <HAL_ETH_Transmit>

  return errval;
 800ae9a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800ae9e:	4618      	mov	r0, r3
 800aea0:	3748      	adds	r7, #72	@ 0x48
 800aea2:	46bd      	mov	sp, r7
 800aea4:	bd80      	pop	{r7, pc}
 800aea6:	bf00      	nop
 800aea8:	20005acc 	.word	0x20005acc
 800aeac:	20005a1c 	.word	0x20005a1c

0800aeb0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b084      	sub	sp, #16
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800aeb8:	2300      	movs	r3, #0
 800aeba:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800aebc:	4b07      	ldr	r3, [pc, #28]	@ (800aedc <low_level_input+0x2c>)
 800aebe:	781b      	ldrb	r3, [r3, #0]
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d105      	bne.n	800aed0 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800aec4:	f107 030c 	add.w	r3, r7, #12
 800aec8:	4619      	mov	r1, r3
 800aeca:	4805      	ldr	r0, [pc, #20]	@ (800aee0 <low_level_input+0x30>)
 800aecc:	f7f9 ff16 	bl	8004cfc <HAL_ETH_ReadData>
  }

  return p;
 800aed0:	68fb      	ldr	r3, [r7, #12]
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	3710      	adds	r7, #16
 800aed6:	46bd      	mov	sp, r7
 800aed8:	bd80      	pop	{r7, pc}
 800aeda:	bf00      	nop
 800aedc:	20005a18 	.word	0x20005a18
 800aee0:	20005a1c 	.word	0x20005a1c

0800aee4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(struct netif *netif)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b084      	sub	sp, #16
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800aeec:	2300      	movs	r3, #0
 800aeee:	60fb      	str	r3, [r7, #12]

  do
  {
    p = low_level_input( netif );
 800aef0:	6878      	ldr	r0, [r7, #4]
 800aef2:	f7ff ffdd 	bl	800aeb0 <low_level_input>
 800aef6:	60f8      	str	r0, [r7, #12]
    if (p != NULL)
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d00a      	beq.n	800af14 <ethernetif_input+0x30>
    {
      if (netif->input( p, netif) != ERR_OK )
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	691b      	ldr	r3, [r3, #16]
 800af02:	6879      	ldr	r1, [r7, #4]
 800af04:	68f8      	ldr	r0, [r7, #12]
 800af06:	4798      	blx	r3
 800af08:	4603      	mov	r3, r0
 800af0a:	2b00      	cmp	r3, #0
 800af0c:	d002      	beq.n	800af14 <ethernetif_input+0x30>
      {
        pbuf_free(p);
 800af0e:	68f8      	ldr	r0, [r7, #12]
 800af10:	f001 fdb6 	bl	800ca80 <pbuf_free>
      }
    }
  } while(p!=NULL);
 800af14:	68fb      	ldr	r3, [r7, #12]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1ea      	bne.n	800aef0 <ethernetif_input+0xc>
}
 800af1a:	bf00      	nop
 800af1c:	bf00      	nop
 800af1e:	3710      	adds	r7, #16
 800af20:	46bd      	mov	sp, r7
 800af22:	bd80      	pop	{r7, pc}

0800af24 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800af24:	b580      	push	{r7, lr}
 800af26:	b082      	sub	sp, #8
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2b00      	cmp	r3, #0
 800af30:	d106      	bne.n	800af40 <ethernetif_init+0x1c>
 800af32:	4b0e      	ldr	r3, [pc, #56]	@ (800af6c <ethernetif_init+0x48>)
 800af34:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 800af38:	490d      	ldr	r1, [pc, #52]	@ (800af70 <ethernetif_init+0x4c>)
 800af3a:	480e      	ldr	r0, [pc, #56]	@ (800af74 <ethernetif_init+0x50>)
 800af3c:	f00a fde0 	bl	8015b00 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	2273      	movs	r2, #115	@ 0x73
 800af44:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2274      	movs	r2, #116	@ 0x74
 800af4c:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	4a09      	ldr	r2, [pc, #36]	@ (800af78 <ethernetif_init+0x54>)
 800af54:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	4a08      	ldr	r2, [pc, #32]	@ (800af7c <ethernetif_init+0x58>)
 800af5a:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	f7ff fe85 	bl	800ac6c <low_level_init>

  return ERR_OK;
 800af62:	2300      	movs	r3, #0
}
 800af64:	4618      	mov	r0, r3
 800af66:	3708      	adds	r7, #8
 800af68:	46bd      	mov	sp, r7
 800af6a:	bd80      	pop	{r7, pc}
 800af6c:	08018380 	.word	0x08018380
 800af70:	0801839c 	.word	0x0801839c
 800af74:	080183ac 	.word	0x080183ac
 800af78:	08013361 	.word	0x08013361
 800af7c:	0800adad 	.word	0x0800adad

0800af80 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800af80:	b580      	push	{r7, lr}
 800af82:	b084      	sub	sp, #16
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800af8c:	68f9      	ldr	r1, [r7, #12]
 800af8e:	4807      	ldr	r0, [pc, #28]	@ (800afac <pbuf_free_custom+0x2c>)
 800af90:	f000 fedc 	bl	800bd4c <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800af94:	4b06      	ldr	r3, [pc, #24]	@ (800afb0 <pbuf_free_custom+0x30>)
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	2b01      	cmp	r3, #1
 800af9a:	d102      	bne.n	800afa2 <pbuf_free_custom+0x22>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800af9c:	4b04      	ldr	r3, [pc, #16]	@ (800afb0 <pbuf_free_custom+0x30>)
 800af9e:	2200      	movs	r2, #0
 800afa0:	701a      	strb	r2, [r3, #0]
  }
}
 800afa2:	bf00      	nop
 800afa4:	3710      	adds	r7, #16
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop
 800afac:	0801adc0 	.word	0x0801adc0
 800afb0:	20005a18 	.word	0x20005a18

0800afb4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800afb4:	b580      	push	{r7, lr}
 800afb6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800afb8:	f7f9 fb78 	bl	80046ac <HAL_GetTick>
 800afbc:	4603      	mov	r3, r0
}
 800afbe:	4618      	mov	r0, r3
 800afc0:	bd80      	pop	{r7, pc}
	...

0800afc4 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800afc4:	b580      	push	{r7, lr}
 800afc6:	b08e      	sub	sp, #56	@ 0x38
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800afcc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800afd0:	2200      	movs	r2, #0
 800afd2:	601a      	str	r2, [r3, #0]
 800afd4:	605a      	str	r2, [r3, #4]
 800afd6:	609a      	str	r2, [r3, #8]
 800afd8:	60da      	str	r2, [r3, #12]
 800afda:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4a4e      	ldr	r2, [pc, #312]	@ (800b11c <HAL_ETH_MspInit+0x158>)
 800afe2:	4293      	cmp	r3, r2
 800afe4:	f040 8096 	bne.w	800b114 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800afe8:	4b4d      	ldr	r3, [pc, #308]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800afea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afec:	4a4c      	ldr	r2, [pc, #304]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800afee:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800aff2:	6313      	str	r3, [r2, #48]	@ 0x30
 800aff4:	4b4a      	ldr	r3, [pc, #296]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800aff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aff8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800affc:	623b      	str	r3, [r7, #32]
 800affe:	6a3b      	ldr	r3, [r7, #32]
 800b000:	4b47      	ldr	r3, [pc, #284]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b002:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b004:	4a46      	ldr	r2, [pc, #280]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b006:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b00a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b00c:	4b44      	ldr	r3, [pc, #272]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b00e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b010:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b014:	61fb      	str	r3, [r7, #28]
 800b016:	69fb      	ldr	r3, [r7, #28]
 800b018:	4b41      	ldr	r3, [pc, #260]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b01a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b01c:	4a40      	ldr	r2, [pc, #256]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b01e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800b022:	6313      	str	r3, [r2, #48]	@ 0x30
 800b024:	4b3e      	ldr	r3, [pc, #248]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b028:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b02c:	61bb      	str	r3, [r7, #24]
 800b02e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b030:	4b3b      	ldr	r3, [pc, #236]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b034:	4a3a      	ldr	r2, [pc, #232]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b036:	f043 0304 	orr.w	r3, r3, #4
 800b03a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b03c:	4b38      	ldr	r3, [pc, #224]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b03e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b040:	f003 0304 	and.w	r3, r3, #4
 800b044:	617b      	str	r3, [r7, #20]
 800b046:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b048:	4b35      	ldr	r3, [pc, #212]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b04a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b04c:	4a34      	ldr	r2, [pc, #208]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b04e:	f043 0301 	orr.w	r3, r3, #1
 800b052:	6313      	str	r3, [r2, #48]	@ 0x30
 800b054:	4b32      	ldr	r3, [pc, #200]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b058:	f003 0301 	and.w	r3, r3, #1
 800b05c:	613b      	str	r3, [r7, #16]
 800b05e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b060:	4b2f      	ldr	r3, [pc, #188]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b062:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b064:	4a2e      	ldr	r2, [pc, #184]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b066:	f043 0302 	orr.w	r3, r3, #2
 800b06a:	6313      	str	r3, [r2, #48]	@ 0x30
 800b06c:	4b2c      	ldr	r3, [pc, #176]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b06e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b070:	f003 0302 	and.w	r3, r3, #2
 800b074:	60fb      	str	r3, [r7, #12]
 800b076:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800b078:	4b29      	ldr	r3, [pc, #164]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b07a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b07c:	4a28      	ldr	r2, [pc, #160]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b07e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b082:	6313      	str	r3, [r2, #48]	@ 0x30
 800b084:	4b26      	ldr	r3, [pc, #152]	@ (800b120 <HAL_ETH_MspInit+0x15c>)
 800b086:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b088:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b08c:	60bb      	str	r3, [r7, #8]
 800b08e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800b090:	2332      	movs	r3, #50	@ 0x32
 800b092:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b094:	2302      	movs	r3, #2
 800b096:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b098:	2300      	movs	r3, #0
 800b09a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b09c:	2303      	movs	r3, #3
 800b09e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b0a0:	230b      	movs	r3, #11
 800b0a2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b0a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0a8:	4619      	mov	r1, r3
 800b0aa:	481e      	ldr	r0, [pc, #120]	@ (800b124 <HAL_ETH_MspInit+0x160>)
 800b0ac:	f7fa fd72 	bl	8005b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800b0b0:	2386      	movs	r3, #134	@ 0x86
 800b0b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b0b4:	2302      	movs	r3, #2
 800b0b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b0bc:	2303      	movs	r3, #3
 800b0be:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b0c0:	230b      	movs	r3, #11
 800b0c2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b0c4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0c8:	4619      	mov	r1, r3
 800b0ca:	4817      	ldr	r0, [pc, #92]	@ (800b128 <HAL_ETH_MspInit+0x164>)
 800b0cc:	f7fa fd62 	bl	8005b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800b0d0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b0d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b0d6:	2302      	movs	r3, #2
 800b0d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b0de:	2303      	movs	r3, #3
 800b0e0:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b0e2:	230b      	movs	r3, #11
 800b0e4:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800b0e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b0ea:	4619      	mov	r1, r3
 800b0ec:	480f      	ldr	r0, [pc, #60]	@ (800b12c <HAL_ETH_MspInit+0x168>)
 800b0ee:	f7fa fd51 	bl	8005b94 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800b0f2:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800b0f6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b0f8:	2302      	movs	r3, #2
 800b0fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b100:	2303      	movs	r3, #3
 800b102:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800b104:	230b      	movs	r3, #11
 800b106:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800b108:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800b10c:	4619      	mov	r1, r3
 800b10e:	4808      	ldr	r0, [pc, #32]	@ (800b130 <HAL_ETH_MspInit+0x16c>)
 800b110:	f7fa fd40 	bl	8005b94 <HAL_GPIO_Init>

  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800b114:	bf00      	nop
 800b116:	3738      	adds	r7, #56	@ 0x38
 800b118:	46bd      	mov	sp, r7
 800b11a:	bd80      	pop	{r7, pc}
 800b11c:	40028000 	.word	0x40028000
 800b120:	40023800 	.word	0x40023800
 800b124:	40020800 	.word	0x40020800
 800b128:	40020000 	.word	0x40020000
 800b12c:	40020400 	.word	0x40020400
 800b130:	40021800 	.word	0x40021800

0800b134 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 800b134:	b580      	push	{r7, lr}
 800b136:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 800b138:	4802      	ldr	r0, [pc, #8]	@ (800b144 <ETH_PHY_IO_Init+0x10>)
 800b13a:	f7fa f8c9 	bl	80052d0 <HAL_ETH_SetMDIOClockRange>

  return 0;
 800b13e:	2300      	movs	r3, #0
}
 800b140:	4618      	mov	r0, r3
 800b142:	bd80      	pop	{r7, pc}
 800b144:	20005a1c 	.word	0x20005a1c

0800b148 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 800b148:	b480      	push	{r7}
 800b14a:	af00      	add	r7, sp, #0
  return 0;
 800b14c:	2300      	movs	r3, #0
}
 800b14e:	4618      	mov	r0, r3
 800b150:	46bd      	mov	sp, r7
 800b152:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b156:	4770      	bx	lr

0800b158 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 800b158:	b580      	push	{r7, lr}
 800b15a:	b084      	sub	sp, #16
 800b15c:	af00      	add	r7, sp, #0
 800b15e:	60f8      	str	r0, [r7, #12]
 800b160:	60b9      	str	r1, [r7, #8]
 800b162:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	68ba      	ldr	r2, [r7, #8]
 800b168:	68f9      	ldr	r1, [r7, #12]
 800b16a:	4807      	ldr	r0, [pc, #28]	@ (800b188 <ETH_PHY_IO_ReadReg+0x30>)
 800b16c:	f7f9 ff0a 	bl	8004f84 <HAL_ETH_ReadPHYRegister>
 800b170:	4603      	mov	r3, r0
 800b172:	2b00      	cmp	r3, #0
 800b174:	d002      	beq.n	800b17c <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 800b176:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b17a:	e000      	b.n	800b17e <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 800b17c:	2300      	movs	r3, #0
}
 800b17e:	4618      	mov	r0, r3
 800b180:	3710      	adds	r7, #16
 800b182:	46bd      	mov	sp, r7
 800b184:	bd80      	pop	{r7, pc}
 800b186:	bf00      	nop
 800b188:	20005a1c 	.word	0x20005a1c

0800b18c <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b084      	sub	sp, #16
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	60b9      	str	r1, [r7, #8]
 800b196:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	68ba      	ldr	r2, [r7, #8]
 800b19c:	68f9      	ldr	r1, [r7, #12]
 800b19e:	4807      	ldr	r0, [pc, #28]	@ (800b1bc <ETH_PHY_IO_WriteReg+0x30>)
 800b1a0:	f7f9 ff3b 	bl	800501a <HAL_ETH_WritePHYRegister>
 800b1a4:	4603      	mov	r3, r0
 800b1a6:	2b00      	cmp	r3, #0
 800b1a8:	d002      	beq.n	800b1b0 <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 800b1aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b1ae:	e000      	b.n	800b1b2 <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 800b1b0:	2300      	movs	r3, #0
}
 800b1b2:	4618      	mov	r0, r3
 800b1b4:	3710      	adds	r7, #16
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	20005a1c 	.word	0x20005a1c

0800b1c0 <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800b1c4:	f7f9 fa72 	bl	80046ac <HAL_GetTick>
 800b1c8:	4603      	mov	r3, r0
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	bd80      	pop	{r7, pc}
	...

0800b1d0 <ethernet_link_check_state>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_check_state(struct netif *netif)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b0a0      	sub	sp, #128	@ 0x80
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 800b1d8:	f107 030c 	add.w	r3, r7, #12
 800b1dc:	2264      	movs	r2, #100	@ 0x64
 800b1de:	2100      	movs	r1, #0
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f00a fde5 	bl	8015db0 <memset>
  int32_t PHYLinkState = 0;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 800b1ea:	2300      	movs	r3, #0
 800b1ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800b1ee:	2300      	movs	r3, #0
 800b1f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	677b      	str	r3, [r7, #116]	@ 0x74

  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 800b1f6:	483a      	ldr	r0, [pc, #232]	@ (800b2e0 <ethernet_link_check_state+0x110>)
 800b1f8:	f7f9 f980 	bl	80044fc <LAN8742_GetLinkState>
 800b1fc:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b204:	089b      	lsrs	r3, r3, #2
 800b206:	f003 0301 	and.w	r3, r3, #1
 800b20a:	b2db      	uxtb	r3, r3
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d00c      	beq.n	800b22a <ethernet_link_check_state+0x5a>
 800b210:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b212:	2b01      	cmp	r3, #1
 800b214:	dc09      	bgt.n	800b22a <ethernet_link_check_state+0x5a>
  {
    HAL_ETH_Stop(&heth);
 800b216:	4833      	ldr	r0, [pc, #204]	@ (800b2e4 <ethernet_link_check_state+0x114>)
 800b218:	f7f9 fc83 	bl	8004b22 <HAL_ETH_Stop>
    netif_set_down(netif);
 800b21c:	6878      	ldr	r0, [r7, #4]
 800b21e:	f001 f819 	bl	800c254 <netif_set_down>
    netif_set_link_down(netif);
 800b222:	6878      	ldr	r0, [r7, #4]
 800b224:	f001 f87c 	bl	800c320 <netif_set_link_down>
      netif_set_up(netif);
      netif_set_link_up(netif);
    }
  }

}
 800b228:	e055      	b.n	800b2d6 <ethernet_link_check_state+0x106>
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800b230:	f003 0304 	and.w	r3, r3, #4
 800b234:	2b00      	cmp	r3, #0
 800b236:	d14e      	bne.n	800b2d6 <ethernet_link_check_state+0x106>
 800b238:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b23a:	2b01      	cmp	r3, #1
 800b23c:	dd4b      	ble.n	800b2d6 <ethernet_link_check_state+0x106>
    switch (PHYLinkState)
 800b23e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b240:	3b02      	subs	r3, #2
 800b242:	2b03      	cmp	r3, #3
 800b244:	d82a      	bhi.n	800b29c <ethernet_link_check_state+0xcc>
 800b246:	a201      	add	r2, pc, #4	@ (adr r2, 800b24c <ethernet_link_check_state+0x7c>)
 800b248:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b24c:	0800b25d 	.word	0x0800b25d
 800b250:	0800b26f 	.word	0x0800b26f
 800b254:	0800b27f 	.word	0x0800b27f
 800b258:	0800b28f 	.word	0x0800b28f
      duplex = ETH_FULLDUPLEX_MODE;
 800b25c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b260:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b262:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b266:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b268:	2301      	movs	r3, #1
 800b26a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b26c:	e017      	b.n	800b29e <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800b26e:	2300      	movs	r3, #0
 800b270:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 800b272:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800b276:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b278:	2301      	movs	r3, #1
 800b27a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b27c:	e00f      	b.n	800b29e <ethernet_link_check_state+0xce>
      duplex = ETH_FULLDUPLEX_MODE;
 800b27e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800b282:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b284:	2300      	movs	r3, #0
 800b286:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b288:	2301      	movs	r3, #1
 800b28a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b28c:	e007      	b.n	800b29e <ethernet_link_check_state+0xce>
      duplex = ETH_HALFDUPLEX_MODE;
 800b28e:	2300      	movs	r3, #0
 800b290:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 800b292:	2300      	movs	r3, #0
 800b294:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 800b296:	2301      	movs	r3, #1
 800b298:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 800b29a:	e000      	b.n	800b29e <ethernet_link_check_state+0xce>
      break;
 800b29c:	bf00      	nop
    if(linkchanged)
 800b29e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b2a0:	2b00      	cmp	r3, #0
 800b2a2:	d018      	beq.n	800b2d6 <ethernet_link_check_state+0x106>
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 800b2a4:	f107 030c 	add.w	r3, r7, #12
 800b2a8:	4619      	mov	r1, r3
 800b2aa:	480e      	ldr	r0, [pc, #56]	@ (800b2e4 <ethernet_link_check_state+0x114>)
 800b2ac:	f7f9 fefe 	bl	80050ac <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 800b2b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b2b2:	627b      	str	r3, [r7, #36]	@ 0x24
      MACConf.Speed = speed;
 800b2b4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b2b6:	623b      	str	r3, [r7, #32]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 800b2b8:	f107 030c 	add.w	r3, r7, #12
 800b2bc:	4619      	mov	r1, r3
 800b2be:	4809      	ldr	r0, [pc, #36]	@ (800b2e4 <ethernet_link_check_state+0x114>)
 800b2c0:	f7f9 ffeb 	bl	800529a <HAL_ETH_SetMACConfig>
      HAL_ETH_Start(&heth);
 800b2c4:	4807      	ldr	r0, [pc, #28]	@ (800b2e4 <ethernet_link_check_state+0x114>)
 800b2c6:	f7f9 fbcd 	bl	8004a64 <HAL_ETH_Start>
      netif_set_up(netif);
 800b2ca:	6878      	ldr	r0, [r7, #4]
 800b2cc:	f000 ff56 	bl	800c17c <netif_set_up>
      netif_set_link_up(netif);
 800b2d0:	6878      	ldr	r0, [r7, #4]
 800b2d2:	f000 fff1 	bl	800c2b8 <netif_set_link_up>
}
 800b2d6:	bf00      	nop
 800b2d8:	3780      	adds	r7, #128	@ 0x80
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	bd80      	pop	{r7, pc}
 800b2de:	bf00      	nop
 800b2e0:	20005b04 	.word	0x20005b04
 800b2e4:	20005a1c 	.word	0x20005a1c

0800b2e8 <HAL_ETH_RxAllocateCallback>:

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b086      	sub	sp, #24
 800b2ec:	af02      	add	r7, sp, #8
 800b2ee:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800b2f0:	4812      	ldr	r0, [pc, #72]	@ (800b33c <HAL_ETH_RxAllocateCallback+0x54>)
 800b2f2:	f000 fcbd 	bl	800bc70 <memp_malloc_pool>
 800b2f6:	60f8      	str	r0, [r7, #12]
  if (p)
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2b00      	cmp	r3, #0
 800b2fc:	d014      	beq.n	800b328 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	f103 0220 	add.w	r2, r3, #32
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	4a0d      	ldr	r2, [pc, #52]	@ (800b340 <HAL_ETH_RxAllocateCallback+0x58>)
 800b30c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUF_SIZE);
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800b316:	9201      	str	r2, [sp, #4]
 800b318:	9300      	str	r3, [sp, #0]
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	2241      	movs	r2, #65	@ 0x41
 800b31e:	2100      	movs	r1, #0
 800b320:	2000      	movs	r0, #0
 800b322:	f001 f9f3 	bl	800c70c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800b326:	e005      	b.n	800b334 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 800b328:	4b06      	ldr	r3, [pc, #24]	@ (800b344 <HAL_ETH_RxAllocateCallback+0x5c>)
 800b32a:	2201      	movs	r2, #1
 800b32c:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	2200      	movs	r2, #0
 800b332:	601a      	str	r2, [r3, #0]
}
 800b334:	bf00      	nop
 800b336:	3710      	adds	r7, #16
 800b338:	46bd      	mov	sp, r7
 800b33a:	bd80      	pop	{r7, pc}
 800b33c:	0801adc0 	.word	0x0801adc0
 800b340:	0800af81 	.word	0x0800af81
 800b344:	20005a18 	.word	0x20005a18

0800b348 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b088      	sub	sp, #32
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	60f8      	str	r0, [r7, #12]
 800b350:	60b9      	str	r1, [r7, #8]
 800b352:	607a      	str	r2, [r7, #4]
 800b354:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	61bb      	str	r3, [r7, #24]
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 800b35e:	2300      	movs	r3, #0
 800b360:	61fb      	str	r3, [r7, #28]

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	3b20      	subs	r3, #32
 800b366:	61fb      	str	r3, [r7, #28]
  p->next = NULL;
 800b368:	69fb      	ldr	r3, [r7, #28]
 800b36a:	2200      	movs	r2, #0
 800b36c:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800b36e:	69fb      	ldr	r3, [r7, #28]
 800b370:	2200      	movs	r2, #0
 800b372:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800b374:	69fb      	ldr	r3, [r7, #28]
 800b376:	887a      	ldrh	r2, [r7, #2]
 800b378:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800b37a:	69bb      	ldr	r3, [r7, #24]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	2b00      	cmp	r3, #0
 800b380:	d103      	bne.n	800b38a <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800b382:	69bb      	ldr	r3, [r7, #24]
 800b384:	69fa      	ldr	r2, [r7, #28]
 800b386:	601a      	str	r2, [r3, #0]
 800b388:	e003      	b.n	800b392 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	69fa      	ldr	r2, [r7, #28]
 800b390:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800b392:	697b      	ldr	r3, [r7, #20]
 800b394:	69fa      	ldr	r2, [r7, #28]
 800b396:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800b398:	69bb      	ldr	r3, [r7, #24]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	61fb      	str	r3, [r7, #28]
 800b39e:	e009      	b.n	800b3b4 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 800b3a0:	69fb      	ldr	r3, [r7, #28]
 800b3a2:	891a      	ldrh	r2, [r3, #8]
 800b3a4:	887b      	ldrh	r3, [r7, #2]
 800b3a6:	4413      	add	r3, r2
 800b3a8:	b29a      	uxth	r2, r3
 800b3aa:	69fb      	ldr	r3, [r7, #28]
 800b3ac:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800b3ae:	69fb      	ldr	r3, [r7, #28]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	61fb      	str	r3, [r7, #28]
 800b3b4:	69fb      	ldr	r3, [r7, #28]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d1f2      	bne.n	800b3a0 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800b3ba:	887b      	ldrh	r3, [r7, #2]
 800b3bc:	4619      	mov	r1, r3
 800b3be:	6878      	ldr	r0, [r7, #4]
 800b3c0:	f7ff fc28 	bl	800ac14 <SCB_InvalidateDCache_by_Addr>

/* USER CODE END HAL ETH RxLinkCallback */
}
 800b3c4:	bf00      	nop
 800b3c6:	3720      	adds	r7, #32
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}

0800b3cc <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800b3cc:	b480      	push	{r7}
 800b3ce:	b083      	sub	sp, #12
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	4603      	mov	r3, r0
 800b3d4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800b3d6:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800b3da:	021b      	lsls	r3, r3, #8
 800b3dc:	b21a      	sxth	r2, r3
 800b3de:	88fb      	ldrh	r3, [r7, #6]
 800b3e0:	0a1b      	lsrs	r3, r3, #8
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	b21b      	sxth	r3, r3
 800b3e6:	4313      	orrs	r3, r2
 800b3e8:	b21b      	sxth	r3, r3
 800b3ea:	b29b      	uxth	r3, r3
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	370c      	adds	r7, #12
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f6:	4770      	bx	lr

0800b3f8 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b083      	sub	sp, #12
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	061a      	lsls	r2, r3, #24
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	021b      	lsls	r3, r3, #8
 800b408:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800b40c:	431a      	orrs	r2, r3
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	0a1b      	lsrs	r3, r3, #8
 800b412:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800b416:	431a      	orrs	r2, r3
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	0e1b      	lsrs	r3, r3, #24
 800b41c:	4313      	orrs	r3, r2
}
 800b41e:	4618      	mov	r0, r3
 800b420:	370c      	adds	r7, #12
 800b422:	46bd      	mov	sp, r7
 800b424:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b428:	4770      	bx	lr

0800b42a <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800b42a:	b580      	push	{r7, lr}
 800b42c:	b082      	sub	sp, #8
 800b42e:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800b430:	2300      	movs	r3, #0
 800b432:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800b434:	f000 f8d4 	bl	800b5e0 <mem_init>
  memp_init();
 800b438:	f000 fbd6 	bl	800bbe8 <memp_init>
  pbuf_init();
  netif_init();
 800b43c:	f000 fcd4 	bl	800bde8 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800b440:	f007 f84e 	bl	80124e0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800b444:	f001 fdaa 	bl	800cf9c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800b448:	f006 ffc0 	bl	80123cc <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800b44c:	bf00      	nop
 800b44e:	3708      	adds	r7, #8
 800b450:	46bd      	mov	sp, r7
 800b452:	bd80      	pop	{r7, pc}

0800b454 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800b454:	b480      	push	{r7}
 800b456:	b083      	sub	sp, #12
 800b458:	af00      	add	r7, sp, #0
 800b45a:	4603      	mov	r3, r0
 800b45c:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 800b45e:	4b05      	ldr	r3, [pc, #20]	@ (800b474 <ptr_to_mem+0x20>)
 800b460:	681a      	ldr	r2, [r3, #0]
 800b462:	88fb      	ldrh	r3, [r7, #6]
 800b464:	4413      	add	r3, r2
}
 800b466:	4618      	mov	r0, r3
 800b468:	370c      	adds	r7, #12
 800b46a:	46bd      	mov	sp, r7
 800b46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b470:	4770      	bx	lr
 800b472:	bf00      	nop
 800b474:	20005b3c 	.word	0x20005b3c

0800b478 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800b478:	b480      	push	{r7}
 800b47a:	b083      	sub	sp, #12
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800b480:	4b05      	ldr	r3, [pc, #20]	@ (800b498 <mem_to_ptr+0x20>)
 800b482:	681b      	ldr	r3, [r3, #0]
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	1ad3      	subs	r3, r2, r3
 800b488:	b29b      	uxth	r3, r3
}
 800b48a:	4618      	mov	r0, r3
 800b48c:	370c      	adds	r7, #12
 800b48e:	46bd      	mov	sp, r7
 800b490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b494:	4770      	bx	lr
 800b496:	bf00      	nop
 800b498:	20005b3c 	.word	0x20005b3c

0800b49c <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800b49c:	b590      	push	{r4, r7, lr}
 800b49e:	b085      	sub	sp, #20
 800b4a0:	af00      	add	r7, sp, #0
 800b4a2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800b4a4:	4b45      	ldr	r3, [pc, #276]	@ (800b5bc <plug_holes+0x120>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	687a      	ldr	r2, [r7, #4]
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d206      	bcs.n	800b4bc <plug_holes+0x20>
 800b4ae:	4b44      	ldr	r3, [pc, #272]	@ (800b5c0 <plug_holes+0x124>)
 800b4b0:	f240 12df 	movw	r2, #479	@ 0x1df
 800b4b4:	4943      	ldr	r1, [pc, #268]	@ (800b5c4 <plug_holes+0x128>)
 800b4b6:	4844      	ldr	r0, [pc, #272]	@ (800b5c8 <plug_holes+0x12c>)
 800b4b8:	f00a fb22 	bl	8015b00 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800b4bc:	4b43      	ldr	r3, [pc, #268]	@ (800b5cc <plug_holes+0x130>)
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	687a      	ldr	r2, [r7, #4]
 800b4c2:	429a      	cmp	r2, r3
 800b4c4:	d306      	bcc.n	800b4d4 <plug_holes+0x38>
 800b4c6:	4b3e      	ldr	r3, [pc, #248]	@ (800b5c0 <plug_holes+0x124>)
 800b4c8:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800b4cc:	4940      	ldr	r1, [pc, #256]	@ (800b5d0 <plug_holes+0x134>)
 800b4ce:	483e      	ldr	r0, [pc, #248]	@ (800b5c8 <plug_holes+0x12c>)
 800b4d0:	f00a fb16 	bl	8015b00 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	791b      	ldrb	r3, [r3, #4]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d006      	beq.n	800b4ea <plug_holes+0x4e>
 800b4dc:	4b38      	ldr	r3, [pc, #224]	@ (800b5c0 <plug_holes+0x124>)
 800b4de:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800b4e2:	493c      	ldr	r1, [pc, #240]	@ (800b5d4 <plug_holes+0x138>)
 800b4e4:	4838      	ldr	r0, [pc, #224]	@ (800b5c8 <plug_holes+0x12c>)
 800b4e6:	f00a fb0b 	bl	8015b00 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	881b      	ldrh	r3, [r3, #0]
 800b4ee:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b4f2:	d906      	bls.n	800b502 <plug_holes+0x66>
 800b4f4:	4b32      	ldr	r3, [pc, #200]	@ (800b5c0 <plug_holes+0x124>)
 800b4f6:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800b4fa:	4937      	ldr	r1, [pc, #220]	@ (800b5d8 <plug_holes+0x13c>)
 800b4fc:	4832      	ldr	r0, [pc, #200]	@ (800b5c8 <plug_holes+0x12c>)
 800b4fe:	f00a faff 	bl	8015b00 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	881b      	ldrh	r3, [r3, #0]
 800b506:	4618      	mov	r0, r3
 800b508:	f7ff ffa4 	bl	800b454 <ptr_to_mem>
 800b50c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800b50e:	687a      	ldr	r2, [r7, #4]
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	429a      	cmp	r2, r3
 800b514:	d024      	beq.n	800b560 <plug_holes+0xc4>
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	791b      	ldrb	r3, [r3, #4]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d120      	bne.n	800b560 <plug_holes+0xc4>
 800b51e:	4b2b      	ldr	r3, [pc, #172]	@ (800b5cc <plug_holes+0x130>)
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	68fa      	ldr	r2, [r7, #12]
 800b524:	429a      	cmp	r2, r3
 800b526:	d01b      	beq.n	800b560 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800b528:	4b2c      	ldr	r3, [pc, #176]	@ (800b5dc <plug_holes+0x140>)
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	68fa      	ldr	r2, [r7, #12]
 800b52e:	429a      	cmp	r2, r3
 800b530:	d102      	bne.n	800b538 <plug_holes+0x9c>
      lfree = mem;
 800b532:	4a2a      	ldr	r2, [pc, #168]	@ (800b5dc <plug_holes+0x140>)
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	881a      	ldrh	r2, [r3, #0]
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	881b      	ldrh	r3, [r3, #0]
 800b544:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b548:	d00a      	beq.n	800b560 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	881b      	ldrh	r3, [r3, #0]
 800b54e:	4618      	mov	r0, r3
 800b550:	f7ff ff80 	bl	800b454 <ptr_to_mem>
 800b554:	4604      	mov	r4, r0
 800b556:	6878      	ldr	r0, [r7, #4]
 800b558:	f7ff ff8e 	bl	800b478 <mem_to_ptr>
 800b55c:	4603      	mov	r3, r0
 800b55e:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	885b      	ldrh	r3, [r3, #2]
 800b564:	4618      	mov	r0, r3
 800b566:	f7ff ff75 	bl	800b454 <ptr_to_mem>
 800b56a:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b56c:	68ba      	ldr	r2, [r7, #8]
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	429a      	cmp	r2, r3
 800b572:	d01f      	beq.n	800b5b4 <plug_holes+0x118>
 800b574:	68bb      	ldr	r3, [r7, #8]
 800b576:	791b      	ldrb	r3, [r3, #4]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d11b      	bne.n	800b5b4 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b57c:	4b17      	ldr	r3, [pc, #92]	@ (800b5dc <plug_holes+0x140>)
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	687a      	ldr	r2, [r7, #4]
 800b582:	429a      	cmp	r2, r3
 800b584:	d102      	bne.n	800b58c <plug_holes+0xf0>
      lfree = pmem;
 800b586:	4a15      	ldr	r2, [pc, #84]	@ (800b5dc <plug_holes+0x140>)
 800b588:	68bb      	ldr	r3, [r7, #8]
 800b58a:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	881a      	ldrh	r2, [r3, #0]
 800b590:	68bb      	ldr	r3, [r7, #8]
 800b592:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	881b      	ldrh	r3, [r3, #0]
 800b598:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b59c:	d00a      	beq.n	800b5b4 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	881b      	ldrh	r3, [r3, #0]
 800b5a2:	4618      	mov	r0, r3
 800b5a4:	f7ff ff56 	bl	800b454 <ptr_to_mem>
 800b5a8:	4604      	mov	r4, r0
 800b5aa:	68b8      	ldr	r0, [r7, #8]
 800b5ac:	f7ff ff64 	bl	800b478 <mem_to_ptr>
 800b5b0:	4603      	mov	r3, r0
 800b5b2:	8063      	strh	r3, [r4, #2]
    }
  }
}
 800b5b4:	bf00      	nop
 800b5b6:	3714      	adds	r7, #20
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	bd90      	pop	{r4, r7, pc}
 800b5bc:	20005b3c 	.word	0x20005b3c
 800b5c0:	080183d4 	.word	0x080183d4
 800b5c4:	08018404 	.word	0x08018404
 800b5c8:	0801841c 	.word	0x0801841c
 800b5cc:	20005b40 	.word	0x20005b40
 800b5d0:	08018444 	.word	0x08018444
 800b5d4:	08018460 	.word	0x08018460
 800b5d8:	0801847c 	.word	0x0801847c
 800b5dc:	20005b44 	.word	0x20005b44

0800b5e0 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b5e0:	b580      	push	{r7, lr}
 800b5e2:	b082      	sub	sp, #8
 800b5e4:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b5e6:	4b16      	ldr	r3, [pc, #88]	@ (800b640 <mem_init+0x60>)
 800b5e8:	4a16      	ldr	r2, [pc, #88]	@ (800b644 <mem_init+0x64>)
 800b5ea:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800b5ec:	4b14      	ldr	r3, [pc, #80]	@ (800b640 <mem_init+0x60>)
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b5f8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2200      	movs	r2, #0
 800b5fe:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	2200      	movs	r2, #0
 800b604:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800b606:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 800b60a:	f7ff ff23 	bl	800b454 <ptr_to_mem>
 800b60e:	4603      	mov	r3, r0
 800b610:	4a0d      	ldr	r2, [pc, #52]	@ (800b648 <mem_init+0x68>)
 800b612:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800b614:	4b0c      	ldr	r3, [pc, #48]	@ (800b648 <mem_init+0x68>)
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	2201      	movs	r2, #1
 800b61a:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b61c:	4b0a      	ldr	r3, [pc, #40]	@ (800b648 <mem_init+0x68>)
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b624:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b626:	4b08      	ldr	r3, [pc, #32]	@ (800b648 <mem_init+0x68>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 800b62e:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b630:	4b03      	ldr	r3, [pc, #12]	@ (800b640 <mem_init+0x60>)
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	4a05      	ldr	r2, [pc, #20]	@ (800b64c <mem_init+0x6c>)
 800b636:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800b638:	bf00      	nop
 800b63a:	3708      	adds	r7, #8
 800b63c:	46bd      	mov	sp, r7
 800b63e:	bd80      	pop	{r7, pc}
 800b640:	20005b3c 	.word	0x20005b3c
 800b644:	20048000 	.word	0x20048000
 800b648:	20005b40 	.word	0x20005b40
 800b64c:	20005b44 	.word	0x20005b44

0800b650 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800b650:	b580      	push	{r7, lr}
 800b652:	b086      	sub	sp, #24
 800b654:	af00      	add	r7, sp, #0
 800b656:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800b658:	6878      	ldr	r0, [r7, #4]
 800b65a:	f7ff ff0d 	bl	800b478 <mem_to_ptr>
 800b65e:	4603      	mov	r3, r0
 800b660:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	881b      	ldrh	r3, [r3, #0]
 800b666:	4618      	mov	r0, r3
 800b668:	f7ff fef4 	bl	800b454 <ptr_to_mem>
 800b66c:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	885b      	ldrh	r3, [r3, #2]
 800b672:	4618      	mov	r0, r3
 800b674:	f7ff feee 	bl	800b454 <ptr_to_mem>
 800b678:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	881b      	ldrh	r3, [r3, #0]
 800b67e:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b682:	d818      	bhi.n	800b6b6 <mem_link_valid+0x66>
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	885b      	ldrh	r3, [r3, #2]
 800b688:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b68c:	d813      	bhi.n	800b6b6 <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b692:	8afa      	ldrh	r2, [r7, #22]
 800b694:	429a      	cmp	r2, r3
 800b696:	d004      	beq.n	800b6a2 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	881b      	ldrh	r3, [r3, #0]
 800b69c:	8afa      	ldrh	r2, [r7, #22]
 800b69e:	429a      	cmp	r2, r3
 800b6a0:	d109      	bne.n	800b6b6 <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b6a2:	4b08      	ldr	r3, [pc, #32]	@ (800b6c4 <mem_link_valid+0x74>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b6a6:	693a      	ldr	r2, [r7, #16]
 800b6a8:	429a      	cmp	r2, r3
 800b6aa:	d006      	beq.n	800b6ba <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b6ac:	693b      	ldr	r3, [r7, #16]
 800b6ae:	885b      	ldrh	r3, [r3, #2]
 800b6b0:	8afa      	ldrh	r2, [r7, #22]
 800b6b2:	429a      	cmp	r2, r3
 800b6b4:	d001      	beq.n	800b6ba <mem_link_valid+0x6a>
    return 0;
 800b6b6:	2300      	movs	r3, #0
 800b6b8:	e000      	b.n	800b6bc <mem_link_valid+0x6c>
  }
  return 1;
 800b6ba:	2301      	movs	r3, #1
}
 800b6bc:	4618      	mov	r0, r3
 800b6be:	3718      	adds	r7, #24
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	bd80      	pop	{r7, pc}
 800b6c4:	20005b40 	.word	0x20005b40

0800b6c8 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b084      	sub	sp, #16
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	d04c      	beq.n	800b770 <mem_free+0xa8>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	f003 0303 	and.w	r3, r3, #3
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d007      	beq.n	800b6f0 <mem_free+0x28>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800b6e0:	4b25      	ldr	r3, [pc, #148]	@ (800b778 <mem_free+0xb0>)
 800b6e2:	f240 2273 	movw	r2, #627	@ 0x273
 800b6e6:	4925      	ldr	r1, [pc, #148]	@ (800b77c <mem_free+0xb4>)
 800b6e8:	4825      	ldr	r0, [pc, #148]	@ (800b780 <mem_free+0xb8>)
 800b6ea:	f00a fa09 	bl	8015b00 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b6ee:	e040      	b.n	800b772 <mem_free+0xaa>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	3b08      	subs	r3, #8
 800b6f4:	60fb      	str	r3, [r7, #12]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800b6f6:	4b23      	ldr	r3, [pc, #140]	@ (800b784 <mem_free+0xbc>)
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	68fa      	ldr	r2, [r7, #12]
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	d306      	bcc.n	800b70e <mem_free+0x46>
 800b700:	687b      	ldr	r3, [r7, #4]
 800b702:	f103 020c 	add.w	r2, r3, #12
 800b706:	4b20      	ldr	r3, [pc, #128]	@ (800b788 <mem_free+0xc0>)
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	429a      	cmp	r2, r3
 800b70c:	d907      	bls.n	800b71e <mem_free+0x56>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800b70e:	4b1a      	ldr	r3, [pc, #104]	@ (800b778 <mem_free+0xb0>)
 800b710:	f240 227f 	movw	r2, #639	@ 0x27f
 800b714:	491d      	ldr	r1, [pc, #116]	@ (800b78c <mem_free+0xc4>)
 800b716:	481a      	ldr	r0, [pc, #104]	@ (800b780 <mem_free+0xb8>)
 800b718:	f00a f9f2 	bl	8015b00 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b71c:	e029      	b.n	800b772 <mem_free+0xaa>
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* mem has to be in a used state */
  if (!mem->used) {
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	791b      	ldrb	r3, [r3, #4]
 800b722:	2b00      	cmp	r3, #0
 800b724:	d107      	bne.n	800b736 <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800b726:	4b14      	ldr	r3, [pc, #80]	@ (800b778 <mem_free+0xb0>)
 800b728:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800b72c:	4918      	ldr	r1, [pc, #96]	@ (800b790 <mem_free+0xc8>)
 800b72e:	4814      	ldr	r0, [pc, #80]	@ (800b780 <mem_free+0xb8>)
 800b730:	f00a f9e6 	bl	8015b00 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b734:	e01d      	b.n	800b772 <mem_free+0xaa>
  }

  if (!mem_link_valid(mem)) {
 800b736:	68f8      	ldr	r0, [r7, #12]
 800b738:	f7ff ff8a 	bl	800b650 <mem_link_valid>
 800b73c:	4603      	mov	r3, r0
 800b73e:	2b00      	cmp	r3, #0
 800b740:	d107      	bne.n	800b752 <mem_free+0x8a>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800b742:	4b0d      	ldr	r3, [pc, #52]	@ (800b778 <mem_free+0xb0>)
 800b744:	f240 2295 	movw	r2, #661	@ 0x295
 800b748:	4912      	ldr	r1, [pc, #72]	@ (800b794 <mem_free+0xcc>)
 800b74a:	480d      	ldr	r0, [pc, #52]	@ (800b780 <mem_free+0xb8>)
 800b74c:	f00a f9d8 	bl	8015b00 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return;
 800b750:	e00f      	b.n	800b772 <mem_free+0xaa>
  }

  /* mem is now unused. */
  mem->used = 0;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2200      	movs	r2, #0
 800b756:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800b758:	4b0f      	ldr	r3, [pc, #60]	@ (800b798 <mem_free+0xd0>)
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	68fa      	ldr	r2, [r7, #12]
 800b75e:	429a      	cmp	r2, r3
 800b760:	d202      	bcs.n	800b768 <mem_free+0xa0>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800b762:	4a0d      	ldr	r2, [pc, #52]	@ (800b798 <mem_free+0xd0>)
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800b768:	68f8      	ldr	r0, [r7, #12]
 800b76a:	f7ff fe97 	bl	800b49c <plug_holes>
 800b76e:	e000      	b.n	800b772 <mem_free+0xaa>
    return;
 800b770:	bf00      	nop
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800b772:	3710      	adds	r7, #16
 800b774:	46bd      	mov	sp, r7
 800b776:	bd80      	pop	{r7, pc}
 800b778:	080183d4 	.word	0x080183d4
 800b77c:	080184a8 	.word	0x080184a8
 800b780:	0801841c 	.word	0x0801841c
 800b784:	20005b3c 	.word	0x20005b3c
 800b788:	20005b40 	.word	0x20005b40
 800b78c:	080184cc 	.word	0x080184cc
 800b790:	080184e8 	.word	0x080184e8
 800b794:	08018510 	.word	0x08018510
 800b798:	20005b44 	.word	0x20005b44

0800b79c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b088      	sub	sp, #32
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800b7a8:	887b      	ldrh	r3, [r7, #2]
 800b7aa:	3303      	adds	r3, #3
 800b7ac:	b29b      	uxth	r3, r3
 800b7ae:	f023 0303 	bic.w	r3, r3, #3
 800b7b2:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 800b7b4:	8bfb      	ldrh	r3, [r7, #30]
 800b7b6:	2b0b      	cmp	r3, #11
 800b7b8:	d801      	bhi.n	800b7be <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800b7ba:	230c      	movs	r3, #12
 800b7bc:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800b7be:	8bfb      	ldrh	r3, [r7, #30]
 800b7c0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b7c4:	d803      	bhi.n	800b7ce <mem_trim+0x32>
 800b7c6:	8bfa      	ldrh	r2, [r7, #30]
 800b7c8:	887b      	ldrh	r3, [r7, #2]
 800b7ca:	429a      	cmp	r2, r3
 800b7cc:	d201      	bcs.n	800b7d2 <mem_trim+0x36>
    return NULL;
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	e0cc      	b.n	800b96c <mem_trim+0x1d0>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b7d2:	4b68      	ldr	r3, [pc, #416]	@ (800b974 <mem_trim+0x1d8>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	687a      	ldr	r2, [r7, #4]
 800b7d8:	429a      	cmp	r2, r3
 800b7da:	d304      	bcc.n	800b7e6 <mem_trim+0x4a>
 800b7dc:	4b66      	ldr	r3, [pc, #408]	@ (800b978 <mem_trim+0x1dc>)
 800b7de:	681b      	ldr	r3, [r3, #0]
 800b7e0:	687a      	ldr	r2, [r7, #4]
 800b7e2:	429a      	cmp	r2, r3
 800b7e4:	d306      	bcc.n	800b7f4 <mem_trim+0x58>
 800b7e6:	4b65      	ldr	r3, [pc, #404]	@ (800b97c <mem_trim+0x1e0>)
 800b7e8:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800b7ec:	4964      	ldr	r1, [pc, #400]	@ (800b980 <mem_trim+0x1e4>)
 800b7ee:	4865      	ldr	r0, [pc, #404]	@ (800b984 <mem_trim+0x1e8>)
 800b7f0:	f00a f986 	bl	8015b00 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b7f4:	4b5f      	ldr	r3, [pc, #380]	@ (800b974 <mem_trim+0x1d8>)
 800b7f6:	681b      	ldr	r3, [r3, #0]
 800b7f8:	687a      	ldr	r2, [r7, #4]
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d304      	bcc.n	800b808 <mem_trim+0x6c>
 800b7fe:	4b5e      	ldr	r3, [pc, #376]	@ (800b978 <mem_trim+0x1dc>)
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	687a      	ldr	r2, [r7, #4]
 800b804:	429a      	cmp	r2, r3
 800b806:	d301      	bcc.n	800b80c <mem_trim+0x70>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
    return rmem;
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	e0af      	b.n	800b96c <mem_trim+0x1d0>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	3b08      	subs	r3, #8
 800b810:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800b812:	69b8      	ldr	r0, [r7, #24]
 800b814:	f7ff fe30 	bl	800b478 <mem_to_ptr>
 800b818:	4603      	mov	r3, r0
 800b81a:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800b81c:	69bb      	ldr	r3, [r7, #24]
 800b81e:	881a      	ldrh	r2, [r3, #0]
 800b820:	8afb      	ldrh	r3, [r7, #22]
 800b822:	1ad3      	subs	r3, r2, r3
 800b824:	b29b      	uxth	r3, r3
 800b826:	3b08      	subs	r3, #8
 800b828:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b82a:	8bfa      	ldrh	r2, [r7, #30]
 800b82c:	8abb      	ldrh	r3, [r7, #20]
 800b82e:	429a      	cmp	r2, r3
 800b830:	d906      	bls.n	800b840 <mem_trim+0xa4>
 800b832:	4b52      	ldr	r3, [pc, #328]	@ (800b97c <mem_trim+0x1e0>)
 800b834:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800b838:	4953      	ldr	r1, [pc, #332]	@ (800b988 <mem_trim+0x1ec>)
 800b83a:	4852      	ldr	r0, [pc, #328]	@ (800b984 <mem_trim+0x1e8>)
 800b83c:	f00a f960 	bl	8015b00 <iprintf>
  if (newsize > size) {
 800b840:	8bfa      	ldrh	r2, [r7, #30]
 800b842:	8abb      	ldrh	r3, [r7, #20]
 800b844:	429a      	cmp	r2, r3
 800b846:	d901      	bls.n	800b84c <mem_trim+0xb0>
    /* not supported */
    return NULL;
 800b848:	2300      	movs	r3, #0
 800b84a:	e08f      	b.n	800b96c <mem_trim+0x1d0>
  }
  if (newsize == size) {
 800b84c:	8bfa      	ldrh	r2, [r7, #30]
 800b84e:	8abb      	ldrh	r3, [r7, #20]
 800b850:	429a      	cmp	r2, r3
 800b852:	d101      	bne.n	800b858 <mem_trim+0xbc>
    /* No change in size, simply return */
    return rmem;
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	e089      	b.n	800b96c <mem_trim+0x1d0>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = ptr_to_mem(mem->next);
 800b858:	69bb      	ldr	r3, [r7, #24]
 800b85a:	881b      	ldrh	r3, [r3, #0]
 800b85c:	4618      	mov	r0, r3
 800b85e:	f7ff fdf9 	bl	800b454 <ptr_to_mem>
 800b862:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	791b      	ldrb	r3, [r3, #4]
 800b868:	2b00      	cmp	r3, #0
 800b86a:	d13f      	bne.n	800b8ec <mem_trim+0x150>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b86c:	69bb      	ldr	r3, [r7, #24]
 800b86e:	881b      	ldrh	r3, [r3, #0]
 800b870:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b874:	d106      	bne.n	800b884 <mem_trim+0xe8>
 800b876:	4b41      	ldr	r3, [pc, #260]	@ (800b97c <mem_trim+0x1e0>)
 800b878:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800b87c:	4943      	ldr	r1, [pc, #268]	@ (800b98c <mem_trim+0x1f0>)
 800b87e:	4841      	ldr	r0, [pc, #260]	@ (800b984 <mem_trim+0x1e8>)
 800b880:	f00a f93e 	bl	8015b00 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800b884:	693b      	ldr	r3, [r7, #16]
 800b886:	881b      	ldrh	r3, [r3, #0]
 800b888:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b88a:	8afa      	ldrh	r2, [r7, #22]
 800b88c:	8bfb      	ldrh	r3, [r7, #30]
 800b88e:	4413      	add	r3, r2
 800b890:	b29b      	uxth	r3, r3
 800b892:	3308      	adds	r3, #8
 800b894:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 800b896:	4b3e      	ldr	r3, [pc, #248]	@ (800b990 <mem_trim+0x1f4>)
 800b898:	681b      	ldr	r3, [r3, #0]
 800b89a:	693a      	ldr	r2, [r7, #16]
 800b89c:	429a      	cmp	r2, r3
 800b89e:	d106      	bne.n	800b8ae <mem_trim+0x112>
      lfree = ptr_to_mem(ptr2);
 800b8a0:	89fb      	ldrh	r3, [r7, #14]
 800b8a2:	4618      	mov	r0, r3
 800b8a4:	f7ff fdd6 	bl	800b454 <ptr_to_mem>
 800b8a8:	4603      	mov	r3, r0
 800b8aa:	4a39      	ldr	r2, [pc, #228]	@ (800b990 <mem_trim+0x1f4>)
 800b8ac:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800b8ae:	89fb      	ldrh	r3, [r7, #14]
 800b8b0:	4618      	mov	r0, r3
 800b8b2:	f7ff fdcf 	bl	800b454 <ptr_to_mem>
 800b8b6:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 800b8b8:	693b      	ldr	r3, [r7, #16]
 800b8ba:	2200      	movs	r2, #0
 800b8bc:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800b8be:	693b      	ldr	r3, [r7, #16]
 800b8c0:	89ba      	ldrh	r2, [r7, #12]
 800b8c2:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800b8c4:	693b      	ldr	r3, [r7, #16]
 800b8c6:	8afa      	ldrh	r2, [r7, #22]
 800b8c8:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800b8ca:	69bb      	ldr	r3, [r7, #24]
 800b8cc:	89fa      	ldrh	r2, [r7, #14]
 800b8ce:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b8d0:	693b      	ldr	r3, [r7, #16]
 800b8d2:	881b      	ldrh	r3, [r3, #0]
 800b8d4:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b8d8:	d047      	beq.n	800b96a <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	881b      	ldrh	r3, [r3, #0]
 800b8de:	4618      	mov	r0, r3
 800b8e0:	f7ff fdb8 	bl	800b454 <ptr_to_mem>
 800b8e4:	4602      	mov	r2, r0
 800b8e6:	89fb      	ldrh	r3, [r7, #14]
 800b8e8:	8053      	strh	r3, [r2, #2]
 800b8ea:	e03e      	b.n	800b96a <mem_trim+0x1ce>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b8ec:	8bfb      	ldrh	r3, [r7, #30]
 800b8ee:	f103 0214 	add.w	r2, r3, #20
 800b8f2:	8abb      	ldrh	r3, [r7, #20]
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	d838      	bhi.n	800b96a <mem_trim+0x1ce>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b8f8:	8afa      	ldrh	r2, [r7, #22]
 800b8fa:	8bfb      	ldrh	r3, [r7, #30]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	b29b      	uxth	r3, r3
 800b900:	3308      	adds	r3, #8
 800b902:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b904:	69bb      	ldr	r3, [r7, #24]
 800b906:	881b      	ldrh	r3, [r3, #0]
 800b908:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b90c:	d106      	bne.n	800b91c <mem_trim+0x180>
 800b90e:	4b1b      	ldr	r3, [pc, #108]	@ (800b97c <mem_trim+0x1e0>)
 800b910:	f240 3216 	movw	r2, #790	@ 0x316
 800b914:	491d      	ldr	r1, [pc, #116]	@ (800b98c <mem_trim+0x1f0>)
 800b916:	481b      	ldr	r0, [pc, #108]	@ (800b984 <mem_trim+0x1e8>)
 800b918:	f00a f8f2 	bl	8015b00 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800b91c:	89fb      	ldrh	r3, [r7, #14]
 800b91e:	4618      	mov	r0, r3
 800b920:	f7ff fd98 	bl	800b454 <ptr_to_mem>
 800b924:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 800b926:	4b1a      	ldr	r3, [pc, #104]	@ (800b990 <mem_trim+0x1f4>)
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	693a      	ldr	r2, [r7, #16]
 800b92c:	429a      	cmp	r2, r3
 800b92e:	d202      	bcs.n	800b936 <mem_trim+0x19a>
      lfree = mem2;
 800b930:	4a17      	ldr	r2, [pc, #92]	@ (800b990 <mem_trim+0x1f4>)
 800b932:	693b      	ldr	r3, [r7, #16]
 800b934:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800b936:	693b      	ldr	r3, [r7, #16]
 800b938:	2200      	movs	r2, #0
 800b93a:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800b93c:	69bb      	ldr	r3, [r7, #24]
 800b93e:	881a      	ldrh	r2, [r3, #0]
 800b940:	693b      	ldr	r3, [r7, #16]
 800b942:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800b944:	693b      	ldr	r3, [r7, #16]
 800b946:	8afa      	ldrh	r2, [r7, #22]
 800b948:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800b94a:	69bb      	ldr	r3, [r7, #24]
 800b94c:	89fa      	ldrh	r2, [r7, #14]
 800b94e:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b950:	693b      	ldr	r3, [r7, #16]
 800b952:	881b      	ldrh	r3, [r3, #0]
 800b954:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b958:	d007      	beq.n	800b96a <mem_trim+0x1ce>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b95a:	693b      	ldr	r3, [r7, #16]
 800b95c:	881b      	ldrh	r3, [r3, #0]
 800b95e:	4618      	mov	r0, r3
 800b960:	f7ff fd78 	bl	800b454 <ptr_to_mem>
 800b964:	4602      	mov	r2, r0
 800b966:	89fb      	ldrh	r3, [r7, #14]
 800b968:	8053      	strh	r3, [r2, #2]
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800b96a:	687b      	ldr	r3, [r7, #4]
}
 800b96c:	4618      	mov	r0, r3
 800b96e:	3720      	adds	r7, #32
 800b970:	46bd      	mov	sp, r7
 800b972:	bd80      	pop	{r7, pc}
 800b974:	20005b3c 	.word	0x20005b3c
 800b978:	20005b40 	.word	0x20005b40
 800b97c:	080183d4 	.word	0x080183d4
 800b980:	08018544 	.word	0x08018544
 800b984:	0801841c 	.word	0x0801841c
 800b988:	0801855c 	.word	0x0801855c
 800b98c:	0801857c 	.word	0x0801857c
 800b990:	20005b44 	.word	0x20005b44

0800b994 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b088      	sub	sp, #32
 800b998:	af00      	add	r7, sp, #0
 800b99a:	4603      	mov	r3, r0
 800b99c:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800b99e:	88fb      	ldrh	r3, [r7, #6]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d101      	bne.n	800b9a8 <mem_malloc+0x14>
    return NULL;
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	e0d9      	b.n	800bb5c <mem_malloc+0x1c8>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800b9a8:	88fb      	ldrh	r3, [r7, #6]
 800b9aa:	3303      	adds	r3, #3
 800b9ac:	b29b      	uxth	r3, r3
 800b9ae:	f023 0303 	bic.w	r3, r3, #3
 800b9b2:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 800b9b4:	8bbb      	ldrh	r3, [r7, #28]
 800b9b6:	2b0b      	cmp	r3, #11
 800b9b8:	d801      	bhi.n	800b9be <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800b9ba:	230c      	movs	r3, #12
 800b9bc:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800b9be:	8bbb      	ldrh	r3, [r7, #28]
 800b9c0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800b9c4:	d803      	bhi.n	800b9ce <mem_malloc+0x3a>
 800b9c6:	8bba      	ldrh	r2, [r7, #28]
 800b9c8:	88fb      	ldrh	r3, [r7, #6]
 800b9ca:	429a      	cmp	r2, r3
 800b9cc:	d201      	bcs.n	800b9d2 <mem_malloc+0x3e>
    return NULL;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	e0c4      	b.n	800bb5c <mem_malloc+0x1c8>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b9d2:	4b64      	ldr	r3, [pc, #400]	@ (800bb64 <mem_malloc+0x1d0>)
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	f7ff fd4e 	bl	800b478 <mem_to_ptr>
 800b9dc:	4603      	mov	r3, r0
 800b9de:	83fb      	strh	r3, [r7, #30]
 800b9e0:	e0b4      	b.n	800bb4c <mem_malloc+0x1b8>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800b9e2:	8bfb      	ldrh	r3, [r7, #30]
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	f7ff fd35 	bl	800b454 <ptr_to_mem>
 800b9ea:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800b9ec:	697b      	ldr	r3, [r7, #20]
 800b9ee:	791b      	ldrb	r3, [r3, #4]
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	f040 80a4 	bne.w	800bb3e <mem_malloc+0x1aa>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b9f6:	697b      	ldr	r3, [r7, #20]
 800b9f8:	881b      	ldrh	r3, [r3, #0]
 800b9fa:	461a      	mov	r2, r3
 800b9fc:	8bfb      	ldrh	r3, [r7, #30]
 800b9fe:	1ad3      	subs	r3, r2, r3
 800ba00:	f1a3 0208 	sub.w	r2, r3, #8
 800ba04:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 800ba06:	429a      	cmp	r2, r3
 800ba08:	f0c0 8099 	bcc.w	800bb3e <mem_malloc+0x1aa>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800ba0c:	697b      	ldr	r3, [r7, #20]
 800ba0e:	881b      	ldrh	r3, [r3, #0]
 800ba10:	461a      	mov	r2, r3
 800ba12:	8bfb      	ldrh	r3, [r7, #30]
 800ba14:	1ad3      	subs	r3, r2, r3
 800ba16:	f1a3 0208 	sub.w	r2, r3, #8
 800ba1a:	8bbb      	ldrh	r3, [r7, #28]
 800ba1c:	3314      	adds	r3, #20
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	d333      	bcc.n	800ba8a <mem_malloc+0xf6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800ba22:	8bfa      	ldrh	r2, [r7, #30]
 800ba24:	8bbb      	ldrh	r3, [r7, #28]
 800ba26:	4413      	add	r3, r2
 800ba28:	b29b      	uxth	r3, r3
 800ba2a:	3308      	adds	r3, #8
 800ba2c:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800ba2e:	8a7b      	ldrh	r3, [r7, #18]
 800ba30:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ba34:	d106      	bne.n	800ba44 <mem_malloc+0xb0>
 800ba36:	4b4c      	ldr	r3, [pc, #304]	@ (800bb68 <mem_malloc+0x1d4>)
 800ba38:	f240 3287 	movw	r2, #903	@ 0x387
 800ba3c:	494b      	ldr	r1, [pc, #300]	@ (800bb6c <mem_malloc+0x1d8>)
 800ba3e:	484c      	ldr	r0, [pc, #304]	@ (800bb70 <mem_malloc+0x1dc>)
 800ba40:	f00a f85e 	bl	8015b00 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800ba44:	8a7b      	ldrh	r3, [r7, #18]
 800ba46:	4618      	mov	r0, r3
 800ba48:	f7ff fd04 	bl	800b454 <ptr_to_mem>
 800ba4c:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	2200      	movs	r2, #0
 800ba52:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800ba54:	697b      	ldr	r3, [r7, #20]
 800ba56:	881a      	ldrh	r2, [r3, #0]
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	8bfa      	ldrh	r2, [r7, #30]
 800ba60:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	8a7a      	ldrh	r2, [r7, #18]
 800ba66:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800ba68:	697b      	ldr	r3, [r7, #20]
 800ba6a:	2201      	movs	r2, #1
 800ba6c:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	881b      	ldrh	r3, [r3, #0]
 800ba72:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 800ba76:	d00b      	beq.n	800ba90 <mem_malloc+0xfc>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	881b      	ldrh	r3, [r3, #0]
 800ba7c:	4618      	mov	r0, r3
 800ba7e:	f7ff fce9 	bl	800b454 <ptr_to_mem>
 800ba82:	4602      	mov	r2, r0
 800ba84:	8a7b      	ldrh	r3, [r7, #18]
 800ba86:	8053      	strh	r3, [r2, #2]
 800ba88:	e002      	b.n	800ba90 <mem_malloc+0xfc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800ba8a:	697b      	ldr	r3, [r7, #20]
 800ba8c:	2201      	movs	r2, #1
 800ba8e:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800ba90:	4b34      	ldr	r3, [pc, #208]	@ (800bb64 <mem_malloc+0x1d0>)
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	697a      	ldr	r2, [r7, #20]
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d127      	bne.n	800baea <mem_malloc+0x156>
          struct mem *cur = lfree;
 800ba9a:	4b32      	ldr	r3, [pc, #200]	@ (800bb64 <mem_malloc+0x1d0>)
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800baa0:	e005      	b.n	800baae <mem_malloc+0x11a>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800baa2:	69bb      	ldr	r3, [r7, #24]
 800baa4:	881b      	ldrh	r3, [r3, #0]
 800baa6:	4618      	mov	r0, r3
 800baa8:	f7ff fcd4 	bl	800b454 <ptr_to_mem>
 800baac:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 800baae:	69bb      	ldr	r3, [r7, #24]
 800bab0:	791b      	ldrb	r3, [r3, #4]
 800bab2:	2b00      	cmp	r3, #0
 800bab4:	d004      	beq.n	800bac0 <mem_malloc+0x12c>
 800bab6:	4b2f      	ldr	r3, [pc, #188]	@ (800bb74 <mem_malloc+0x1e0>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	69ba      	ldr	r2, [r7, #24]
 800babc:	429a      	cmp	r2, r3
 800babe:	d1f0      	bne.n	800baa2 <mem_malloc+0x10e>
          }
          lfree = cur;
 800bac0:	4a28      	ldr	r2, [pc, #160]	@ (800bb64 <mem_malloc+0x1d0>)
 800bac2:	69bb      	ldr	r3, [r7, #24]
 800bac4:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800bac6:	4b27      	ldr	r3, [pc, #156]	@ (800bb64 <mem_malloc+0x1d0>)
 800bac8:	681a      	ldr	r2, [r3, #0]
 800baca:	4b2a      	ldr	r3, [pc, #168]	@ (800bb74 <mem_malloc+0x1e0>)
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	429a      	cmp	r2, r3
 800bad0:	d00b      	beq.n	800baea <mem_malloc+0x156>
 800bad2:	4b24      	ldr	r3, [pc, #144]	@ (800bb64 <mem_malloc+0x1d0>)
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	791b      	ldrb	r3, [r3, #4]
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d006      	beq.n	800baea <mem_malloc+0x156>
 800badc:	4b22      	ldr	r3, [pc, #136]	@ (800bb68 <mem_malloc+0x1d4>)
 800bade:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800bae2:	4925      	ldr	r1, [pc, #148]	@ (800bb78 <mem_malloc+0x1e4>)
 800bae4:	4822      	ldr	r0, [pc, #136]	@ (800bb70 <mem_malloc+0x1dc>)
 800bae6:	f00a f80b 	bl	8015b00 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800baea:	8bba      	ldrh	r2, [r7, #28]
 800baec:	697b      	ldr	r3, [r7, #20]
 800baee:	4413      	add	r3, r2
 800baf0:	3308      	adds	r3, #8
 800baf2:	4a20      	ldr	r2, [pc, #128]	@ (800bb74 <mem_malloc+0x1e0>)
 800baf4:	6812      	ldr	r2, [r2, #0]
 800baf6:	4293      	cmp	r3, r2
 800baf8:	d906      	bls.n	800bb08 <mem_malloc+0x174>
 800bafa:	4b1b      	ldr	r3, [pc, #108]	@ (800bb68 <mem_malloc+0x1d4>)
 800bafc:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800bb00:	491e      	ldr	r1, [pc, #120]	@ (800bb7c <mem_malloc+0x1e8>)
 800bb02:	481b      	ldr	r0, [pc, #108]	@ (800bb70 <mem_malloc+0x1dc>)
 800bb04:	f009 fffc 	bl	8015b00 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800bb08:	697b      	ldr	r3, [r7, #20]
 800bb0a:	f003 0303 	and.w	r3, r3, #3
 800bb0e:	2b00      	cmp	r3, #0
 800bb10:	d006      	beq.n	800bb20 <mem_malloc+0x18c>
 800bb12:	4b15      	ldr	r3, [pc, #84]	@ (800bb68 <mem_malloc+0x1d4>)
 800bb14:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800bb18:	4919      	ldr	r1, [pc, #100]	@ (800bb80 <mem_malloc+0x1ec>)
 800bb1a:	4815      	ldr	r0, [pc, #84]	@ (800bb70 <mem_malloc+0x1dc>)
 800bb1c:	f009 fff0 	bl	8015b00 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800bb20:	697b      	ldr	r3, [r7, #20]
 800bb22:	f003 0303 	and.w	r3, r3, #3
 800bb26:	2b00      	cmp	r3, #0
 800bb28:	d006      	beq.n	800bb38 <mem_malloc+0x1a4>
 800bb2a:	4b0f      	ldr	r3, [pc, #60]	@ (800bb68 <mem_malloc+0x1d4>)
 800bb2c:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800bb30:	4914      	ldr	r1, [pc, #80]	@ (800bb84 <mem_malloc+0x1f0>)
 800bb32:	480f      	ldr	r0, [pc, #60]	@ (800bb70 <mem_malloc+0x1dc>)
 800bb34:	f009 ffe4 	bl	8015b00 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800bb38:	697b      	ldr	r3, [r7, #20]
 800bb3a:	3308      	adds	r3, #8
 800bb3c:	e00e      	b.n	800bb5c <mem_malloc+0x1c8>
         ptr = ptr_to_mem(ptr)->next) {
 800bb3e:	8bfb      	ldrh	r3, [r7, #30]
 800bb40:	4618      	mov	r0, r3
 800bb42:	f7ff fc87 	bl	800b454 <ptr_to_mem>
 800bb46:	4603      	mov	r3, r0
 800bb48:	881b      	ldrh	r3, [r3, #0]
 800bb4a:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800bb4c:	8bfa      	ldrh	r2, [r7, #30]
 800bb4e:	8bbb      	ldrh	r3, [r7, #28]
 800bb50:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 800bb54:	429a      	cmp	r2, r3
 800bb56:	f4ff af44 	bcc.w	800b9e2 <mem_malloc+0x4e>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800bb5a:	2300      	movs	r3, #0
}
 800bb5c:	4618      	mov	r0, r3
 800bb5e:	3720      	adds	r7, #32
 800bb60:	46bd      	mov	sp, r7
 800bb62:	bd80      	pop	{r7, pc}
 800bb64:	20005b44 	.word	0x20005b44
 800bb68:	080183d4 	.word	0x080183d4
 800bb6c:	0801857c 	.word	0x0801857c
 800bb70:	0801841c 	.word	0x0801841c
 800bb74:	20005b40 	.word	0x20005b40
 800bb78:	08018590 	.word	0x08018590
 800bb7c:	080185ac 	.word	0x080185ac
 800bb80:	080185dc 	.word	0x080185dc
 800bb84:	0801860c 	.word	0x0801860c

0800bb88 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800bb88:	b480      	push	{r7}
 800bb8a:	b085      	sub	sp, #20
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	689b      	ldr	r3, [r3, #8]
 800bb94:	2200      	movs	r2, #0
 800bb96:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800bb98:	687b      	ldr	r3, [r7, #4]
 800bb9a:	685b      	ldr	r3, [r3, #4]
 800bb9c:	3303      	adds	r3, #3
 800bb9e:	f023 0303 	bic.w	r3, r3, #3
 800bba2:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800bba4:	2300      	movs	r3, #0
 800bba6:	60fb      	str	r3, [r7, #12]
 800bba8:	e011      	b.n	800bbce <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	689b      	ldr	r3, [r3, #8]
 800bbae:	681a      	ldr	r2, [r3, #0]
 800bbb0:	68bb      	ldr	r3, [r7, #8]
 800bbb2:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	689b      	ldr	r3, [r3, #8]
 800bbb8:	68ba      	ldr	r2, [r7, #8]
 800bbba:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	881b      	ldrh	r3, [r3, #0]
 800bbc0:	461a      	mov	r2, r3
 800bbc2:	68bb      	ldr	r3, [r7, #8]
 800bbc4:	4413      	add	r3, r2
 800bbc6:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	3301      	adds	r3, #1
 800bbcc:	60fb      	str	r3, [r7, #12]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	885b      	ldrh	r3, [r3, #2]
 800bbd2:	461a      	mov	r2, r3
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	4293      	cmp	r3, r2
 800bbd8:	dbe7      	blt.n	800bbaa <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800bbda:	bf00      	nop
 800bbdc:	bf00      	nop
 800bbde:	3714      	adds	r7, #20
 800bbe0:	46bd      	mov	sp, r7
 800bbe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe6:	4770      	bx	lr

0800bbe8 <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b082      	sub	sp, #8
 800bbec:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800bbee:	2300      	movs	r3, #0
 800bbf0:	80fb      	strh	r3, [r7, #6]
 800bbf2:	e009      	b.n	800bc08 <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800bbf4:	88fb      	ldrh	r3, [r7, #6]
 800bbf6:	4a08      	ldr	r2, [pc, #32]	@ (800bc18 <memp_init+0x30>)
 800bbf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f7ff ffc3 	bl	800bb88 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800bc02:	88fb      	ldrh	r3, [r7, #6]
 800bc04:	3301      	adds	r3, #1
 800bc06:	80fb      	strh	r3, [r7, #6]
 800bc08:	88fb      	ldrh	r3, [r7, #6]
 800bc0a:	2b08      	cmp	r3, #8
 800bc0c:	d9f2      	bls.n	800bbf4 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800bc0e:	bf00      	nop
 800bc10:	bf00      	nop
 800bc12:	3708      	adds	r7, #8
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}
 800bc18:	0801ae38 	.word	0x0801ae38

0800bc1c <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b084      	sub	sp, #16
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	689b      	ldr	r3, [r3, #8]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d012      	beq.n	800bc58 <do_memp_malloc_pool+0x3c>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	689b      	ldr	r3, [r3, #8]
 800bc36:	68fa      	ldr	r2, [r7, #12]
 800bc38:	6812      	ldr	r2, [r2, #0]
 800bc3a:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	f003 0303 	and.w	r3, r3, #3
 800bc42:	2b00      	cmp	r3, #0
 800bc44:	d006      	beq.n	800bc54 <do_memp_malloc_pool+0x38>
 800bc46:	4b07      	ldr	r3, [pc, #28]	@ (800bc64 <do_memp_malloc_pool+0x48>)
 800bc48:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800bc4c:	4906      	ldr	r1, [pc, #24]	@ (800bc68 <do_memp_malloc_pool+0x4c>)
 800bc4e:	4807      	ldr	r0, [pc, #28]	@ (800bc6c <do_memp_malloc_pool+0x50>)
 800bc50:	f009 ff56 	bl	8015b00 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	e000      	b.n	800bc5a <do_memp_malloc_pool+0x3e>
#endif
    SYS_ARCH_UNPROTECT(old_level);
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800bc58:	2300      	movs	r3, #0
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3710      	adds	r7, #16
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop
 800bc64:	08018630 	.word	0x08018630
 800bc68:	08018660 	.word	0x08018660
 800bc6c:	08018684 	.word	0x08018684

0800bc70 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d106      	bne.n	800bc8c <memp_malloc_pool+0x1c>
 800bc7e:	4b0a      	ldr	r3, [pc, #40]	@ (800bca8 <memp_malloc_pool+0x38>)
 800bc80:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800bc84:	4909      	ldr	r1, [pc, #36]	@ (800bcac <memp_malloc_pool+0x3c>)
 800bc86:	480a      	ldr	r0, [pc, #40]	@ (800bcb0 <memp_malloc_pool+0x40>)
 800bc88:	f009 ff3a 	bl	8015b00 <iprintf>
  if (desc == NULL) {
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d101      	bne.n	800bc96 <memp_malloc_pool+0x26>
    return NULL;
 800bc92:	2300      	movs	r3, #0
 800bc94:	e003      	b.n	800bc9e <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800bc96:	6878      	ldr	r0, [r7, #4]
 800bc98:	f7ff ffc0 	bl	800bc1c <do_memp_malloc_pool>
 800bc9c:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800bc9e:	4618      	mov	r0, r3
 800bca0:	3708      	adds	r7, #8
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop
 800bca8:	08018630 	.word	0x08018630
 800bcac:	080186ac 	.word	0x080186ac
 800bcb0:	08018684 	.word	0x08018684

0800bcb4 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b084      	sub	sp, #16
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	4603      	mov	r3, r0
 800bcbc:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800bcbe:	79fb      	ldrb	r3, [r7, #7]
 800bcc0:	2b08      	cmp	r3, #8
 800bcc2:	d908      	bls.n	800bcd6 <memp_malloc+0x22>
 800bcc4:	4b0a      	ldr	r3, [pc, #40]	@ (800bcf0 <memp_malloc+0x3c>)
 800bcc6:	f240 1257 	movw	r2, #343	@ 0x157
 800bcca:	490a      	ldr	r1, [pc, #40]	@ (800bcf4 <memp_malloc+0x40>)
 800bccc:	480a      	ldr	r0, [pc, #40]	@ (800bcf8 <memp_malloc+0x44>)
 800bcce:	f009 ff17 	bl	8015b00 <iprintf>
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	e008      	b.n	800bce8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800bcd6:	79fb      	ldrb	r3, [r7, #7]
 800bcd8:	4a08      	ldr	r2, [pc, #32]	@ (800bcfc <memp_malloc+0x48>)
 800bcda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bcde:	4618      	mov	r0, r3
 800bce0:	f7ff ff9c 	bl	800bc1c <do_memp_malloc_pool>
 800bce4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800bce6:	68fb      	ldr	r3, [r7, #12]
}
 800bce8:	4618      	mov	r0, r3
 800bcea:	3710      	adds	r7, #16
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}
 800bcf0:	08018630 	.word	0x08018630
 800bcf4:	080186c0 	.word	0x080186c0
 800bcf8:	08018684 	.word	0x08018684
 800bcfc:	0801ae38 	.word	0x0801ae38

0800bd00 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800bd00:	b580      	push	{r7, lr}
 800bd02:	b084      	sub	sp, #16
 800bd04:	af00      	add	r7, sp, #0
 800bd06:	6078      	str	r0, [r7, #4]
 800bd08:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800bd0a:	683b      	ldr	r3, [r7, #0]
 800bd0c:	f003 0303 	and.w	r3, r3, #3
 800bd10:	2b00      	cmp	r3, #0
 800bd12:	d006      	beq.n	800bd22 <do_memp_free_pool+0x22>
 800bd14:	4b0a      	ldr	r3, [pc, #40]	@ (800bd40 <do_memp_free_pool+0x40>)
 800bd16:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800bd1a:	490a      	ldr	r1, [pc, #40]	@ (800bd44 <do_memp_free_pool+0x44>)
 800bd1c:	480a      	ldr	r0, [pc, #40]	@ (800bd48 <do_memp_free_pool+0x48>)
 800bd1e:	f009 feef 	bl	8015b00 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800bd22:	683b      	ldr	r3, [r7, #0]
 800bd24:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	689b      	ldr	r3, [r3, #8]
 800bd2a:	681a      	ldr	r2, [r3, #0]
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800bd30:	687b      	ldr	r3, [r7, #4]
 800bd32:	689b      	ldr	r3, [r3, #8]
 800bd34:	68fa      	ldr	r2, [r7, #12]
 800bd36:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800bd38:	bf00      	nop
 800bd3a:	3710      	adds	r7, #16
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}
 800bd40:	08018630 	.word	0x08018630
 800bd44:	080186e0 	.word	0x080186e0
 800bd48:	08018684 	.word	0x08018684

0800bd4c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800bd4c:	b580      	push	{r7, lr}
 800bd4e:	b082      	sub	sp, #8
 800bd50:	af00      	add	r7, sp, #0
 800bd52:	6078      	str	r0, [r7, #4]
 800bd54:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	2b00      	cmp	r3, #0
 800bd5a:	d106      	bne.n	800bd6a <memp_free_pool+0x1e>
 800bd5c:	4b0a      	ldr	r3, [pc, #40]	@ (800bd88 <memp_free_pool+0x3c>)
 800bd5e:	f240 1295 	movw	r2, #405	@ 0x195
 800bd62:	490a      	ldr	r1, [pc, #40]	@ (800bd8c <memp_free_pool+0x40>)
 800bd64:	480a      	ldr	r0, [pc, #40]	@ (800bd90 <memp_free_pool+0x44>)
 800bd66:	f009 fecb 	bl	8015b00 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d007      	beq.n	800bd80 <memp_free_pool+0x34>
 800bd70:	683b      	ldr	r3, [r7, #0]
 800bd72:	2b00      	cmp	r3, #0
 800bd74:	d004      	beq.n	800bd80 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800bd76:	6839      	ldr	r1, [r7, #0]
 800bd78:	6878      	ldr	r0, [r7, #4]
 800bd7a:	f7ff ffc1 	bl	800bd00 <do_memp_free_pool>
 800bd7e:	e000      	b.n	800bd82 <memp_free_pool+0x36>
    return;
 800bd80:	bf00      	nop
}
 800bd82:	3708      	adds	r7, #8
 800bd84:	46bd      	mov	sp, r7
 800bd86:	bd80      	pop	{r7, pc}
 800bd88:	08018630 	.word	0x08018630
 800bd8c:	080186ac 	.word	0x080186ac
 800bd90:	08018684 	.word	0x08018684

0800bd94 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800bd94:	b580      	push	{r7, lr}
 800bd96:	b082      	sub	sp, #8
 800bd98:	af00      	add	r7, sp, #0
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	6039      	str	r1, [r7, #0]
 800bd9e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800bda0:	79fb      	ldrb	r3, [r7, #7]
 800bda2:	2b08      	cmp	r3, #8
 800bda4:	d907      	bls.n	800bdb6 <memp_free+0x22>
 800bda6:	4b0c      	ldr	r3, [pc, #48]	@ (800bdd8 <memp_free+0x44>)
 800bda8:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800bdac:	490b      	ldr	r1, [pc, #44]	@ (800bddc <memp_free+0x48>)
 800bdae:	480c      	ldr	r0, [pc, #48]	@ (800bde0 <memp_free+0x4c>)
 800bdb0:	f009 fea6 	bl	8015b00 <iprintf>
 800bdb4:	e00c      	b.n	800bdd0 <memp_free+0x3c>

  if (mem == NULL) {
 800bdb6:	683b      	ldr	r3, [r7, #0]
 800bdb8:	2b00      	cmp	r3, #0
 800bdba:	d008      	beq.n	800bdce <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800bdbc:	79fb      	ldrb	r3, [r7, #7]
 800bdbe:	4a09      	ldr	r2, [pc, #36]	@ (800bde4 <memp_free+0x50>)
 800bdc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bdc4:	6839      	ldr	r1, [r7, #0]
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f7ff ff9a 	bl	800bd00 <do_memp_free_pool>
 800bdcc:	e000      	b.n	800bdd0 <memp_free+0x3c>
    return;
 800bdce:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800bdd0:	3708      	adds	r7, #8
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}
 800bdd6:	bf00      	nop
 800bdd8:	08018630 	.word	0x08018630
 800bddc:	08018700 	.word	0x08018700
 800bde0:	08018684 	.word	0x08018684
 800bde4:	0801ae38 	.word	0x0801ae38

0800bde8 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800bde8:	b480      	push	{r7}
 800bdea:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800bdec:	bf00      	nop
 800bdee:	46bd      	mov	sp, r7
 800bdf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdf4:	4770      	bx	lr
	...

0800bdf8 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800bdf8:	b580      	push	{r7, lr}
 800bdfa:	b086      	sub	sp, #24
 800bdfc:	af00      	add	r7, sp, #0
 800bdfe:	60f8      	str	r0, [r7, #12]
 800be00:	60b9      	str	r1, [r7, #8]
 800be02:	607a      	str	r2, [r7, #4]
 800be04:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d108      	bne.n	800be1e <netif_add+0x26>
 800be0c:	4b57      	ldr	r3, [pc, #348]	@ (800bf6c <netif_add+0x174>)
 800be0e:	f240 1227 	movw	r2, #295	@ 0x127
 800be12:	4957      	ldr	r1, [pc, #348]	@ (800bf70 <netif_add+0x178>)
 800be14:	4857      	ldr	r0, [pc, #348]	@ (800bf74 <netif_add+0x17c>)
 800be16:	f009 fe73 	bl	8015b00 <iprintf>
 800be1a:	2300      	movs	r3, #0
 800be1c:	e0a2      	b.n	800bf64 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800be1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be20:	2b00      	cmp	r3, #0
 800be22:	d108      	bne.n	800be36 <netif_add+0x3e>
 800be24:	4b51      	ldr	r3, [pc, #324]	@ (800bf6c <netif_add+0x174>)
 800be26:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800be2a:	4953      	ldr	r1, [pc, #332]	@ (800bf78 <netif_add+0x180>)
 800be2c:	4851      	ldr	r0, [pc, #324]	@ (800bf74 <netif_add+0x17c>)
 800be2e:	f009 fe67 	bl	8015b00 <iprintf>
 800be32:	2300      	movs	r3, #0
 800be34:	e096      	b.n	800bf64 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800be36:	68bb      	ldr	r3, [r7, #8]
 800be38:	2b00      	cmp	r3, #0
 800be3a:	d101      	bne.n	800be40 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800be3c:	4b4f      	ldr	r3, [pc, #316]	@ (800bf7c <netif_add+0x184>)
 800be3e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d101      	bne.n	800be4a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800be46:	4b4d      	ldr	r3, [pc, #308]	@ (800bf7c <netif_add+0x184>)
 800be48:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800be4a:	683b      	ldr	r3, [r7, #0]
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d101      	bne.n	800be54 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800be50:	4b4a      	ldr	r3, [pc, #296]	@ (800bf7c <netif_add+0x184>)
 800be52:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800be54:	68fb      	ldr	r3, [r7, #12]
 800be56:	2200      	movs	r2, #0
 800be58:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800be5a:	68fb      	ldr	r3, [r7, #12]
 800be5c:	2200      	movs	r2, #0
 800be5e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	2200      	movs	r2, #0
 800be64:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	4a45      	ldr	r2, [pc, #276]	@ (800bf80 <netif_add+0x188>)
 800be6a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800be6c:	68fb      	ldr	r3, [r7, #12]
 800be6e:	2200      	movs	r2, #0
 800be70:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	2200      	movs	r2, #0
 800be76:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	2200      	movs	r2, #0
 800be7e:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	6a3a      	ldr	r2, [r7, #32]
 800be84:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800be86:	4b3f      	ldr	r3, [pc, #252]	@ (800bf84 <netif_add+0x18c>)
 800be88:	781a      	ldrb	r2, [r3, #0]
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800be94:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800be96:	683b      	ldr	r3, [r7, #0]
 800be98:	687a      	ldr	r2, [r7, #4]
 800be9a:	68b9      	ldr	r1, [r7, #8]
 800be9c:	68f8      	ldr	r0, [r7, #12]
 800be9e:	f000 f913 	bl	800c0c8 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800bea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bea4:	68f8      	ldr	r0, [r7, #12]
 800bea6:	4798      	blx	r3
 800bea8:	4603      	mov	r3, r0
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d001      	beq.n	800beb2 <netif_add+0xba>
    return NULL;
 800beae:	2300      	movs	r3, #0
 800beb0:	e058      	b.n	800bf64 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800beb8:	2bff      	cmp	r3, #255	@ 0xff
 800beba:	d103      	bne.n	800bec4 <netif_add+0xcc>
        netif->num = 0;
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	2200      	movs	r2, #0
 800bec0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800bec4:	2300      	movs	r3, #0
 800bec6:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bec8:	4b2f      	ldr	r3, [pc, #188]	@ (800bf88 <netif_add+0x190>)
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	617b      	str	r3, [r7, #20]
 800bece:	e02b      	b.n	800bf28 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800bed0:	697a      	ldr	r2, [r7, #20]
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	429a      	cmp	r2, r3
 800bed6:	d106      	bne.n	800bee6 <netif_add+0xee>
 800bed8:	4b24      	ldr	r3, [pc, #144]	@ (800bf6c <netif_add+0x174>)
 800beda:	f240 128b 	movw	r2, #395	@ 0x18b
 800bede:	492b      	ldr	r1, [pc, #172]	@ (800bf8c <netif_add+0x194>)
 800bee0:	4824      	ldr	r0, [pc, #144]	@ (800bf74 <netif_add+0x17c>)
 800bee2:	f009 fe0d 	bl	8015b00 <iprintf>
        num_netifs++;
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	3301      	adds	r3, #1
 800beea:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800beec:	693b      	ldr	r3, [r7, #16]
 800beee:	2bff      	cmp	r3, #255	@ 0xff
 800bef0:	dd06      	ble.n	800bf00 <netif_add+0x108>
 800bef2:	4b1e      	ldr	r3, [pc, #120]	@ (800bf6c <netif_add+0x174>)
 800bef4:	f240 128d 	movw	r2, #397	@ 0x18d
 800bef8:	4925      	ldr	r1, [pc, #148]	@ (800bf90 <netif_add+0x198>)
 800befa:	481e      	ldr	r0, [pc, #120]	@ (800bf74 <netif_add+0x17c>)
 800befc:	f009 fe00 	bl	8015b00 <iprintf>
        if (netif2->num == netif->num) {
 800bf00:	697b      	ldr	r3, [r7, #20]
 800bf02:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bf0c:	429a      	cmp	r2, r3
 800bf0e:	d108      	bne.n	800bf22 <netif_add+0x12a>
          netif->num++;
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bf16:	3301      	adds	r3, #1
 800bf18:	b2da      	uxtb	r2, r3
 800bf1a:	68fb      	ldr	r3, [r7, #12]
 800bf1c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800bf20:	e005      	b.n	800bf2e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800bf22:	697b      	ldr	r3, [r7, #20]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	617b      	str	r3, [r7, #20]
 800bf28:	697b      	ldr	r3, [r7, #20]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d1d0      	bne.n	800bed0 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800bf2e:	697b      	ldr	r3, [r7, #20]
 800bf30:	2b00      	cmp	r3, #0
 800bf32:	d1be      	bne.n	800beb2 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bf3a:	2bfe      	cmp	r3, #254	@ 0xfe
 800bf3c:	d103      	bne.n	800bf46 <netif_add+0x14e>
    netif_num = 0;
 800bf3e:	4b11      	ldr	r3, [pc, #68]	@ (800bf84 <netif_add+0x18c>)
 800bf40:	2200      	movs	r2, #0
 800bf42:	701a      	strb	r2, [r3, #0]
 800bf44:	e006      	b.n	800bf54 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bf4c:	3301      	adds	r3, #1
 800bf4e:	b2da      	uxtb	r2, r3
 800bf50:	4b0c      	ldr	r3, [pc, #48]	@ (800bf84 <netif_add+0x18c>)
 800bf52:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800bf54:	4b0c      	ldr	r3, [pc, #48]	@ (800bf88 <netif_add+0x190>)
 800bf56:	681a      	ldr	r2, [r3, #0]
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800bf5c:	4a0a      	ldr	r2, [pc, #40]	@ (800bf88 <netif_add+0x190>)
 800bf5e:	68fb      	ldr	r3, [r7, #12]
 800bf60:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800bf62:	68fb      	ldr	r3, [r7, #12]
}
 800bf64:	4618      	mov	r0, r3
 800bf66:	3718      	adds	r7, #24
 800bf68:	46bd      	mov	sp, r7
 800bf6a:	bd80      	pop	{r7, pc}
 800bf6c:	0801871c 	.word	0x0801871c
 800bf70:	080187b0 	.word	0x080187b0
 800bf74:	0801876c 	.word	0x0801876c
 800bf78:	080187cc 	.word	0x080187cc
 800bf7c:	0801ae9c 	.word	0x0801ae9c
 800bf80:	0800c3a3 	.word	0x0800c3a3
 800bf84:	20008a3c 	.word	0x20008a3c
 800bf88:	20008a34 	.word	0x20008a34
 800bf8c:	080187f0 	.word	0x080187f0
 800bf90:	08018804 	.word	0x08018804

0800bf94 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b082      	sub	sp, #8
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
 800bf9c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800bf9e:	6839      	ldr	r1, [r7, #0]
 800bfa0:	6878      	ldr	r0, [r7, #4]
 800bfa2:	f002 fb45 	bl	800e630 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800bfa6:	6839      	ldr	r1, [r7, #0]
 800bfa8:	6878      	ldr	r0, [r7, #4]
 800bfaa:	f006 fd5d 	bl	8012a68 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800bfae:	bf00      	nop
 800bfb0:	3708      	adds	r7, #8
 800bfb2:	46bd      	mov	sp, r7
 800bfb4:	bd80      	pop	{r7, pc}
	...

0800bfb8 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800bfb8:	b580      	push	{r7, lr}
 800bfba:	b086      	sub	sp, #24
 800bfbc:	af00      	add	r7, sp, #0
 800bfbe:	60f8      	str	r0, [r7, #12]
 800bfc0:	60b9      	str	r1, [r7, #8]
 800bfc2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d106      	bne.n	800bfd8 <netif_do_set_ipaddr+0x20>
 800bfca:	4b1d      	ldr	r3, [pc, #116]	@ (800c040 <netif_do_set_ipaddr+0x88>)
 800bfcc:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800bfd0:	491c      	ldr	r1, [pc, #112]	@ (800c044 <netif_do_set_ipaddr+0x8c>)
 800bfd2:	481d      	ldr	r0, [pc, #116]	@ (800c048 <netif_do_set_ipaddr+0x90>)
 800bfd4:	f009 fd94 	bl	8015b00 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	2b00      	cmp	r3, #0
 800bfdc:	d106      	bne.n	800bfec <netif_do_set_ipaddr+0x34>
 800bfde:	4b18      	ldr	r3, [pc, #96]	@ (800c040 <netif_do_set_ipaddr+0x88>)
 800bfe0:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800bfe4:	4917      	ldr	r1, [pc, #92]	@ (800c044 <netif_do_set_ipaddr+0x8c>)
 800bfe6:	4818      	ldr	r0, [pc, #96]	@ (800c048 <netif_do_set_ipaddr+0x90>)
 800bfe8:	f009 fd8a 	bl	8015b00 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800bfec:	68bb      	ldr	r3, [r7, #8]
 800bfee:	681a      	ldr	r2, [r3, #0]
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	3304      	adds	r3, #4
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	429a      	cmp	r2, r3
 800bff8:	d01c      	beq.n	800c034 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800bffa:	68bb      	ldr	r3, [r7, #8]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800c000:	68fb      	ldr	r3, [r7, #12]
 800c002:	3304      	adds	r3, #4
 800c004:	681a      	ldr	r2, [r3, #0]
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800c00a:	f107 0314 	add.w	r3, r7, #20
 800c00e:	4619      	mov	r1, r3
 800c010:	6878      	ldr	r0, [r7, #4]
 800c012:	f7ff ffbf 	bl	800bf94 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	2b00      	cmp	r3, #0
 800c01a:	d002      	beq.n	800c022 <netif_do_set_ipaddr+0x6a>
 800c01c:	68bb      	ldr	r3, [r7, #8]
 800c01e:	681b      	ldr	r3, [r3, #0]
 800c020:	e000      	b.n	800c024 <netif_do_set_ipaddr+0x6c>
 800c022:	2300      	movs	r3, #0
 800c024:	68fa      	ldr	r2, [r7, #12]
 800c026:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800c028:	2101      	movs	r1, #1
 800c02a:	68f8      	ldr	r0, [r7, #12]
 800c02c:	f000 f8d2 	bl	800c1d4 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800c030:	2301      	movs	r3, #1
 800c032:	e000      	b.n	800c036 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800c034:	2300      	movs	r3, #0
}
 800c036:	4618      	mov	r0, r3
 800c038:	3718      	adds	r7, #24
 800c03a:	46bd      	mov	sp, r7
 800c03c:	bd80      	pop	{r7, pc}
 800c03e:	bf00      	nop
 800c040:	0801871c 	.word	0x0801871c
 800c044:	08018834 	.word	0x08018834
 800c048:	0801876c 	.word	0x0801876c

0800c04c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800c04c:	b480      	push	{r7}
 800c04e:	b085      	sub	sp, #20
 800c050:	af00      	add	r7, sp, #0
 800c052:	60f8      	str	r0, [r7, #12]
 800c054:	60b9      	str	r1, [r7, #8]
 800c056:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800c058:	68bb      	ldr	r3, [r7, #8]
 800c05a:	681a      	ldr	r2, [r3, #0]
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	3308      	adds	r3, #8
 800c060:	681b      	ldr	r3, [r3, #0]
 800c062:	429a      	cmp	r2, r3
 800c064:	d00a      	beq.n	800c07c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800c066:	68bb      	ldr	r3, [r7, #8]
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d002      	beq.n	800c072 <netif_do_set_netmask+0x26>
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	e000      	b.n	800c074 <netif_do_set_netmask+0x28>
 800c072:	2300      	movs	r3, #0
 800c074:	68fa      	ldr	r2, [r7, #12]
 800c076:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800c078:	2301      	movs	r3, #1
 800c07a:	e000      	b.n	800c07e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800c07c:	2300      	movs	r3, #0
}
 800c07e:	4618      	mov	r0, r3
 800c080:	3714      	adds	r7, #20
 800c082:	46bd      	mov	sp, r7
 800c084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c088:	4770      	bx	lr

0800c08a <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800c08a:	b480      	push	{r7}
 800c08c:	b085      	sub	sp, #20
 800c08e:	af00      	add	r7, sp, #0
 800c090:	60f8      	str	r0, [r7, #12]
 800c092:	60b9      	str	r1, [r7, #8]
 800c094:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800c096:	68bb      	ldr	r3, [r7, #8]
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	330c      	adds	r3, #12
 800c09e:	681b      	ldr	r3, [r3, #0]
 800c0a0:	429a      	cmp	r2, r3
 800c0a2:	d00a      	beq.n	800c0ba <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800c0a4:	68bb      	ldr	r3, [r7, #8]
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d002      	beq.n	800c0b0 <netif_do_set_gw+0x26>
 800c0aa:	68bb      	ldr	r3, [r7, #8]
 800c0ac:	681b      	ldr	r3, [r3, #0]
 800c0ae:	e000      	b.n	800c0b2 <netif_do_set_gw+0x28>
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	68fa      	ldr	r2, [r7, #12]
 800c0b4:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800c0b6:	2301      	movs	r3, #1
 800c0b8:	e000      	b.n	800c0bc <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3714      	adds	r7, #20
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr

0800c0c8 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b088      	sub	sp, #32
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	60f8      	str	r0, [r7, #12]
 800c0d0:	60b9      	str	r1, [r7, #8]
 800c0d2:	607a      	str	r2, [r7, #4]
 800c0d4:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800c0de:	68bb      	ldr	r3, [r7, #8]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	d101      	bne.n	800c0e8 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800c0e4:	4b1c      	ldr	r3, [pc, #112]	@ (800c158 <netif_set_addr+0x90>)
 800c0e6:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800c0e8:	687b      	ldr	r3, [r7, #4]
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d101      	bne.n	800c0f2 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800c0ee:	4b1a      	ldr	r3, [pc, #104]	@ (800c158 <netif_set_addr+0x90>)
 800c0f0:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800c0f2:	683b      	ldr	r3, [r7, #0]
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d101      	bne.n	800c0fc <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800c0f8:	4b17      	ldr	r3, [pc, #92]	@ (800c158 <netif_set_addr+0x90>)
 800c0fa:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800c0fc:	68bb      	ldr	r3, [r7, #8]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d003      	beq.n	800c10a <netif_set_addr+0x42>
 800c102:	68bb      	ldr	r3, [r7, #8]
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	2b00      	cmp	r3, #0
 800c108:	d101      	bne.n	800c10e <netif_set_addr+0x46>
 800c10a:	2301      	movs	r3, #1
 800c10c:	e000      	b.n	800c110 <netif_set_addr+0x48>
 800c10e:	2300      	movs	r3, #0
 800c110:	617b      	str	r3, [r7, #20]
  if (remove) {
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	2b00      	cmp	r3, #0
 800c116:	d006      	beq.n	800c126 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c118:	f107 0310 	add.w	r3, r7, #16
 800c11c:	461a      	mov	r2, r3
 800c11e:	68b9      	ldr	r1, [r7, #8]
 800c120:	68f8      	ldr	r0, [r7, #12]
 800c122:	f7ff ff49 	bl	800bfb8 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800c126:	69fa      	ldr	r2, [r7, #28]
 800c128:	6879      	ldr	r1, [r7, #4]
 800c12a:	68f8      	ldr	r0, [r7, #12]
 800c12c:	f7ff ff8e 	bl	800c04c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800c130:	69ba      	ldr	r2, [r7, #24]
 800c132:	6839      	ldr	r1, [r7, #0]
 800c134:	68f8      	ldr	r0, [r7, #12]
 800c136:	f7ff ffa8 	bl	800c08a <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800c13a:	697b      	ldr	r3, [r7, #20]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d106      	bne.n	800c14e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800c140:	f107 0310 	add.w	r3, r7, #16
 800c144:	461a      	mov	r2, r3
 800c146:	68b9      	ldr	r1, [r7, #8]
 800c148:	68f8      	ldr	r0, [r7, #12]
 800c14a:	f7ff ff35 	bl	800bfb8 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800c14e:	bf00      	nop
 800c150:	3720      	adds	r7, #32
 800c152:	46bd      	mov	sp, r7
 800c154:	bd80      	pop	{r7, pc}
 800c156:	bf00      	nop
 800c158:	0801ae9c 	.word	0x0801ae9c

0800c15c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800c15c:	b480      	push	{r7}
 800c15e:	b083      	sub	sp, #12
 800c160:	af00      	add	r7, sp, #0
 800c162:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800c164:	4a04      	ldr	r2, [pc, #16]	@ (800c178 <netif_set_default+0x1c>)
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800c16a:	bf00      	nop
 800c16c:	370c      	adds	r7, #12
 800c16e:	46bd      	mov	sp, r7
 800c170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c174:	4770      	bx	lr
 800c176:	bf00      	nop
 800c178:	20008a38 	.word	0x20008a38

0800c17c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800c17c:	b580      	push	{r7, lr}
 800c17e:	b082      	sub	sp, #8
 800c180:	af00      	add	r7, sp, #0
 800c182:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	2b00      	cmp	r3, #0
 800c188:	d107      	bne.n	800c19a <netif_set_up+0x1e>
 800c18a:	4b0f      	ldr	r3, [pc, #60]	@ (800c1c8 <netif_set_up+0x4c>)
 800c18c:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800c190:	490e      	ldr	r1, [pc, #56]	@ (800c1cc <netif_set_up+0x50>)
 800c192:	480f      	ldr	r0, [pc, #60]	@ (800c1d0 <netif_set_up+0x54>)
 800c194:	f009 fcb4 	bl	8015b00 <iprintf>
 800c198:	e013      	b.n	800c1c2 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800c19a:	687b      	ldr	r3, [r7, #4]
 800c19c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c1a0:	f003 0301 	and.w	r3, r3, #1
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d10c      	bne.n	800c1c2 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c1ae:	f043 0301 	orr.w	r3, r3, #1
 800c1b2:	b2da      	uxtb	r2, r3
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c1ba:	2103      	movs	r1, #3
 800c1bc:	6878      	ldr	r0, [r7, #4]
 800c1be:	f000 f809 	bl	800c1d4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800c1c2:	3708      	adds	r7, #8
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bd80      	pop	{r7, pc}
 800c1c8:	0801871c 	.word	0x0801871c
 800c1cc:	080188a4 	.word	0x080188a4
 800c1d0:	0801876c 	.word	0x0801876c

0800c1d4 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800c1d4:	b580      	push	{r7, lr}
 800c1d6:	b082      	sub	sp, #8
 800c1d8:	af00      	add	r7, sp, #0
 800c1da:	6078      	str	r0, [r7, #4]
 800c1dc:	460b      	mov	r3, r1
 800c1de:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800c1e0:	687b      	ldr	r3, [r7, #4]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d106      	bne.n	800c1f4 <netif_issue_reports+0x20>
 800c1e6:	4b18      	ldr	r3, [pc, #96]	@ (800c248 <netif_issue_reports+0x74>)
 800c1e8:	f240 326d 	movw	r2, #877	@ 0x36d
 800c1ec:	4917      	ldr	r1, [pc, #92]	@ (800c24c <netif_issue_reports+0x78>)
 800c1ee:	4818      	ldr	r0, [pc, #96]	@ (800c250 <netif_issue_reports+0x7c>)
 800c1f0:	f009 fc86 	bl	8015b00 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c1fa:	f003 0304 	and.w	r3, r3, #4
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d01e      	beq.n	800c240 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c208:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800c20c:	2b00      	cmp	r3, #0
 800c20e:	d017      	beq.n	800c240 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c210:	78fb      	ldrb	r3, [r7, #3]
 800c212:	f003 0301 	and.w	r3, r3, #1
 800c216:	2b00      	cmp	r3, #0
 800c218:	d013      	beq.n	800c242 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	3304      	adds	r3, #4
 800c21e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800c220:	2b00      	cmp	r3, #0
 800c222:	d00e      	beq.n	800c242 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c22a:	f003 0308 	and.w	r3, r3, #8
 800c22e:	2b00      	cmp	r3, #0
 800c230:	d007      	beq.n	800c242 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	3304      	adds	r3, #4
 800c236:	4619      	mov	r1, r3
 800c238:	6878      	ldr	r0, [r7, #4]
 800c23a:	f007 fb7f 	bl	801393c <etharp_request>
 800c23e:	e000      	b.n	800c242 <netif_issue_reports+0x6e>
    return;
 800c240:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800c242:	3708      	adds	r7, #8
 800c244:	46bd      	mov	sp, r7
 800c246:	bd80      	pop	{r7, pc}
 800c248:	0801871c 	.word	0x0801871c
 800c24c:	080188c0 	.word	0x080188c0
 800c250:	0801876c 	.word	0x0801876c

0800c254 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800c254:	b580      	push	{r7, lr}
 800c256:	b082      	sub	sp, #8
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800c25c:	687b      	ldr	r3, [r7, #4]
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d107      	bne.n	800c272 <netif_set_down+0x1e>
 800c262:	4b12      	ldr	r3, [pc, #72]	@ (800c2ac <netif_set_down+0x58>)
 800c264:	f240 329b 	movw	r2, #923	@ 0x39b
 800c268:	4911      	ldr	r1, [pc, #68]	@ (800c2b0 <netif_set_down+0x5c>)
 800c26a:	4812      	ldr	r0, [pc, #72]	@ (800c2b4 <netif_set_down+0x60>)
 800c26c:	f009 fc48 	bl	8015b00 <iprintf>
 800c270:	e019      	b.n	800c2a6 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c278:	f003 0301 	and.w	r3, r3, #1
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d012      	beq.n	800c2a6 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c286:	f023 0301 	bic.w	r3, r3, #1
 800c28a:	b2da      	uxtb	r2, r3
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c298:	f003 0308 	and.w	r3, r3, #8
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d002      	beq.n	800c2a6 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800c2a0:	6878      	ldr	r0, [r7, #4]
 800c2a2:	f006 ff09 	bl	80130b8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800c2a6:	3708      	adds	r7, #8
 800c2a8:	46bd      	mov	sp, r7
 800c2aa:	bd80      	pop	{r7, pc}
 800c2ac:	0801871c 	.word	0x0801871c
 800c2b0:	080188e4 	.word	0x080188e4
 800c2b4:	0801876c 	.word	0x0801876c

0800c2b8 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800c2b8:	b580      	push	{r7, lr}
 800c2ba:	b082      	sub	sp, #8
 800c2bc:	af00      	add	r7, sp, #0
 800c2be:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d107      	bne.n	800c2d6 <netif_set_link_up+0x1e>
 800c2c6:	4b13      	ldr	r3, [pc, #76]	@ (800c314 <netif_set_link_up+0x5c>)
 800c2c8:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800c2cc:	4912      	ldr	r1, [pc, #72]	@ (800c318 <netif_set_link_up+0x60>)
 800c2ce:	4813      	ldr	r0, [pc, #76]	@ (800c31c <netif_set_link_up+0x64>)
 800c2d0:	f009 fc16 	bl	8015b00 <iprintf>
 800c2d4:	e01b      	b.n	800c30e <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c2dc:	f003 0304 	and.w	r3, r3, #4
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d114      	bne.n	800c30e <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c2ea:	f043 0304 	orr.w	r3, r3, #4
 800c2ee:	b2da      	uxtb	r2, r3
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800c2f6:	2103      	movs	r1, #3
 800c2f8:	6878      	ldr	r0, [r7, #4]
 800c2fa:	f7ff ff6b 	bl	800c1d4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	69db      	ldr	r3, [r3, #28]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d003      	beq.n	800c30e <netif_set_link_up+0x56>
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	69db      	ldr	r3, [r3, #28]
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c30e:	3708      	adds	r7, #8
 800c310:	46bd      	mov	sp, r7
 800c312:	bd80      	pop	{r7, pc}
 800c314:	0801871c 	.word	0x0801871c
 800c318:	08018904 	.word	0x08018904
 800c31c:	0801876c 	.word	0x0801876c

0800c320 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b082      	sub	sp, #8
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d107      	bne.n	800c33e <netif_set_link_down+0x1e>
 800c32e:	4b11      	ldr	r3, [pc, #68]	@ (800c374 <netif_set_link_down+0x54>)
 800c330:	f240 4206 	movw	r2, #1030	@ 0x406
 800c334:	4910      	ldr	r1, [pc, #64]	@ (800c378 <netif_set_link_down+0x58>)
 800c336:	4811      	ldr	r0, [pc, #68]	@ (800c37c <netif_set_link_down+0x5c>)
 800c338:	f009 fbe2 	bl	8015b00 <iprintf>
 800c33c:	e017      	b.n	800c36e <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c344:	f003 0304 	and.w	r3, r3, #4
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d010      	beq.n	800c36e <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800c352:	f023 0304 	bic.w	r3, r3, #4
 800c356:	b2da      	uxtb	r2, r3
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	69db      	ldr	r3, [r3, #28]
 800c362:	2b00      	cmp	r3, #0
 800c364:	d003      	beq.n	800c36e <netif_set_link_down+0x4e>
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	69db      	ldr	r3, [r3, #28]
 800c36a:	6878      	ldr	r0, [r7, #4]
 800c36c:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800c36e:	3708      	adds	r7, #8
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}
 800c374:	0801871c 	.word	0x0801871c
 800c378:	08018928 	.word	0x08018928
 800c37c:	0801876c 	.word	0x0801876c

0800c380 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800c380:	b480      	push	{r7}
 800c382:	b083      	sub	sp, #12
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
 800c388:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d002      	beq.n	800c396 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	683a      	ldr	r2, [r7, #0]
 800c394:	61da      	str	r2, [r3, #28]
  }
}
 800c396:	bf00      	nop
 800c398:	370c      	adds	r7, #12
 800c39a:	46bd      	mov	sp, r7
 800c39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a0:	4770      	bx	lr

0800c3a2 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800c3a2:	b480      	push	{r7}
 800c3a4:	b085      	sub	sp, #20
 800c3a6:	af00      	add	r7, sp, #0
 800c3a8:	60f8      	str	r0, [r7, #12]
 800c3aa:	60b9      	str	r1, [r7, #8]
 800c3ac:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800c3ae:	f06f 030b 	mvn.w	r3, #11
}
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	3714      	adds	r7, #20
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3bc:	4770      	bx	lr
	...

0800c3c0 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800c3c0:	b480      	push	{r7}
 800c3c2:	b085      	sub	sp, #20
 800c3c4:	af00      	add	r7, sp, #0
 800c3c6:	4603      	mov	r3, r0
 800c3c8:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800c3ca:	79fb      	ldrb	r3, [r7, #7]
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d013      	beq.n	800c3f8 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800c3d0:	4b0d      	ldr	r3, [pc, #52]	@ (800c408 <netif_get_by_index+0x48>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	60fb      	str	r3, [r7, #12]
 800c3d6:	e00c      	b.n	800c3f2 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c3de:	3301      	adds	r3, #1
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	79fa      	ldrb	r2, [r7, #7]
 800c3e4:	429a      	cmp	r2, r3
 800c3e6:	d101      	bne.n	800c3ec <netif_get_by_index+0x2c>
        return netif; /* found! */
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	e006      	b.n	800c3fa <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	681b      	ldr	r3, [r3, #0]
 800c3f0:	60fb      	str	r3, [r7, #12]
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d1ef      	bne.n	800c3d8 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800c3f8:	2300      	movs	r3, #0
}
 800c3fa:	4618      	mov	r0, r3
 800c3fc:	3714      	adds	r7, #20
 800c3fe:	46bd      	mov	sp, r7
 800c400:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c404:	4770      	bx	lr
 800c406:	bf00      	nop
 800c408:	20008a34 	.word	0x20008a34

0800c40c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b082      	sub	sp, #8
 800c410:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800c412:	4b0c      	ldr	r3, [pc, #48]	@ (800c444 <pbuf_free_ooseq+0x38>)
 800c414:	2200      	movs	r2, #0
 800c416:	701a      	strb	r2, [r3, #0]

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c418:	4b0b      	ldr	r3, [pc, #44]	@ (800c448 <pbuf_free_ooseq+0x3c>)
 800c41a:	681b      	ldr	r3, [r3, #0]
 800c41c:	607b      	str	r3, [r7, #4]
 800c41e:	e00a      	b.n	800c436 <pbuf_free_ooseq+0x2a>
    if (pcb->ooseq != NULL) {
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800c424:	2b00      	cmp	r3, #0
 800c426:	d003      	beq.n	800c430 <pbuf_free_ooseq+0x24>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800c428:	6878      	ldr	r0, [r7, #4]
 800c42a:	f002 f93f 	bl	800e6ac <tcp_free_ooseq>
      return;
 800c42e:	e005      	b.n	800c43c <pbuf_free_ooseq+0x30>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	68db      	ldr	r3, [r3, #12]
 800c434:	607b      	str	r3, [r7, #4]
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d1f1      	bne.n	800c420 <pbuf_free_ooseq+0x14>
    }
  }
}
 800c43c:	3708      	adds	r7, #8
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	20008a3d 	.word	0x20008a3d
 800c448:	20008a4c 	.word	0x20008a4c

0800c44c <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800c44c:	b480      	push	{r7}
 800c44e:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
 800c450:	4b03      	ldr	r3, [pc, #12]	@ (800c460 <pbuf_pool_is_empty+0x14>)
 800c452:	2201      	movs	r2, #1
 800c454:	701a      	strb	r2, [r3, #0]
  if (!queued) {
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c456:	bf00      	nop
 800c458:	46bd      	mov	sp, r7
 800c45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c45e:	4770      	bx	lr
 800c460:	20008a3d 	.word	0x20008a3d

0800c464 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800c464:	b480      	push	{r7}
 800c466:	b085      	sub	sp, #20
 800c468:	af00      	add	r7, sp, #0
 800c46a:	60f8      	str	r0, [r7, #12]
 800c46c:	60b9      	str	r1, [r7, #8]
 800c46e:	4611      	mov	r1, r2
 800c470:	461a      	mov	r2, r3
 800c472:	460b      	mov	r3, r1
 800c474:	80fb      	strh	r3, [r7, #6]
 800c476:	4613      	mov	r3, r2
 800c478:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	2200      	movs	r2, #0
 800c47e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	68ba      	ldr	r2, [r7, #8]
 800c484:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	88fa      	ldrh	r2, [r7, #6]
 800c48a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	88ba      	ldrh	r2, [r7, #4]
 800c490:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800c492:	8b3b      	ldrh	r3, [r7, #24]
 800c494:	b2da      	uxtb	r2, r3
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800c49a:	68fb      	ldr	r3, [r7, #12]
 800c49c:	7f3a      	ldrb	r2, [r7, #28]
 800c49e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	2200      	movs	r2, #0
 800c4aa:	73da      	strb	r2, [r3, #15]
}
 800c4ac:	bf00      	nop
 800c4ae:	3714      	adds	r7, #20
 800c4b0:	46bd      	mov	sp, r7
 800c4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b6:	4770      	bx	lr

0800c4b8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800c4b8:	b580      	push	{r7, lr}
 800c4ba:	b08c      	sub	sp, #48	@ 0x30
 800c4bc:	af02      	add	r7, sp, #8
 800c4be:	4603      	mov	r3, r0
 800c4c0:	71fb      	strb	r3, [r7, #7]
 800c4c2:	460b      	mov	r3, r1
 800c4c4:	80bb      	strh	r3, [r7, #4]
 800c4c6:	4613      	mov	r3, r2
 800c4c8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800c4ca:	79fb      	ldrb	r3, [r7, #7]
 800c4cc:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800c4ce:	887b      	ldrh	r3, [r7, #2]
 800c4d0:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c4d4:	d07f      	beq.n	800c5d6 <pbuf_alloc+0x11e>
 800c4d6:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c4da:	f300 80c8 	bgt.w	800c66e <pbuf_alloc+0x1b6>
 800c4de:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c4e2:	d010      	beq.n	800c506 <pbuf_alloc+0x4e>
 800c4e4:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c4e8:	f300 80c1 	bgt.w	800c66e <pbuf_alloc+0x1b6>
 800c4ec:	2b01      	cmp	r3, #1
 800c4ee:	d002      	beq.n	800c4f6 <pbuf_alloc+0x3e>
 800c4f0:	2b41      	cmp	r3, #65	@ 0x41
 800c4f2:	f040 80bc 	bne.w	800c66e <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800c4f6:	887a      	ldrh	r2, [r7, #2]
 800c4f8:	88bb      	ldrh	r3, [r7, #4]
 800c4fa:	4619      	mov	r1, r3
 800c4fc:	2000      	movs	r0, #0
 800c4fe:	f000 f8d1 	bl	800c6a4 <pbuf_alloc_reference>
 800c502:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800c504:	e0bd      	b.n	800c682 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800c506:	2300      	movs	r3, #0
 800c508:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800c50a:	2300      	movs	r3, #0
 800c50c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800c50e:	88bb      	ldrh	r3, [r7, #4]
 800c510:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c512:	2008      	movs	r0, #8
 800c514:	f7ff fbce 	bl	800bcb4 <memp_malloc>
 800c518:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800c51a:	693b      	ldr	r3, [r7, #16]
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d109      	bne.n	800c534 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800c520:	f7ff ff94 	bl	800c44c <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800c524:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c526:	2b00      	cmp	r3, #0
 800c528:	d002      	beq.n	800c530 <pbuf_alloc+0x78>
            pbuf_free(p);
 800c52a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c52c:	f000 faa8 	bl	800ca80 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800c530:	2300      	movs	r3, #0
 800c532:	e0a7      	b.n	800c684 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800c534:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c536:	3303      	adds	r3, #3
 800c538:	b29b      	uxth	r3, r3
 800c53a:	f023 0303 	bic.w	r3, r3, #3
 800c53e:	b29b      	uxth	r3, r3
 800c540:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800c544:	b29b      	uxth	r3, r3
 800c546:	8b7a      	ldrh	r2, [r7, #26]
 800c548:	4293      	cmp	r3, r2
 800c54a:	bf28      	it	cs
 800c54c:	4613      	movcs	r3, r2
 800c54e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800c550:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c552:	3310      	adds	r3, #16
 800c554:	693a      	ldr	r2, [r7, #16]
 800c556:	4413      	add	r3, r2
 800c558:	3303      	adds	r3, #3
 800c55a:	f023 0303 	bic.w	r3, r3, #3
 800c55e:	4618      	mov	r0, r3
 800c560:	89f9      	ldrh	r1, [r7, #14]
 800c562:	8b7a      	ldrh	r2, [r7, #26]
 800c564:	2300      	movs	r3, #0
 800c566:	9301      	str	r3, [sp, #4]
 800c568:	887b      	ldrh	r3, [r7, #2]
 800c56a:	9300      	str	r3, [sp, #0]
 800c56c:	460b      	mov	r3, r1
 800c56e:	4601      	mov	r1, r0
 800c570:	6938      	ldr	r0, [r7, #16]
 800c572:	f7ff ff77 	bl	800c464 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800c576:	693b      	ldr	r3, [r7, #16]
 800c578:	685b      	ldr	r3, [r3, #4]
 800c57a:	f003 0303 	and.w	r3, r3, #3
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d006      	beq.n	800c590 <pbuf_alloc+0xd8>
 800c582:	4b42      	ldr	r3, [pc, #264]	@ (800c68c <pbuf_alloc+0x1d4>)
 800c584:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c588:	4941      	ldr	r1, [pc, #260]	@ (800c690 <pbuf_alloc+0x1d8>)
 800c58a:	4842      	ldr	r0, [pc, #264]	@ (800c694 <pbuf_alloc+0x1dc>)
 800c58c:	f009 fab8 	bl	8015b00 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800c590:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c592:	3303      	adds	r3, #3
 800c594:	f023 0303 	bic.w	r3, r3, #3
 800c598:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800c59c:	d106      	bne.n	800c5ac <pbuf_alloc+0xf4>
 800c59e:	4b3b      	ldr	r3, [pc, #236]	@ (800c68c <pbuf_alloc+0x1d4>)
 800c5a0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800c5a4:	493c      	ldr	r1, [pc, #240]	@ (800c698 <pbuf_alloc+0x1e0>)
 800c5a6:	483b      	ldr	r0, [pc, #236]	@ (800c694 <pbuf_alloc+0x1dc>)
 800c5a8:	f009 faaa 	bl	8015b00 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800c5ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d102      	bne.n	800c5b8 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800c5b2:	693b      	ldr	r3, [r7, #16]
 800c5b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800c5b6:	e002      	b.n	800c5be <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800c5b8:	69fb      	ldr	r3, [r7, #28]
 800c5ba:	693a      	ldr	r2, [r7, #16]
 800c5bc:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800c5be:	693b      	ldr	r3, [r7, #16]
 800c5c0:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800c5c2:	8b7a      	ldrh	r2, [r7, #26]
 800c5c4:	89fb      	ldrh	r3, [r7, #14]
 800c5c6:	1ad3      	subs	r3, r2, r3
 800c5c8:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800c5ca:	2300      	movs	r3, #0
 800c5cc:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800c5ce:	8b7b      	ldrh	r3, [r7, #26]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d19e      	bne.n	800c512 <pbuf_alloc+0x5a>
      break;
 800c5d4:	e055      	b.n	800c682 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800c5d6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c5d8:	3303      	adds	r3, #3
 800c5da:	b29b      	uxth	r3, r3
 800c5dc:	f023 0303 	bic.w	r3, r3, #3
 800c5e0:	b29a      	uxth	r2, r3
 800c5e2:	88bb      	ldrh	r3, [r7, #4]
 800c5e4:	3303      	adds	r3, #3
 800c5e6:	b29b      	uxth	r3, r3
 800c5e8:	f023 0303 	bic.w	r3, r3, #3
 800c5ec:	b29b      	uxth	r3, r3
 800c5ee:	4413      	add	r3, r2
 800c5f0:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800c5f2:	8b3b      	ldrh	r3, [r7, #24]
 800c5f4:	3310      	adds	r3, #16
 800c5f6:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c5f8:	8b3a      	ldrh	r2, [r7, #24]
 800c5fa:	88bb      	ldrh	r3, [r7, #4]
 800c5fc:	3303      	adds	r3, #3
 800c5fe:	f023 0303 	bic.w	r3, r3, #3
 800c602:	429a      	cmp	r2, r3
 800c604:	d306      	bcc.n	800c614 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800c606:	8afa      	ldrh	r2, [r7, #22]
 800c608:	88bb      	ldrh	r3, [r7, #4]
 800c60a:	3303      	adds	r3, #3
 800c60c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c610:	429a      	cmp	r2, r3
 800c612:	d201      	bcs.n	800c618 <pbuf_alloc+0x160>
        return NULL;
 800c614:	2300      	movs	r3, #0
 800c616:	e035      	b.n	800c684 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800c618:	8afb      	ldrh	r3, [r7, #22]
 800c61a:	4618      	mov	r0, r3
 800c61c:	f7ff f9ba 	bl	800b994 <mem_malloc>
 800c620:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800c622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c624:	2b00      	cmp	r3, #0
 800c626:	d101      	bne.n	800c62c <pbuf_alloc+0x174>
        return NULL;
 800c628:	2300      	movs	r3, #0
 800c62a:	e02b      	b.n	800c684 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800c62c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c62e:	3310      	adds	r3, #16
 800c630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c632:	4413      	add	r3, r2
 800c634:	3303      	adds	r3, #3
 800c636:	f023 0303 	bic.w	r3, r3, #3
 800c63a:	4618      	mov	r0, r3
 800c63c:	88b9      	ldrh	r1, [r7, #4]
 800c63e:	88ba      	ldrh	r2, [r7, #4]
 800c640:	2300      	movs	r3, #0
 800c642:	9301      	str	r3, [sp, #4]
 800c644:	887b      	ldrh	r3, [r7, #2]
 800c646:	9300      	str	r3, [sp, #0]
 800c648:	460b      	mov	r3, r1
 800c64a:	4601      	mov	r1, r0
 800c64c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c64e:	f7ff ff09 	bl	800c464 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800c652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c654:	685b      	ldr	r3, [r3, #4]
 800c656:	f003 0303 	and.w	r3, r3, #3
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d010      	beq.n	800c680 <pbuf_alloc+0x1c8>
 800c65e:	4b0b      	ldr	r3, [pc, #44]	@ (800c68c <pbuf_alloc+0x1d4>)
 800c660:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800c664:	490d      	ldr	r1, [pc, #52]	@ (800c69c <pbuf_alloc+0x1e4>)
 800c666:	480b      	ldr	r0, [pc, #44]	@ (800c694 <pbuf_alloc+0x1dc>)
 800c668:	f009 fa4a 	bl	8015b00 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800c66c:	e008      	b.n	800c680 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800c66e:	4b07      	ldr	r3, [pc, #28]	@ (800c68c <pbuf_alloc+0x1d4>)
 800c670:	f240 1227 	movw	r2, #295	@ 0x127
 800c674:	490a      	ldr	r1, [pc, #40]	@ (800c6a0 <pbuf_alloc+0x1e8>)
 800c676:	4807      	ldr	r0, [pc, #28]	@ (800c694 <pbuf_alloc+0x1dc>)
 800c678:	f009 fa42 	bl	8015b00 <iprintf>
      return NULL;
 800c67c:	2300      	movs	r3, #0
 800c67e:	e001      	b.n	800c684 <pbuf_alloc+0x1cc>
      break;
 800c680:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800c682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c684:	4618      	mov	r0, r3
 800c686:	3728      	adds	r7, #40	@ 0x28
 800c688:	46bd      	mov	sp, r7
 800c68a:	bd80      	pop	{r7, pc}
 800c68c:	0801894c 	.word	0x0801894c
 800c690:	0801897c 	.word	0x0801897c
 800c694:	080189ac 	.word	0x080189ac
 800c698:	080189d4 	.word	0x080189d4
 800c69c:	08018a08 	.word	0x08018a08
 800c6a0:	08018a34 	.word	0x08018a34

0800c6a4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b086      	sub	sp, #24
 800c6a8:	af02      	add	r7, sp, #8
 800c6aa:	6078      	str	r0, [r7, #4]
 800c6ac:	460b      	mov	r3, r1
 800c6ae:	807b      	strh	r3, [r7, #2]
 800c6b0:	4613      	mov	r3, r2
 800c6b2:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800c6b4:	883b      	ldrh	r3, [r7, #0]
 800c6b6:	2b41      	cmp	r3, #65	@ 0x41
 800c6b8:	d009      	beq.n	800c6ce <pbuf_alloc_reference+0x2a>
 800c6ba:	883b      	ldrh	r3, [r7, #0]
 800c6bc:	2b01      	cmp	r3, #1
 800c6be:	d006      	beq.n	800c6ce <pbuf_alloc_reference+0x2a>
 800c6c0:	4b0f      	ldr	r3, [pc, #60]	@ (800c700 <pbuf_alloc_reference+0x5c>)
 800c6c2:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800c6c6:	490f      	ldr	r1, [pc, #60]	@ (800c704 <pbuf_alloc_reference+0x60>)
 800c6c8:	480f      	ldr	r0, [pc, #60]	@ (800c708 <pbuf_alloc_reference+0x64>)
 800c6ca:	f009 fa19 	bl	8015b00 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800c6ce:	2007      	movs	r0, #7
 800c6d0:	f7ff faf0 	bl	800bcb4 <memp_malloc>
 800c6d4:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d101      	bne.n	800c6e0 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800c6dc:	2300      	movs	r3, #0
 800c6de:	e00b      	b.n	800c6f8 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800c6e0:	8879      	ldrh	r1, [r7, #2]
 800c6e2:	887a      	ldrh	r2, [r7, #2]
 800c6e4:	2300      	movs	r3, #0
 800c6e6:	9301      	str	r3, [sp, #4]
 800c6e8:	883b      	ldrh	r3, [r7, #0]
 800c6ea:	9300      	str	r3, [sp, #0]
 800c6ec:	460b      	mov	r3, r1
 800c6ee:	6879      	ldr	r1, [r7, #4]
 800c6f0:	68f8      	ldr	r0, [r7, #12]
 800c6f2:	f7ff feb7 	bl	800c464 <pbuf_init_alloced_pbuf>
  return p;
 800c6f6:	68fb      	ldr	r3, [r7, #12]
}
 800c6f8:	4618      	mov	r0, r3
 800c6fa:	3710      	adds	r7, #16
 800c6fc:	46bd      	mov	sp, r7
 800c6fe:	bd80      	pop	{r7, pc}
 800c700:	0801894c 	.word	0x0801894c
 800c704:	08018a50 	.word	0x08018a50
 800c708:	080189ac 	.word	0x080189ac

0800c70c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b088      	sub	sp, #32
 800c710:	af02      	add	r7, sp, #8
 800c712:	607b      	str	r3, [r7, #4]
 800c714:	4603      	mov	r3, r0
 800c716:	73fb      	strb	r3, [r7, #15]
 800c718:	460b      	mov	r3, r1
 800c71a:	81bb      	strh	r3, [r7, #12]
 800c71c:	4613      	mov	r3, r2
 800c71e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800c720:	7bfb      	ldrb	r3, [r7, #15]
 800c722:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800c724:	8a7b      	ldrh	r3, [r7, #18]
 800c726:	3303      	adds	r3, #3
 800c728:	f023 0203 	bic.w	r2, r3, #3
 800c72c:	89bb      	ldrh	r3, [r7, #12]
 800c72e:	441a      	add	r2, r3
 800c730:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c732:	429a      	cmp	r2, r3
 800c734:	d901      	bls.n	800c73a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800c736:	2300      	movs	r3, #0
 800c738:	e018      	b.n	800c76c <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800c73a:	6a3b      	ldr	r3, [r7, #32]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d007      	beq.n	800c750 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800c740:	8a7b      	ldrh	r3, [r7, #18]
 800c742:	3303      	adds	r3, #3
 800c744:	f023 0303 	bic.w	r3, r3, #3
 800c748:	6a3a      	ldr	r2, [r7, #32]
 800c74a:	4413      	add	r3, r2
 800c74c:	617b      	str	r3, [r7, #20]
 800c74e:	e001      	b.n	800c754 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800c750:	2300      	movs	r3, #0
 800c752:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800c754:	6878      	ldr	r0, [r7, #4]
 800c756:	89b9      	ldrh	r1, [r7, #12]
 800c758:	89ba      	ldrh	r2, [r7, #12]
 800c75a:	2302      	movs	r3, #2
 800c75c:	9301      	str	r3, [sp, #4]
 800c75e:	897b      	ldrh	r3, [r7, #10]
 800c760:	9300      	str	r3, [sp, #0]
 800c762:	460b      	mov	r3, r1
 800c764:	6979      	ldr	r1, [r7, #20]
 800c766:	f7ff fe7d 	bl	800c464 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800c76a:	687b      	ldr	r3, [r7, #4]
}
 800c76c:	4618      	mov	r0, r3
 800c76e:	3718      	adds	r7, #24
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b084      	sub	sp, #16
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	460b      	mov	r3, r1
 800c77e:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	2b00      	cmp	r3, #0
 800c784:	d106      	bne.n	800c794 <pbuf_realloc+0x20>
 800c786:	4b3a      	ldr	r3, [pc, #232]	@ (800c870 <pbuf_realloc+0xfc>)
 800c788:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800c78c:	4939      	ldr	r1, [pc, #228]	@ (800c874 <pbuf_realloc+0x100>)
 800c78e:	483a      	ldr	r0, [pc, #232]	@ (800c878 <pbuf_realloc+0x104>)
 800c790:	f009 f9b6 	bl	8015b00 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800c794:	687b      	ldr	r3, [r7, #4]
 800c796:	891b      	ldrh	r3, [r3, #8]
 800c798:	887a      	ldrh	r2, [r7, #2]
 800c79a:	429a      	cmp	r2, r3
 800c79c:	d263      	bcs.n	800c866 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	891a      	ldrh	r2, [r3, #8]
 800c7a2:	887b      	ldrh	r3, [r7, #2]
 800c7a4:	1ad3      	subs	r3, r2, r3
 800c7a6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800c7a8:	887b      	ldrh	r3, [r7, #2]
 800c7aa:	817b      	strh	r3, [r7, #10]
  q = p;
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800c7b0:	e018      	b.n	800c7e4 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	895b      	ldrh	r3, [r3, #10]
 800c7b6:	897a      	ldrh	r2, [r7, #10]
 800c7b8:	1ad3      	subs	r3, r2, r3
 800c7ba:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	891a      	ldrh	r2, [r3, #8]
 800c7c0:	893b      	ldrh	r3, [r7, #8]
 800c7c2:	1ad3      	subs	r3, r2, r3
 800c7c4:	b29a      	uxth	r2, r3
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800c7ca:	68fb      	ldr	r3, [r7, #12]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c7d0:	68fb      	ldr	r3, [r7, #12]
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d106      	bne.n	800c7e4 <pbuf_realloc+0x70>
 800c7d6:	4b26      	ldr	r3, [pc, #152]	@ (800c870 <pbuf_realloc+0xfc>)
 800c7d8:	f240 12af 	movw	r2, #431	@ 0x1af
 800c7dc:	4927      	ldr	r1, [pc, #156]	@ (800c87c <pbuf_realloc+0x108>)
 800c7de:	4826      	ldr	r0, [pc, #152]	@ (800c878 <pbuf_realloc+0x104>)
 800c7e0:	f009 f98e 	bl	8015b00 <iprintf>
  while (rem_len > q->len) {
 800c7e4:	68fb      	ldr	r3, [r7, #12]
 800c7e6:	895b      	ldrh	r3, [r3, #10]
 800c7e8:	897a      	ldrh	r2, [r7, #10]
 800c7ea:	429a      	cmp	r2, r3
 800c7ec:	d8e1      	bhi.n	800c7b2 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	7b1b      	ldrb	r3, [r3, #12]
 800c7f2:	f003 030f 	and.w	r3, r3, #15
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d121      	bne.n	800c83e <pbuf_realloc+0xca>
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	895b      	ldrh	r3, [r3, #10]
 800c7fe:	897a      	ldrh	r2, [r7, #10]
 800c800:	429a      	cmp	r2, r3
 800c802:	d01c      	beq.n	800c83e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	7b5b      	ldrb	r3, [r3, #13]
 800c808:	f003 0302 	and.w	r3, r3, #2
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d116      	bne.n	800c83e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	685a      	ldr	r2, [r3, #4]
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	1ad3      	subs	r3, r2, r3
 800c818:	b29a      	uxth	r2, r3
 800c81a:	897b      	ldrh	r3, [r7, #10]
 800c81c:	4413      	add	r3, r2
 800c81e:	b29b      	uxth	r3, r3
 800c820:	4619      	mov	r1, r3
 800c822:	68f8      	ldr	r0, [r7, #12]
 800c824:	f7fe ffba 	bl	800b79c <mem_trim>
 800c828:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d106      	bne.n	800c83e <pbuf_realloc+0xca>
 800c830:	4b0f      	ldr	r3, [pc, #60]	@ (800c870 <pbuf_realloc+0xfc>)
 800c832:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800c836:	4912      	ldr	r1, [pc, #72]	@ (800c880 <pbuf_realloc+0x10c>)
 800c838:	480f      	ldr	r0, [pc, #60]	@ (800c878 <pbuf_realloc+0x104>)
 800c83a:	f009 f961 	bl	8015b00 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	897a      	ldrh	r2, [r7, #10]
 800c842:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	895a      	ldrh	r2, [r3, #10]
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	2b00      	cmp	r3, #0
 800c852:	d004      	beq.n	800c85e <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	681b      	ldr	r3, [r3, #0]
 800c858:	4618      	mov	r0, r3
 800c85a:	f000 f911 	bl	800ca80 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	2200      	movs	r2, #0
 800c862:	601a      	str	r2, [r3, #0]
 800c864:	e000      	b.n	800c868 <pbuf_realloc+0xf4>
    return;
 800c866:	bf00      	nop

}
 800c868:	3710      	adds	r7, #16
 800c86a:	46bd      	mov	sp, r7
 800c86c:	bd80      	pop	{r7, pc}
 800c86e:	bf00      	nop
 800c870:	0801894c 	.word	0x0801894c
 800c874:	08018a64 	.word	0x08018a64
 800c878:	080189ac 	.word	0x080189ac
 800c87c:	08018a7c 	.word	0x08018a7c
 800c880:	08018a94 	.word	0x08018a94

0800c884 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800c884:	b580      	push	{r7, lr}
 800c886:	b086      	sub	sp, #24
 800c888:	af00      	add	r7, sp, #0
 800c88a:	60f8      	str	r0, [r7, #12]
 800c88c:	60b9      	str	r1, [r7, #8]
 800c88e:	4613      	mov	r3, r2
 800c890:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	2b00      	cmp	r3, #0
 800c896:	d106      	bne.n	800c8a6 <pbuf_add_header_impl+0x22>
 800c898:	4b2b      	ldr	r3, [pc, #172]	@ (800c948 <pbuf_add_header_impl+0xc4>)
 800c89a:	f240 12df 	movw	r2, #479	@ 0x1df
 800c89e:	492b      	ldr	r1, [pc, #172]	@ (800c94c <pbuf_add_header_impl+0xc8>)
 800c8a0:	482b      	ldr	r0, [pc, #172]	@ (800c950 <pbuf_add_header_impl+0xcc>)
 800c8a2:	f009 f92d 	bl	8015b00 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	d003      	beq.n	800c8b4 <pbuf_add_header_impl+0x30>
 800c8ac:	68bb      	ldr	r3, [r7, #8]
 800c8ae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c8b2:	d301      	bcc.n	800c8b8 <pbuf_add_header_impl+0x34>
    return 1;
 800c8b4:	2301      	movs	r3, #1
 800c8b6:	e043      	b.n	800c940 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800c8b8:	68bb      	ldr	r3, [r7, #8]
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d101      	bne.n	800c8c2 <pbuf_add_header_impl+0x3e>
    return 0;
 800c8be:	2300      	movs	r3, #0
 800c8c0:	e03e      	b.n	800c940 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800c8c2:	68bb      	ldr	r3, [r7, #8]
 800c8c4:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	891a      	ldrh	r2, [r3, #8]
 800c8ca:	8a7b      	ldrh	r3, [r7, #18]
 800c8cc:	4413      	add	r3, r2
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	8a7a      	ldrh	r2, [r7, #18]
 800c8d2:	429a      	cmp	r2, r3
 800c8d4:	d901      	bls.n	800c8da <pbuf_add_header_impl+0x56>
    return 1;
 800c8d6:	2301      	movs	r3, #1
 800c8d8:	e032      	b.n	800c940 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	7b1b      	ldrb	r3, [r3, #12]
 800c8de:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800c8e0:	8a3b      	ldrh	r3, [r7, #16]
 800c8e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d00c      	beq.n	800c904 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	685a      	ldr	r2, [r3, #4]
 800c8ee:	68bb      	ldr	r3, [r7, #8]
 800c8f0:	425b      	negs	r3, r3
 800c8f2:	4413      	add	r3, r2
 800c8f4:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800c8f6:	68fb      	ldr	r3, [r7, #12]
 800c8f8:	3310      	adds	r3, #16
 800c8fa:	697a      	ldr	r2, [r7, #20]
 800c8fc:	429a      	cmp	r2, r3
 800c8fe:	d20d      	bcs.n	800c91c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800c900:	2301      	movs	r3, #1
 800c902:	e01d      	b.n	800c940 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800c904:	79fb      	ldrb	r3, [r7, #7]
 800c906:	2b00      	cmp	r3, #0
 800c908:	d006      	beq.n	800c918 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800c90a:	68fb      	ldr	r3, [r7, #12]
 800c90c:	685a      	ldr	r2, [r3, #4]
 800c90e:	68bb      	ldr	r3, [r7, #8]
 800c910:	425b      	negs	r3, r3
 800c912:	4413      	add	r3, r2
 800c914:	617b      	str	r3, [r7, #20]
 800c916:	e001      	b.n	800c91c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800c918:	2301      	movs	r3, #1
 800c91a:	e011      	b.n	800c940 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	697a      	ldr	r2, [r7, #20]
 800c920:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	895a      	ldrh	r2, [r3, #10]
 800c926:	8a7b      	ldrh	r3, [r7, #18]
 800c928:	4413      	add	r3, r2
 800c92a:	b29a      	uxth	r2, r3
 800c92c:	68fb      	ldr	r3, [r7, #12]
 800c92e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	891a      	ldrh	r2, [r3, #8]
 800c934:	8a7b      	ldrh	r3, [r7, #18]
 800c936:	4413      	add	r3, r2
 800c938:	b29a      	uxth	r2, r3
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	811a      	strh	r2, [r3, #8]


  return 0;
 800c93e:	2300      	movs	r3, #0
}
 800c940:	4618      	mov	r0, r3
 800c942:	3718      	adds	r7, #24
 800c944:	46bd      	mov	sp, r7
 800c946:	bd80      	pop	{r7, pc}
 800c948:	0801894c 	.word	0x0801894c
 800c94c:	08018ab0 	.word	0x08018ab0
 800c950:	080189ac 	.word	0x080189ac

0800c954 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b082      	sub	sp, #8
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
 800c95c:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800c95e:	2200      	movs	r2, #0
 800c960:	6839      	ldr	r1, [r7, #0]
 800c962:	6878      	ldr	r0, [r7, #4]
 800c964:	f7ff ff8e 	bl	800c884 <pbuf_add_header_impl>
 800c968:	4603      	mov	r3, r0
}
 800c96a:	4618      	mov	r0, r3
 800c96c:	3708      	adds	r7, #8
 800c96e:	46bd      	mov	sp, r7
 800c970:	bd80      	pop	{r7, pc}
	...

0800c974 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800c974:	b580      	push	{r7, lr}
 800c976:	b084      	sub	sp, #16
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
 800c97c:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	2b00      	cmp	r3, #0
 800c982:	d106      	bne.n	800c992 <pbuf_remove_header+0x1e>
 800c984:	4b20      	ldr	r3, [pc, #128]	@ (800ca08 <pbuf_remove_header+0x94>)
 800c986:	f240 224b 	movw	r2, #587	@ 0x24b
 800c98a:	4920      	ldr	r1, [pc, #128]	@ (800ca0c <pbuf_remove_header+0x98>)
 800c98c:	4820      	ldr	r0, [pc, #128]	@ (800ca10 <pbuf_remove_header+0x9c>)
 800c98e:	f009 f8b7 	bl	8015b00 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800c992:	687b      	ldr	r3, [r7, #4]
 800c994:	2b00      	cmp	r3, #0
 800c996:	d003      	beq.n	800c9a0 <pbuf_remove_header+0x2c>
 800c998:	683b      	ldr	r3, [r7, #0]
 800c99a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c99e:	d301      	bcc.n	800c9a4 <pbuf_remove_header+0x30>
    return 1;
 800c9a0:	2301      	movs	r3, #1
 800c9a2:	e02c      	b.n	800c9fe <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800c9a4:	683b      	ldr	r3, [r7, #0]
 800c9a6:	2b00      	cmp	r3, #0
 800c9a8:	d101      	bne.n	800c9ae <pbuf_remove_header+0x3a>
    return 0;
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	e027      	b.n	800c9fe <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	895b      	ldrh	r3, [r3, #10]
 800c9b6:	89fa      	ldrh	r2, [r7, #14]
 800c9b8:	429a      	cmp	r2, r3
 800c9ba:	d908      	bls.n	800c9ce <pbuf_remove_header+0x5a>
 800c9bc:	4b12      	ldr	r3, [pc, #72]	@ (800ca08 <pbuf_remove_header+0x94>)
 800c9be:	f240 2255 	movw	r2, #597	@ 0x255
 800c9c2:	4914      	ldr	r1, [pc, #80]	@ (800ca14 <pbuf_remove_header+0xa0>)
 800c9c4:	4812      	ldr	r0, [pc, #72]	@ (800ca10 <pbuf_remove_header+0x9c>)
 800c9c6:	f009 f89b 	bl	8015b00 <iprintf>
 800c9ca:	2301      	movs	r3, #1
 800c9cc:	e017      	b.n	800c9fe <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	685b      	ldr	r3, [r3, #4]
 800c9d2:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	685a      	ldr	r2, [r3, #4]
 800c9d8:	683b      	ldr	r3, [r7, #0]
 800c9da:	441a      	add	r2, r3
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	895a      	ldrh	r2, [r3, #10]
 800c9e4:	89fb      	ldrh	r3, [r7, #14]
 800c9e6:	1ad3      	subs	r3, r2, r3
 800c9e8:	b29a      	uxth	r2, r3
 800c9ea:	687b      	ldr	r3, [r7, #4]
 800c9ec:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	891a      	ldrh	r2, [r3, #8]
 800c9f2:	89fb      	ldrh	r3, [r7, #14]
 800c9f4:	1ad3      	subs	r3, r2, r3
 800c9f6:	b29a      	uxth	r2, r3
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800c9fc:	2300      	movs	r3, #0
}
 800c9fe:	4618      	mov	r0, r3
 800ca00:	3710      	adds	r7, #16
 800ca02:	46bd      	mov	sp, r7
 800ca04:	bd80      	pop	{r7, pc}
 800ca06:	bf00      	nop
 800ca08:	0801894c 	.word	0x0801894c
 800ca0c:	08018ab0 	.word	0x08018ab0
 800ca10:	080189ac 	.word	0x080189ac
 800ca14:	08018abc 	.word	0x08018abc

0800ca18 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800ca18:	b580      	push	{r7, lr}
 800ca1a:	b082      	sub	sp, #8
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
 800ca20:	460b      	mov	r3, r1
 800ca22:	807b      	strh	r3, [r7, #2]
 800ca24:	4613      	mov	r3, r2
 800ca26:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800ca28:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	da08      	bge.n	800ca42 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800ca30:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ca34:	425b      	negs	r3, r3
 800ca36:	4619      	mov	r1, r3
 800ca38:	6878      	ldr	r0, [r7, #4]
 800ca3a:	f7ff ff9b 	bl	800c974 <pbuf_remove_header>
 800ca3e:	4603      	mov	r3, r0
 800ca40:	e007      	b.n	800ca52 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800ca42:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ca46:	787a      	ldrb	r2, [r7, #1]
 800ca48:	4619      	mov	r1, r3
 800ca4a:	6878      	ldr	r0, [r7, #4]
 800ca4c:	f7ff ff1a 	bl	800c884 <pbuf_add_header_impl>
 800ca50:	4603      	mov	r3, r0
  }
}
 800ca52:	4618      	mov	r0, r3
 800ca54:	3708      	adds	r7, #8
 800ca56:	46bd      	mov	sp, r7
 800ca58:	bd80      	pop	{r7, pc}

0800ca5a <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800ca5a:	b580      	push	{r7, lr}
 800ca5c:	b082      	sub	sp, #8
 800ca5e:	af00      	add	r7, sp, #0
 800ca60:	6078      	str	r0, [r7, #4]
 800ca62:	460b      	mov	r3, r1
 800ca64:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800ca66:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ca6a:	2201      	movs	r2, #1
 800ca6c:	4619      	mov	r1, r3
 800ca6e:	6878      	ldr	r0, [r7, #4]
 800ca70:	f7ff ffd2 	bl	800ca18 <pbuf_header_impl>
 800ca74:	4603      	mov	r3, r0
}
 800ca76:	4618      	mov	r0, r3
 800ca78:	3708      	adds	r7, #8
 800ca7a:	46bd      	mov	sp, r7
 800ca7c:	bd80      	pop	{r7, pc}
	...

0800ca80 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	b086      	sub	sp, #24
 800ca84:	af00      	add	r7, sp, #0
 800ca86:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d10b      	bne.n	800caa6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d106      	bne.n	800caa2 <pbuf_free+0x22>
 800ca94:	4b38      	ldr	r3, [pc, #224]	@ (800cb78 <pbuf_free+0xf8>)
 800ca96:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800ca9a:	4938      	ldr	r1, [pc, #224]	@ (800cb7c <pbuf_free+0xfc>)
 800ca9c:	4838      	ldr	r0, [pc, #224]	@ (800cb80 <pbuf_free+0x100>)
 800ca9e:	f009 f82f 	bl	8015b00 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800caa2:	2300      	movs	r3, #0
 800caa4:	e063      	b.n	800cb6e <pbuf_free+0xee>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800caa6:	2300      	movs	r3, #0
 800caa8:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800caaa:	e05c      	b.n	800cb66 <pbuf_free+0xe6>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	7b9b      	ldrb	r3, [r3, #14]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d106      	bne.n	800cac2 <pbuf_free+0x42>
 800cab4:	4b30      	ldr	r3, [pc, #192]	@ (800cb78 <pbuf_free+0xf8>)
 800cab6:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800caba:	4932      	ldr	r1, [pc, #200]	@ (800cb84 <pbuf_free+0x104>)
 800cabc:	4830      	ldr	r0, [pc, #192]	@ (800cb80 <pbuf_free+0x100>)
 800cabe:	f009 f81f 	bl	8015b00 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	7b9b      	ldrb	r3, [r3, #14]
 800cac6:	3b01      	subs	r3, #1
 800cac8:	b2da      	uxtb	r2, r3
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	739a      	strb	r2, [r3, #14]
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	7b9b      	ldrb	r3, [r3, #14]
 800cad2:	75bb      	strb	r3, [r7, #22]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800cad4:	7dbb      	ldrb	r3, [r7, #22]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	d143      	bne.n	800cb62 <pbuf_free+0xe2>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800cada:	687b      	ldr	r3, [r7, #4]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800cae0:	687b      	ldr	r3, [r7, #4]
 800cae2:	7b1b      	ldrb	r3, [r3, #12]
 800cae4:	f003 030f 	and.w	r3, r3, #15
 800cae8:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	7b5b      	ldrb	r3, [r3, #13]
 800caee:	f003 0302 	and.w	r3, r3, #2
 800caf2:	2b00      	cmp	r3, #0
 800caf4:	d011      	beq.n	800cb1a <pbuf_free+0x9a>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	691b      	ldr	r3, [r3, #16]
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d106      	bne.n	800cb10 <pbuf_free+0x90>
 800cb02:	4b1d      	ldr	r3, [pc, #116]	@ (800cb78 <pbuf_free+0xf8>)
 800cb04:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800cb08:	491f      	ldr	r1, [pc, #124]	@ (800cb88 <pbuf_free+0x108>)
 800cb0a:	481d      	ldr	r0, [pc, #116]	@ (800cb80 <pbuf_free+0x100>)
 800cb0c:	f008 fff8 	bl	8015b00 <iprintf>
        pc->custom_free_function(p);
 800cb10:	68bb      	ldr	r3, [r7, #8]
 800cb12:	691b      	ldr	r3, [r3, #16]
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	4798      	blx	r3
 800cb18:	e01d      	b.n	800cb56 <pbuf_free+0xd6>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800cb1a:	7bfb      	ldrb	r3, [r7, #15]
 800cb1c:	2b02      	cmp	r3, #2
 800cb1e:	d104      	bne.n	800cb2a <pbuf_free+0xaa>
          memp_free(MEMP_PBUF_POOL, p);
 800cb20:	6879      	ldr	r1, [r7, #4]
 800cb22:	2008      	movs	r0, #8
 800cb24:	f7ff f936 	bl	800bd94 <memp_free>
 800cb28:	e015      	b.n	800cb56 <pbuf_free+0xd6>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800cb2a:	7bfb      	ldrb	r3, [r7, #15]
 800cb2c:	2b01      	cmp	r3, #1
 800cb2e:	d104      	bne.n	800cb3a <pbuf_free+0xba>
          memp_free(MEMP_PBUF, p);
 800cb30:	6879      	ldr	r1, [r7, #4]
 800cb32:	2007      	movs	r0, #7
 800cb34:	f7ff f92e 	bl	800bd94 <memp_free>
 800cb38:	e00d      	b.n	800cb56 <pbuf_free+0xd6>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800cb3a:	7bfb      	ldrb	r3, [r7, #15]
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d103      	bne.n	800cb48 <pbuf_free+0xc8>
          mem_free(p);
 800cb40:	6878      	ldr	r0, [r7, #4]
 800cb42:	f7fe fdc1 	bl	800b6c8 <mem_free>
 800cb46:	e006      	b.n	800cb56 <pbuf_free+0xd6>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800cb48:	4b0b      	ldr	r3, [pc, #44]	@ (800cb78 <pbuf_free+0xf8>)
 800cb4a:	f240 320f 	movw	r2, #783	@ 0x30f
 800cb4e:	490f      	ldr	r1, [pc, #60]	@ (800cb8c <pbuf_free+0x10c>)
 800cb50:	480b      	ldr	r0, [pc, #44]	@ (800cb80 <pbuf_free+0x100>)
 800cb52:	f008 ffd5 	bl	8015b00 <iprintf>
        }
      }
      count++;
 800cb56:	7dfb      	ldrb	r3, [r7, #23]
 800cb58:	3301      	adds	r3, #1
 800cb5a:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 800cb5c:	693b      	ldr	r3, [r7, #16]
 800cb5e:	607b      	str	r3, [r7, #4]
 800cb60:	e001      	b.n	800cb66 <pbuf_free+0xe6>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800cb62:	2300      	movs	r3, #0
 800cb64:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d19f      	bne.n	800caac <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800cb6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb6e:	4618      	mov	r0, r3
 800cb70:	3718      	adds	r7, #24
 800cb72:	46bd      	mov	sp, r7
 800cb74:	bd80      	pop	{r7, pc}
 800cb76:	bf00      	nop
 800cb78:	0801894c 	.word	0x0801894c
 800cb7c:	08018ab0 	.word	0x08018ab0
 800cb80:	080189ac 	.word	0x080189ac
 800cb84:	08018adc 	.word	0x08018adc
 800cb88:	08018af4 	.word	0x08018af4
 800cb8c:	08018b18 	.word	0x08018b18

0800cb90 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800cb90:	b480      	push	{r7}
 800cb92:	b085      	sub	sp, #20
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800cb9c:	e005      	b.n	800cbaa <pbuf_clen+0x1a>
    ++len;
 800cb9e:	89fb      	ldrh	r3, [r7, #14]
 800cba0:	3301      	adds	r3, #1
 800cba2:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d1f6      	bne.n	800cb9e <pbuf_clen+0xe>
  }
  return len;
 800cbb0:	89fb      	ldrh	r3, [r7, #14]
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	3714      	adds	r7, #20
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr
	...

0800cbc0 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800cbc0:	b580      	push	{r7, lr}
 800cbc2:	b082      	sub	sp, #8
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800cbc8:	687b      	ldr	r3, [r7, #4]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d010      	beq.n	800cbf0 <pbuf_ref+0x30>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	7b9b      	ldrb	r3, [r3, #14]
 800cbd2:	3301      	adds	r3, #1
 800cbd4:	b2da      	uxtb	r2, r3
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	739a      	strb	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	7b9b      	ldrb	r3, [r3, #14]
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d106      	bne.n	800cbf0 <pbuf_ref+0x30>
 800cbe2:	4b05      	ldr	r3, [pc, #20]	@ (800cbf8 <pbuf_ref+0x38>)
 800cbe4:	f240 3242 	movw	r2, #834	@ 0x342
 800cbe8:	4904      	ldr	r1, [pc, #16]	@ (800cbfc <pbuf_ref+0x3c>)
 800cbea:	4805      	ldr	r0, [pc, #20]	@ (800cc00 <pbuf_ref+0x40>)
 800cbec:	f008 ff88 	bl	8015b00 <iprintf>
  }
}
 800cbf0:	bf00      	nop
 800cbf2:	3708      	adds	r7, #8
 800cbf4:	46bd      	mov	sp, r7
 800cbf6:	bd80      	pop	{r7, pc}
 800cbf8:	0801894c 	.word	0x0801894c
 800cbfc:	08018b2c 	.word	0x08018b2c
 800cc00:	080189ac 	.word	0x080189ac

0800cc04 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b084      	sub	sp, #16
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
 800cc0c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d002      	beq.n	800cc1a <pbuf_cat+0x16>
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d107      	bne.n	800cc2a <pbuf_cat+0x26>
 800cc1a:	4b20      	ldr	r3, [pc, #128]	@ (800cc9c <pbuf_cat+0x98>)
 800cc1c:	f240 3259 	movw	r2, #857	@ 0x359
 800cc20:	491f      	ldr	r1, [pc, #124]	@ (800cca0 <pbuf_cat+0x9c>)
 800cc22:	4820      	ldr	r0, [pc, #128]	@ (800cca4 <pbuf_cat+0xa0>)
 800cc24:	f008 ff6c 	bl	8015b00 <iprintf>
 800cc28:	e034      	b.n	800cc94 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	60fb      	str	r3, [r7, #12]
 800cc2e:	e00a      	b.n	800cc46 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	891a      	ldrh	r2, [r3, #8]
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	891b      	ldrh	r3, [r3, #8]
 800cc38:	4413      	add	r3, r2
 800cc3a:	b29a      	uxth	r2, r3
 800cc3c:	68fb      	ldr	r3, [r7, #12]
 800cc3e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	681b      	ldr	r3, [r3, #0]
 800cc44:	60fb      	str	r3, [r7, #12]
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d1f0      	bne.n	800cc30 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	891a      	ldrh	r2, [r3, #8]
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	895b      	ldrh	r3, [r3, #10]
 800cc56:	429a      	cmp	r2, r3
 800cc58:	d006      	beq.n	800cc68 <pbuf_cat+0x64>
 800cc5a:	4b10      	ldr	r3, [pc, #64]	@ (800cc9c <pbuf_cat+0x98>)
 800cc5c:	f240 3262 	movw	r2, #866	@ 0x362
 800cc60:	4911      	ldr	r1, [pc, #68]	@ (800cca8 <pbuf_cat+0xa4>)
 800cc62:	4810      	ldr	r0, [pc, #64]	@ (800cca4 <pbuf_cat+0xa0>)
 800cc64:	f008 ff4c 	bl	8015b00 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	2b00      	cmp	r3, #0
 800cc6e:	d006      	beq.n	800cc7e <pbuf_cat+0x7a>
 800cc70:	4b0a      	ldr	r3, [pc, #40]	@ (800cc9c <pbuf_cat+0x98>)
 800cc72:	f240 3263 	movw	r2, #867	@ 0x363
 800cc76:	490d      	ldr	r1, [pc, #52]	@ (800ccac <pbuf_cat+0xa8>)
 800cc78:	480a      	ldr	r0, [pc, #40]	@ (800cca4 <pbuf_cat+0xa0>)
 800cc7a:	f008 ff41 	bl	8015b00 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	891a      	ldrh	r2, [r3, #8]
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	891b      	ldrh	r3, [r3, #8]
 800cc86:	4413      	add	r3, r2
 800cc88:	b29a      	uxth	r2, r3
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	683a      	ldr	r2, [r7, #0]
 800cc92:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800cc94:	3710      	adds	r7, #16
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}
 800cc9a:	bf00      	nop
 800cc9c:	0801894c 	.word	0x0801894c
 800cca0:	08018b40 	.word	0x08018b40
 800cca4:	080189ac 	.word	0x080189ac
 800cca8:	08018b78 	.word	0x08018b78
 800ccac:	08018ba8 	.word	0x08018ba8

0800ccb0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b086      	sub	sp, #24
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
 800ccb8:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800ccba:	2300      	movs	r3, #0
 800ccbc:	617b      	str	r3, [r7, #20]
 800ccbe:	2300      	movs	r3, #0
 800ccc0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d008      	beq.n	800ccda <pbuf_copy+0x2a>
 800ccc8:	683b      	ldr	r3, [r7, #0]
 800ccca:	2b00      	cmp	r3, #0
 800cccc:	d005      	beq.n	800ccda <pbuf_copy+0x2a>
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	891a      	ldrh	r2, [r3, #8]
 800ccd2:	683b      	ldr	r3, [r7, #0]
 800ccd4:	891b      	ldrh	r3, [r3, #8]
 800ccd6:	429a      	cmp	r2, r3
 800ccd8:	d209      	bcs.n	800ccee <pbuf_copy+0x3e>
 800ccda:	4b57      	ldr	r3, [pc, #348]	@ (800ce38 <pbuf_copy+0x188>)
 800ccdc:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800cce0:	4956      	ldr	r1, [pc, #344]	@ (800ce3c <pbuf_copy+0x18c>)
 800cce2:	4857      	ldr	r0, [pc, #348]	@ (800ce40 <pbuf_copy+0x190>)
 800cce4:	f008 ff0c 	bl	8015b00 <iprintf>
 800cce8:	f06f 030f 	mvn.w	r3, #15
 800ccec:	e09f      	b.n	800ce2e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	895b      	ldrh	r3, [r3, #10]
 800ccf2:	461a      	mov	r2, r3
 800ccf4:	697b      	ldr	r3, [r7, #20]
 800ccf6:	1ad2      	subs	r2, r2, r3
 800ccf8:	683b      	ldr	r3, [r7, #0]
 800ccfa:	895b      	ldrh	r3, [r3, #10]
 800ccfc:	4619      	mov	r1, r3
 800ccfe:	693b      	ldr	r3, [r7, #16]
 800cd00:	1acb      	subs	r3, r1, r3
 800cd02:	429a      	cmp	r2, r3
 800cd04:	d306      	bcc.n	800cd14 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	895b      	ldrh	r3, [r3, #10]
 800cd0a:	461a      	mov	r2, r3
 800cd0c:	693b      	ldr	r3, [r7, #16]
 800cd0e:	1ad3      	subs	r3, r2, r3
 800cd10:	60fb      	str	r3, [r7, #12]
 800cd12:	e005      	b.n	800cd20 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	895b      	ldrh	r3, [r3, #10]
 800cd18:	461a      	mov	r2, r3
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	1ad3      	subs	r3, r2, r3
 800cd1e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800cd20:	687b      	ldr	r3, [r7, #4]
 800cd22:	685a      	ldr	r2, [r3, #4]
 800cd24:	697b      	ldr	r3, [r7, #20]
 800cd26:	18d0      	adds	r0, r2, r3
 800cd28:	683b      	ldr	r3, [r7, #0]
 800cd2a:	685a      	ldr	r2, [r3, #4]
 800cd2c:	693b      	ldr	r3, [r7, #16]
 800cd2e:	4413      	add	r3, r2
 800cd30:	68fa      	ldr	r2, [r7, #12]
 800cd32:	4619      	mov	r1, r3
 800cd34:	f009 f8b5 	bl	8015ea2 <memcpy>
    offset_to += len;
 800cd38:	697a      	ldr	r2, [r7, #20]
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	4413      	add	r3, r2
 800cd3e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800cd40:	693a      	ldr	r2, [r7, #16]
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	4413      	add	r3, r2
 800cd46:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	895b      	ldrh	r3, [r3, #10]
 800cd4c:	461a      	mov	r2, r3
 800cd4e:	697b      	ldr	r3, [r7, #20]
 800cd50:	4293      	cmp	r3, r2
 800cd52:	d906      	bls.n	800cd62 <pbuf_copy+0xb2>
 800cd54:	4b38      	ldr	r3, [pc, #224]	@ (800ce38 <pbuf_copy+0x188>)
 800cd56:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800cd5a:	493a      	ldr	r1, [pc, #232]	@ (800ce44 <pbuf_copy+0x194>)
 800cd5c:	4838      	ldr	r0, [pc, #224]	@ (800ce40 <pbuf_copy+0x190>)
 800cd5e:	f008 fecf 	bl	8015b00 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800cd62:	683b      	ldr	r3, [r7, #0]
 800cd64:	895b      	ldrh	r3, [r3, #10]
 800cd66:	461a      	mov	r2, r3
 800cd68:	693b      	ldr	r3, [r7, #16]
 800cd6a:	4293      	cmp	r3, r2
 800cd6c:	d906      	bls.n	800cd7c <pbuf_copy+0xcc>
 800cd6e:	4b32      	ldr	r3, [pc, #200]	@ (800ce38 <pbuf_copy+0x188>)
 800cd70:	f240 32da 	movw	r2, #986	@ 0x3da
 800cd74:	4934      	ldr	r1, [pc, #208]	@ (800ce48 <pbuf_copy+0x198>)
 800cd76:	4832      	ldr	r0, [pc, #200]	@ (800ce40 <pbuf_copy+0x190>)
 800cd78:	f008 fec2 	bl	8015b00 <iprintf>
    if (offset_from >= p_from->len) {
 800cd7c:	683b      	ldr	r3, [r7, #0]
 800cd7e:	895b      	ldrh	r3, [r3, #10]
 800cd80:	461a      	mov	r2, r3
 800cd82:	693b      	ldr	r3, [r7, #16]
 800cd84:	4293      	cmp	r3, r2
 800cd86:	d304      	bcc.n	800cd92 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	895b      	ldrh	r3, [r3, #10]
 800cd96:	461a      	mov	r2, r3
 800cd98:	697b      	ldr	r3, [r7, #20]
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	d114      	bne.n	800cdc8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800cd9e:	2300      	movs	r3, #0
 800cda0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	d10c      	bne.n	800cdc8 <pbuf_copy+0x118>
 800cdae:	683b      	ldr	r3, [r7, #0]
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d009      	beq.n	800cdc8 <pbuf_copy+0x118>
 800cdb4:	4b20      	ldr	r3, [pc, #128]	@ (800ce38 <pbuf_copy+0x188>)
 800cdb6:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800cdba:	4924      	ldr	r1, [pc, #144]	@ (800ce4c <pbuf_copy+0x19c>)
 800cdbc:	4820      	ldr	r0, [pc, #128]	@ (800ce40 <pbuf_copy+0x190>)
 800cdbe:	f008 fe9f 	bl	8015b00 <iprintf>
 800cdc2:	f06f 030f 	mvn.w	r3, #15
 800cdc6:	e032      	b.n	800ce2e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800cdc8:	683b      	ldr	r3, [r7, #0]
 800cdca:	2b00      	cmp	r3, #0
 800cdcc:	d013      	beq.n	800cdf6 <pbuf_copy+0x146>
 800cdce:	683b      	ldr	r3, [r7, #0]
 800cdd0:	895a      	ldrh	r2, [r3, #10]
 800cdd2:	683b      	ldr	r3, [r7, #0]
 800cdd4:	891b      	ldrh	r3, [r3, #8]
 800cdd6:	429a      	cmp	r2, r3
 800cdd8:	d10d      	bne.n	800cdf6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800cdda:	683b      	ldr	r3, [r7, #0]
 800cddc:	681b      	ldr	r3, [r3, #0]
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d009      	beq.n	800cdf6 <pbuf_copy+0x146>
 800cde2:	4b15      	ldr	r3, [pc, #84]	@ (800ce38 <pbuf_copy+0x188>)
 800cde4:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800cde8:	4919      	ldr	r1, [pc, #100]	@ (800ce50 <pbuf_copy+0x1a0>)
 800cdea:	4815      	ldr	r0, [pc, #84]	@ (800ce40 <pbuf_copy+0x190>)
 800cdec:	f008 fe88 	bl	8015b00 <iprintf>
 800cdf0:	f06f 0305 	mvn.w	r3, #5
 800cdf4:	e01b      	b.n	800ce2e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	2b00      	cmp	r3, #0
 800cdfa:	d013      	beq.n	800ce24 <pbuf_copy+0x174>
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	895a      	ldrh	r2, [r3, #10]
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	891b      	ldrh	r3, [r3, #8]
 800ce04:	429a      	cmp	r2, r3
 800ce06:	d10d      	bne.n	800ce24 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	d009      	beq.n	800ce24 <pbuf_copy+0x174>
 800ce10:	4b09      	ldr	r3, [pc, #36]	@ (800ce38 <pbuf_copy+0x188>)
 800ce12:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800ce16:	490e      	ldr	r1, [pc, #56]	@ (800ce50 <pbuf_copy+0x1a0>)
 800ce18:	4809      	ldr	r0, [pc, #36]	@ (800ce40 <pbuf_copy+0x190>)
 800ce1a:	f008 fe71 	bl	8015b00 <iprintf>
 800ce1e:	f06f 0305 	mvn.w	r3, #5
 800ce22:	e004      	b.n	800ce2e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800ce24:	683b      	ldr	r3, [r7, #0]
 800ce26:	2b00      	cmp	r3, #0
 800ce28:	f47f af61 	bne.w	800ccee <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800ce2c:	2300      	movs	r3, #0
}
 800ce2e:	4618      	mov	r0, r3
 800ce30:	3718      	adds	r7, #24
 800ce32:	46bd      	mov	sp, r7
 800ce34:	bd80      	pop	{r7, pc}
 800ce36:	bf00      	nop
 800ce38:	0801894c 	.word	0x0801894c
 800ce3c:	08018bf4 	.word	0x08018bf4
 800ce40:	080189ac 	.word	0x080189ac
 800ce44:	08018c24 	.word	0x08018c24
 800ce48:	08018c3c 	.word	0x08018c3c
 800ce4c:	08018c58 	.word	0x08018c58
 800ce50:	08018c68 	.word	0x08018c68

0800ce54 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b088      	sub	sp, #32
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	60f8      	str	r0, [r7, #12]
 800ce5c:	60b9      	str	r1, [r7, #8]
 800ce5e:	4611      	mov	r1, r2
 800ce60:	461a      	mov	r2, r3
 800ce62:	460b      	mov	r3, r1
 800ce64:	80fb      	strh	r3, [r7, #6]
 800ce66:	4613      	mov	r3, r2
 800ce68:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800ce6e:	2300      	movs	r3, #0
 800ce70:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2b00      	cmp	r3, #0
 800ce76:	d108      	bne.n	800ce8a <pbuf_copy_partial+0x36>
 800ce78:	4b2b      	ldr	r3, [pc, #172]	@ (800cf28 <pbuf_copy_partial+0xd4>)
 800ce7a:	f240 420a 	movw	r2, #1034	@ 0x40a
 800ce7e:	492b      	ldr	r1, [pc, #172]	@ (800cf2c <pbuf_copy_partial+0xd8>)
 800ce80:	482b      	ldr	r0, [pc, #172]	@ (800cf30 <pbuf_copy_partial+0xdc>)
 800ce82:	f008 fe3d 	bl	8015b00 <iprintf>
 800ce86:	2300      	movs	r3, #0
 800ce88:	e04a      	b.n	800cf20 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d108      	bne.n	800cea2 <pbuf_copy_partial+0x4e>
 800ce90:	4b25      	ldr	r3, [pc, #148]	@ (800cf28 <pbuf_copy_partial+0xd4>)
 800ce92:	f240 420b 	movw	r2, #1035	@ 0x40b
 800ce96:	4927      	ldr	r1, [pc, #156]	@ (800cf34 <pbuf_copy_partial+0xe0>)
 800ce98:	4825      	ldr	r0, [pc, #148]	@ (800cf30 <pbuf_copy_partial+0xdc>)
 800ce9a:	f008 fe31 	bl	8015b00 <iprintf>
 800ce9e:	2300      	movs	r3, #0
 800cea0:	e03e      	b.n	800cf20 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	61fb      	str	r3, [r7, #28]
 800cea6:	e034      	b.n	800cf12 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800cea8:	88bb      	ldrh	r3, [r7, #4]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d00a      	beq.n	800cec4 <pbuf_copy_partial+0x70>
 800ceae:	69fb      	ldr	r3, [r7, #28]
 800ceb0:	895b      	ldrh	r3, [r3, #10]
 800ceb2:	88ba      	ldrh	r2, [r7, #4]
 800ceb4:	429a      	cmp	r2, r3
 800ceb6:	d305      	bcc.n	800cec4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800ceb8:	69fb      	ldr	r3, [r7, #28]
 800ceba:	895b      	ldrh	r3, [r3, #10]
 800cebc:	88ba      	ldrh	r2, [r7, #4]
 800cebe:	1ad3      	subs	r3, r2, r3
 800cec0:	80bb      	strh	r3, [r7, #4]
 800cec2:	e023      	b.n	800cf0c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800cec4:	69fb      	ldr	r3, [r7, #28]
 800cec6:	895a      	ldrh	r2, [r3, #10]
 800cec8:	88bb      	ldrh	r3, [r7, #4]
 800ceca:	1ad3      	subs	r3, r2, r3
 800cecc:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800cece:	8b3a      	ldrh	r2, [r7, #24]
 800ced0:	88fb      	ldrh	r3, [r7, #6]
 800ced2:	429a      	cmp	r2, r3
 800ced4:	d901      	bls.n	800ceda <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800ced6:	88fb      	ldrh	r3, [r7, #6]
 800ced8:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800ceda:	8b7b      	ldrh	r3, [r7, #26]
 800cedc:	68ba      	ldr	r2, [r7, #8]
 800cede:	18d0      	adds	r0, r2, r3
 800cee0:	69fb      	ldr	r3, [r7, #28]
 800cee2:	685a      	ldr	r2, [r3, #4]
 800cee4:	88bb      	ldrh	r3, [r7, #4]
 800cee6:	4413      	add	r3, r2
 800cee8:	8b3a      	ldrh	r2, [r7, #24]
 800ceea:	4619      	mov	r1, r3
 800ceec:	f008 ffd9 	bl	8015ea2 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800cef0:	8afa      	ldrh	r2, [r7, #22]
 800cef2:	8b3b      	ldrh	r3, [r7, #24]
 800cef4:	4413      	add	r3, r2
 800cef6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800cef8:	8b7a      	ldrh	r2, [r7, #26]
 800cefa:	8b3b      	ldrh	r3, [r7, #24]
 800cefc:	4413      	add	r3, r2
 800cefe:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800cf00:	88fa      	ldrh	r2, [r7, #6]
 800cf02:	8b3b      	ldrh	r3, [r7, #24]
 800cf04:	1ad3      	subs	r3, r2, r3
 800cf06:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800cf08:	2300      	movs	r3, #0
 800cf0a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800cf0c:	69fb      	ldr	r3, [r7, #28]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	61fb      	str	r3, [r7, #28]
 800cf12:	88fb      	ldrh	r3, [r7, #6]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d002      	beq.n	800cf1e <pbuf_copy_partial+0xca>
 800cf18:	69fb      	ldr	r3, [r7, #28]
 800cf1a:	2b00      	cmp	r3, #0
 800cf1c:	d1c4      	bne.n	800cea8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800cf1e:	8afb      	ldrh	r3, [r7, #22]
}
 800cf20:	4618      	mov	r0, r3
 800cf22:	3720      	adds	r7, #32
 800cf24:	46bd      	mov	sp, r7
 800cf26:	bd80      	pop	{r7, pc}
 800cf28:	0801894c 	.word	0x0801894c
 800cf2c:	08018c94 	.word	0x08018c94
 800cf30:	080189ac 	.word	0x080189ac
 800cf34:	08018cb4 	.word	0x08018cb4

0800cf38 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800cf38:	b580      	push	{r7, lr}
 800cf3a:	b084      	sub	sp, #16
 800cf3c:	af00      	add	r7, sp, #0
 800cf3e:	4603      	mov	r3, r0
 800cf40:	603a      	str	r2, [r7, #0]
 800cf42:	71fb      	strb	r3, [r7, #7]
 800cf44:	460b      	mov	r3, r1
 800cf46:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	8919      	ldrh	r1, [r3, #8]
 800cf4c:	88ba      	ldrh	r2, [r7, #4]
 800cf4e:	79fb      	ldrb	r3, [r7, #7]
 800cf50:	4618      	mov	r0, r3
 800cf52:	f7ff fab1 	bl	800c4b8 <pbuf_alloc>
 800cf56:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800cf58:	68fb      	ldr	r3, [r7, #12]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d101      	bne.n	800cf62 <pbuf_clone+0x2a>
    return NULL;
 800cf5e:	2300      	movs	r3, #0
 800cf60:	e011      	b.n	800cf86 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800cf62:	6839      	ldr	r1, [r7, #0]
 800cf64:	68f8      	ldr	r0, [r7, #12]
 800cf66:	f7ff fea3 	bl	800ccb0 <pbuf_copy>
 800cf6a:	4603      	mov	r3, r0
 800cf6c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800cf6e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d006      	beq.n	800cf84 <pbuf_clone+0x4c>
 800cf76:	4b06      	ldr	r3, [pc, #24]	@ (800cf90 <pbuf_clone+0x58>)
 800cf78:	f240 5224 	movw	r2, #1316	@ 0x524
 800cf7c:	4905      	ldr	r1, [pc, #20]	@ (800cf94 <pbuf_clone+0x5c>)
 800cf7e:	4806      	ldr	r0, [pc, #24]	@ (800cf98 <pbuf_clone+0x60>)
 800cf80:	f008 fdbe 	bl	8015b00 <iprintf>
  return q;
 800cf84:	68fb      	ldr	r3, [r7, #12]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3710      	adds	r7, #16
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	0801894c 	.word	0x0801894c
 800cf94:	08018dc0 	.word	0x08018dc0
 800cf98:	080189ac 	.word	0x080189ac

0800cf9c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800cfa0:	f008 f858 	bl	8015054 <rand>
 800cfa4:	4603      	mov	r3, r0
 800cfa6:	b29b      	uxth	r3, r3
 800cfa8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800cfac:	b29b      	uxth	r3, r3
 800cfae:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800cfb2:	b29a      	uxth	r2, r3
 800cfb4:	4b01      	ldr	r3, [pc, #4]	@ (800cfbc <tcp_init+0x20>)
 800cfb6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800cfb8:	bf00      	nop
 800cfba:	bd80      	pop	{r7, pc}
 800cfbc:	2000030c 	.word	0x2000030c

0800cfc0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800cfc0:	b580      	push	{r7, lr}
 800cfc2:	b082      	sub	sp, #8
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	7d1b      	ldrb	r3, [r3, #20]
 800cfcc:	2b01      	cmp	r3, #1
 800cfce:	d105      	bne.n	800cfdc <tcp_free+0x1c>
 800cfd0:	4b06      	ldr	r3, [pc, #24]	@ (800cfec <tcp_free+0x2c>)
 800cfd2:	22d4      	movs	r2, #212	@ 0xd4
 800cfd4:	4906      	ldr	r1, [pc, #24]	@ (800cff0 <tcp_free+0x30>)
 800cfd6:	4807      	ldr	r0, [pc, #28]	@ (800cff4 <tcp_free+0x34>)
 800cfd8:	f008 fd92 	bl	8015b00 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800cfdc:	6879      	ldr	r1, [r7, #4]
 800cfde:	2001      	movs	r0, #1
 800cfe0:	f7fe fed8 	bl	800bd94 <memp_free>
}
 800cfe4:	bf00      	nop
 800cfe6:	3708      	adds	r7, #8
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}
 800cfec:	08018e4c 	.word	0x08018e4c
 800cff0:	08018e7c 	.word	0x08018e7c
 800cff4:	08018e90 	.word	0x08018e90

0800cff8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800cff8:	b580      	push	{r7, lr}
 800cffa:	b082      	sub	sp, #8
 800cffc:	af00      	add	r7, sp, #0
 800cffe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	7d1b      	ldrb	r3, [r3, #20]
 800d004:	2b01      	cmp	r3, #1
 800d006:	d105      	bne.n	800d014 <tcp_free_listen+0x1c>
 800d008:	4b06      	ldr	r3, [pc, #24]	@ (800d024 <tcp_free_listen+0x2c>)
 800d00a:	22df      	movs	r2, #223	@ 0xdf
 800d00c:	4906      	ldr	r1, [pc, #24]	@ (800d028 <tcp_free_listen+0x30>)
 800d00e:	4807      	ldr	r0, [pc, #28]	@ (800d02c <tcp_free_listen+0x34>)
 800d010:	f008 fd76 	bl	8015b00 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800d014:	6879      	ldr	r1, [r7, #4]
 800d016:	2002      	movs	r0, #2
 800d018:	f7fe febc 	bl	800bd94 <memp_free>
}
 800d01c:	bf00      	nop
 800d01e:	3708      	adds	r7, #8
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}
 800d024:	08018e4c 	.word	0x08018e4c
 800d028:	08018eb8 	.word	0x08018eb8
 800d02c:	08018e90 	.word	0x08018e90

0800d030 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800d030:	b580      	push	{r7, lr}
 800d032:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800d034:	f000 fea4 	bl	800dd80 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800d038:	4b07      	ldr	r3, [pc, #28]	@ (800d058 <tcp_tmr+0x28>)
 800d03a:	781b      	ldrb	r3, [r3, #0]
 800d03c:	3301      	adds	r3, #1
 800d03e:	b2da      	uxtb	r2, r3
 800d040:	4b05      	ldr	r3, [pc, #20]	@ (800d058 <tcp_tmr+0x28>)
 800d042:	701a      	strb	r2, [r3, #0]
 800d044:	4b04      	ldr	r3, [pc, #16]	@ (800d058 <tcp_tmr+0x28>)
 800d046:	781b      	ldrb	r3, [r3, #0]
 800d048:	f003 0301 	and.w	r3, r3, #1
 800d04c:	2b00      	cmp	r3, #0
 800d04e:	d001      	beq.n	800d054 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800d050:	f000 fb54 	bl	800d6fc <tcp_slowtmr>
  }
}
 800d054:	bf00      	nop
 800d056:	bd80      	pop	{r7, pc}
 800d058:	20008a55 	.word	0x20008a55

0800d05c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
 800d064:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800d066:	683b      	ldr	r3, [r7, #0]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d105      	bne.n	800d078 <tcp_remove_listener+0x1c>
 800d06c:	4b0d      	ldr	r3, [pc, #52]	@ (800d0a4 <tcp_remove_listener+0x48>)
 800d06e:	22ff      	movs	r2, #255	@ 0xff
 800d070:	490d      	ldr	r1, [pc, #52]	@ (800d0a8 <tcp_remove_listener+0x4c>)
 800d072:	480e      	ldr	r0, [pc, #56]	@ (800d0ac <tcp_remove_listener+0x50>)
 800d074:	f008 fd44 	bl	8015b00 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	60fb      	str	r3, [r7, #12]
 800d07c:	e00a      	b.n	800d094 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d082:	683a      	ldr	r2, [r7, #0]
 800d084:	429a      	cmp	r2, r3
 800d086:	d102      	bne.n	800d08e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800d088:	68fb      	ldr	r3, [r7, #12]
 800d08a:	2200      	movs	r2, #0
 800d08c:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	68db      	ldr	r3, [r3, #12]
 800d092:	60fb      	str	r3, [r7, #12]
 800d094:	68fb      	ldr	r3, [r7, #12]
 800d096:	2b00      	cmp	r3, #0
 800d098:	d1f1      	bne.n	800d07e <tcp_remove_listener+0x22>
    }
  }
}
 800d09a:	bf00      	nop
 800d09c:	bf00      	nop
 800d09e:	3710      	adds	r7, #16
 800d0a0:	46bd      	mov	sp, r7
 800d0a2:	bd80      	pop	{r7, pc}
 800d0a4:	08018e4c 	.word	0x08018e4c
 800d0a8:	08018ed4 	.word	0x08018ed4
 800d0ac:	08018e90 	.word	0x08018e90

0800d0b0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800d0b0:	b580      	push	{r7, lr}
 800d0b2:	b084      	sub	sp, #16
 800d0b4:	af00      	add	r7, sp, #0
 800d0b6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d106      	bne.n	800d0cc <tcp_listen_closed+0x1c>
 800d0be:	4b14      	ldr	r3, [pc, #80]	@ (800d110 <tcp_listen_closed+0x60>)
 800d0c0:	f240 1211 	movw	r2, #273	@ 0x111
 800d0c4:	4913      	ldr	r1, [pc, #76]	@ (800d114 <tcp_listen_closed+0x64>)
 800d0c6:	4814      	ldr	r0, [pc, #80]	@ (800d118 <tcp_listen_closed+0x68>)
 800d0c8:	f008 fd1a 	bl	8015b00 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800d0cc:	687b      	ldr	r3, [r7, #4]
 800d0ce:	7d1b      	ldrb	r3, [r3, #20]
 800d0d0:	2b01      	cmp	r3, #1
 800d0d2:	d006      	beq.n	800d0e2 <tcp_listen_closed+0x32>
 800d0d4:	4b0e      	ldr	r3, [pc, #56]	@ (800d110 <tcp_listen_closed+0x60>)
 800d0d6:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800d0da:	4910      	ldr	r1, [pc, #64]	@ (800d11c <tcp_listen_closed+0x6c>)
 800d0dc:	480e      	ldr	r0, [pc, #56]	@ (800d118 <tcp_listen_closed+0x68>)
 800d0de:	f008 fd0f 	bl	8015b00 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	60fb      	str	r3, [r7, #12]
 800d0e6:	e00b      	b.n	800d100 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800d0e8:	4a0d      	ldr	r2, [pc, #52]	@ (800d120 <tcp_listen_closed+0x70>)
 800d0ea:	68fb      	ldr	r3, [r7, #12]
 800d0ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d0f0:	681b      	ldr	r3, [r3, #0]
 800d0f2:	6879      	ldr	r1, [r7, #4]
 800d0f4:	4618      	mov	r0, r3
 800d0f6:	f7ff ffb1 	bl	800d05c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	3301      	adds	r3, #1
 800d0fe:	60fb      	str	r3, [r7, #12]
 800d100:	68fb      	ldr	r3, [r7, #12]
 800d102:	2b03      	cmp	r3, #3
 800d104:	d9f0      	bls.n	800d0e8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800d106:	bf00      	nop
 800d108:	bf00      	nop
 800d10a:	3710      	adds	r7, #16
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}
 800d110:	08018e4c 	.word	0x08018e4c
 800d114:	08018efc 	.word	0x08018efc
 800d118:	08018e90 	.word	0x08018e90
 800d11c:	08018f08 	.word	0x08018f08
 800d120:	0801ae74 	.word	0x0801ae74

0800d124 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800d124:	b5b0      	push	{r4, r5, r7, lr}
 800d126:	b088      	sub	sp, #32
 800d128:	af04      	add	r7, sp, #16
 800d12a:	6078      	str	r0, [r7, #4]
 800d12c:	460b      	mov	r3, r1
 800d12e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	2b00      	cmp	r3, #0
 800d134:	d106      	bne.n	800d144 <tcp_close_shutdown+0x20>
 800d136:	4b63      	ldr	r3, [pc, #396]	@ (800d2c4 <tcp_close_shutdown+0x1a0>)
 800d138:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800d13c:	4962      	ldr	r1, [pc, #392]	@ (800d2c8 <tcp_close_shutdown+0x1a4>)
 800d13e:	4863      	ldr	r0, [pc, #396]	@ (800d2cc <tcp_close_shutdown+0x1a8>)
 800d140:	f008 fcde 	bl	8015b00 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800d144:	78fb      	ldrb	r3, [r7, #3]
 800d146:	2b00      	cmp	r3, #0
 800d148:	d066      	beq.n	800d218 <tcp_close_shutdown+0xf4>
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	7d1b      	ldrb	r3, [r3, #20]
 800d14e:	2b04      	cmp	r3, #4
 800d150:	d003      	beq.n	800d15a <tcp_close_shutdown+0x36>
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	7d1b      	ldrb	r3, [r3, #20]
 800d156:	2b07      	cmp	r3, #7
 800d158:	d15e      	bne.n	800d218 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d104      	bne.n	800d16c <tcp_close_shutdown+0x48>
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d166:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d16a:	d055      	beq.n	800d218 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	8b5b      	ldrh	r3, [r3, #26]
 800d170:	f003 0310 	and.w	r3, r3, #16
 800d174:	2b00      	cmp	r3, #0
 800d176:	d106      	bne.n	800d186 <tcp_close_shutdown+0x62>
 800d178:	4b52      	ldr	r3, [pc, #328]	@ (800d2c4 <tcp_close_shutdown+0x1a0>)
 800d17a:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800d17e:	4954      	ldr	r1, [pc, #336]	@ (800d2d0 <tcp_close_shutdown+0x1ac>)
 800d180:	4852      	ldr	r0, [pc, #328]	@ (800d2cc <tcp_close_shutdown+0x1a8>)
 800d182:	f008 fcbd 	bl	8015b00 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d18a:	687b      	ldr	r3, [r7, #4]
 800d18c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d18e:	687d      	ldr	r5, [r7, #4]
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	3304      	adds	r3, #4
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	8ad2      	ldrh	r2, [r2, #22]
 800d198:	6879      	ldr	r1, [r7, #4]
 800d19a:	8b09      	ldrh	r1, [r1, #24]
 800d19c:	9102      	str	r1, [sp, #8]
 800d19e:	9201      	str	r2, [sp, #4]
 800d1a0:	9300      	str	r3, [sp, #0]
 800d1a2:	462b      	mov	r3, r5
 800d1a4:	4622      	mov	r2, r4
 800d1a6:	4601      	mov	r1, r0
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	f004 fe8d 	bl	8011ec8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800d1ae:	6878      	ldr	r0, [r7, #4]
 800d1b0:	f001 f8c8 	bl	800e344 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800d1b4:	4b47      	ldr	r3, [pc, #284]	@ (800d2d4 <tcp_close_shutdown+0x1b0>)
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	687a      	ldr	r2, [r7, #4]
 800d1ba:	429a      	cmp	r2, r3
 800d1bc:	d105      	bne.n	800d1ca <tcp_close_shutdown+0xa6>
 800d1be:	4b45      	ldr	r3, [pc, #276]	@ (800d2d4 <tcp_close_shutdown+0x1b0>)
 800d1c0:	681b      	ldr	r3, [r3, #0]
 800d1c2:	68db      	ldr	r3, [r3, #12]
 800d1c4:	4a43      	ldr	r2, [pc, #268]	@ (800d2d4 <tcp_close_shutdown+0x1b0>)
 800d1c6:	6013      	str	r3, [r2, #0]
 800d1c8:	e013      	b.n	800d1f2 <tcp_close_shutdown+0xce>
 800d1ca:	4b42      	ldr	r3, [pc, #264]	@ (800d2d4 <tcp_close_shutdown+0x1b0>)
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	60fb      	str	r3, [r7, #12]
 800d1d0:	e00c      	b.n	800d1ec <tcp_close_shutdown+0xc8>
 800d1d2:	68fb      	ldr	r3, [r7, #12]
 800d1d4:	68db      	ldr	r3, [r3, #12]
 800d1d6:	687a      	ldr	r2, [r7, #4]
 800d1d8:	429a      	cmp	r2, r3
 800d1da:	d104      	bne.n	800d1e6 <tcp_close_shutdown+0xc2>
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	68da      	ldr	r2, [r3, #12]
 800d1e0:	68fb      	ldr	r3, [r7, #12]
 800d1e2:	60da      	str	r2, [r3, #12]
 800d1e4:	e005      	b.n	800d1f2 <tcp_close_shutdown+0xce>
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	68db      	ldr	r3, [r3, #12]
 800d1ea:	60fb      	str	r3, [r7, #12]
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d1ef      	bne.n	800d1d2 <tcp_close_shutdown+0xae>
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	2200      	movs	r2, #0
 800d1f6:	60da      	str	r2, [r3, #12]
 800d1f8:	4b37      	ldr	r3, [pc, #220]	@ (800d2d8 <tcp_close_shutdown+0x1b4>)
 800d1fa:	2201      	movs	r2, #1
 800d1fc:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800d1fe:	4b37      	ldr	r3, [pc, #220]	@ (800d2dc <tcp_close_shutdown+0x1b8>)
 800d200:	681b      	ldr	r3, [r3, #0]
 800d202:	687a      	ldr	r2, [r7, #4]
 800d204:	429a      	cmp	r2, r3
 800d206:	d102      	bne.n	800d20e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800d208:	f003 fd5c 	bl	8010cc4 <tcp_trigger_input_pcb_close>
 800d20c:	e002      	b.n	800d214 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800d20e:	6878      	ldr	r0, [r7, #4]
 800d210:	f7ff fed6 	bl	800cfc0 <tcp_free>
      }
      return ERR_OK;
 800d214:	2300      	movs	r3, #0
 800d216:	e050      	b.n	800d2ba <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	7d1b      	ldrb	r3, [r3, #20]
 800d21c:	2b02      	cmp	r3, #2
 800d21e:	d03b      	beq.n	800d298 <tcp_close_shutdown+0x174>
 800d220:	2b02      	cmp	r3, #2
 800d222:	dc44      	bgt.n	800d2ae <tcp_close_shutdown+0x18a>
 800d224:	2b00      	cmp	r3, #0
 800d226:	d002      	beq.n	800d22e <tcp_close_shutdown+0x10a>
 800d228:	2b01      	cmp	r3, #1
 800d22a:	d02a      	beq.n	800d282 <tcp_close_shutdown+0x15e>
 800d22c:	e03f      	b.n	800d2ae <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	8adb      	ldrh	r3, [r3, #22]
 800d232:	2b00      	cmp	r3, #0
 800d234:	d021      	beq.n	800d27a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d236:	4b2a      	ldr	r3, [pc, #168]	@ (800d2e0 <tcp_close_shutdown+0x1bc>)
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	687a      	ldr	r2, [r7, #4]
 800d23c:	429a      	cmp	r2, r3
 800d23e:	d105      	bne.n	800d24c <tcp_close_shutdown+0x128>
 800d240:	4b27      	ldr	r3, [pc, #156]	@ (800d2e0 <tcp_close_shutdown+0x1bc>)
 800d242:	681b      	ldr	r3, [r3, #0]
 800d244:	68db      	ldr	r3, [r3, #12]
 800d246:	4a26      	ldr	r2, [pc, #152]	@ (800d2e0 <tcp_close_shutdown+0x1bc>)
 800d248:	6013      	str	r3, [r2, #0]
 800d24a:	e013      	b.n	800d274 <tcp_close_shutdown+0x150>
 800d24c:	4b24      	ldr	r3, [pc, #144]	@ (800d2e0 <tcp_close_shutdown+0x1bc>)
 800d24e:	681b      	ldr	r3, [r3, #0]
 800d250:	60bb      	str	r3, [r7, #8]
 800d252:	e00c      	b.n	800d26e <tcp_close_shutdown+0x14a>
 800d254:	68bb      	ldr	r3, [r7, #8]
 800d256:	68db      	ldr	r3, [r3, #12]
 800d258:	687a      	ldr	r2, [r7, #4]
 800d25a:	429a      	cmp	r2, r3
 800d25c:	d104      	bne.n	800d268 <tcp_close_shutdown+0x144>
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	68da      	ldr	r2, [r3, #12]
 800d262:	68bb      	ldr	r3, [r7, #8]
 800d264:	60da      	str	r2, [r3, #12]
 800d266:	e005      	b.n	800d274 <tcp_close_shutdown+0x150>
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	68db      	ldr	r3, [r3, #12]
 800d26c:	60bb      	str	r3, [r7, #8]
 800d26e:	68bb      	ldr	r3, [r7, #8]
 800d270:	2b00      	cmp	r3, #0
 800d272:	d1ef      	bne.n	800d254 <tcp_close_shutdown+0x130>
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2200      	movs	r2, #0
 800d278:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800d27a:	6878      	ldr	r0, [r7, #4]
 800d27c:	f7ff fea0 	bl	800cfc0 <tcp_free>
      break;
 800d280:	e01a      	b.n	800d2b8 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800d282:	6878      	ldr	r0, [r7, #4]
 800d284:	f7ff ff14 	bl	800d0b0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800d288:	6879      	ldr	r1, [r7, #4]
 800d28a:	4816      	ldr	r0, [pc, #88]	@ (800d2e4 <tcp_close_shutdown+0x1c0>)
 800d28c:	f001 f8aa 	bl	800e3e4 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800d290:	6878      	ldr	r0, [r7, #4]
 800d292:	f7ff feb1 	bl	800cff8 <tcp_free_listen>
      break;
 800d296:	e00f      	b.n	800d2b8 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d298:	6879      	ldr	r1, [r7, #4]
 800d29a:	480e      	ldr	r0, [pc, #56]	@ (800d2d4 <tcp_close_shutdown+0x1b0>)
 800d29c:	f001 f8a2 	bl	800e3e4 <tcp_pcb_remove>
 800d2a0:	4b0d      	ldr	r3, [pc, #52]	@ (800d2d8 <tcp_close_shutdown+0x1b4>)
 800d2a2:	2201      	movs	r2, #1
 800d2a4:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800d2a6:	6878      	ldr	r0, [r7, #4]
 800d2a8:	f7ff fe8a 	bl	800cfc0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800d2ac:	e004      	b.n	800d2b8 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800d2ae:	6878      	ldr	r0, [r7, #4]
 800d2b0:	f000 f81a 	bl	800d2e8 <tcp_close_shutdown_fin>
 800d2b4:	4603      	mov	r3, r0
 800d2b6:	e000      	b.n	800d2ba <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800d2b8:	2300      	movs	r3, #0
}
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	3710      	adds	r7, #16
 800d2be:	46bd      	mov	sp, r7
 800d2c0:	bdb0      	pop	{r4, r5, r7, pc}
 800d2c2:	bf00      	nop
 800d2c4:	08018e4c 	.word	0x08018e4c
 800d2c8:	08018f20 	.word	0x08018f20
 800d2cc:	08018e90 	.word	0x08018e90
 800d2d0:	08018f40 	.word	0x08018f40
 800d2d4:	20008a4c 	.word	0x20008a4c
 800d2d8:	20008a54 	.word	0x20008a54
 800d2dc:	20008a8c 	.word	0x20008a8c
 800d2e0:	20008a44 	.word	0x20008a44
 800d2e4:	20008a48 	.word	0x20008a48

0800d2e8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	b084      	sub	sp, #16
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d106      	bne.n	800d304 <tcp_close_shutdown_fin+0x1c>
 800d2f6:	4b2e      	ldr	r3, [pc, #184]	@ (800d3b0 <tcp_close_shutdown_fin+0xc8>)
 800d2f8:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800d2fc:	492d      	ldr	r1, [pc, #180]	@ (800d3b4 <tcp_close_shutdown_fin+0xcc>)
 800d2fe:	482e      	ldr	r0, [pc, #184]	@ (800d3b8 <tcp_close_shutdown_fin+0xd0>)
 800d300:	f008 fbfe 	bl	8015b00 <iprintf>

  switch (pcb->state) {
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	7d1b      	ldrb	r3, [r3, #20]
 800d308:	2b07      	cmp	r3, #7
 800d30a:	d020      	beq.n	800d34e <tcp_close_shutdown_fin+0x66>
 800d30c:	2b07      	cmp	r3, #7
 800d30e:	dc2b      	bgt.n	800d368 <tcp_close_shutdown_fin+0x80>
 800d310:	2b03      	cmp	r3, #3
 800d312:	d002      	beq.n	800d31a <tcp_close_shutdown_fin+0x32>
 800d314:	2b04      	cmp	r3, #4
 800d316:	d00d      	beq.n	800d334 <tcp_close_shutdown_fin+0x4c>
 800d318:	e026      	b.n	800d368 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800d31a:	6878      	ldr	r0, [r7, #4]
 800d31c:	f003 fee2 	bl	80110e4 <tcp_send_fin>
 800d320:	4603      	mov	r3, r0
 800d322:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d324:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d328:	2b00      	cmp	r3, #0
 800d32a:	d11f      	bne.n	800d36c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	2205      	movs	r2, #5
 800d330:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d332:	e01b      	b.n	800d36c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800d334:	6878      	ldr	r0, [r7, #4]
 800d336:	f003 fed5 	bl	80110e4 <tcp_send_fin>
 800d33a:	4603      	mov	r3, r0
 800d33c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d33e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d342:	2b00      	cmp	r3, #0
 800d344:	d114      	bne.n	800d370 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	2205      	movs	r2, #5
 800d34a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d34c:	e010      	b.n	800d370 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800d34e:	6878      	ldr	r0, [r7, #4]
 800d350:	f003 fec8 	bl	80110e4 <tcp_send_fin>
 800d354:	4603      	mov	r3, r0
 800d356:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800d358:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d109      	bne.n	800d374 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	2209      	movs	r2, #9
 800d364:	751a      	strb	r2, [r3, #20]
      }
      break;
 800d366:	e005      	b.n	800d374 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800d368:	2300      	movs	r3, #0
 800d36a:	e01c      	b.n	800d3a6 <tcp_close_shutdown_fin+0xbe>
      break;
 800d36c:	bf00      	nop
 800d36e:	e002      	b.n	800d376 <tcp_close_shutdown_fin+0x8e>
      break;
 800d370:	bf00      	nop
 800d372:	e000      	b.n	800d376 <tcp_close_shutdown_fin+0x8e>
      break;
 800d374:	bf00      	nop
  }

  if (err == ERR_OK) {
 800d376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d37a:	2b00      	cmp	r3, #0
 800d37c:	d103      	bne.n	800d386 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f003 ffee 	bl	8011360 <tcp_output>
 800d384:	e00d      	b.n	800d3a2 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800d386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d38a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d38e:	d108      	bne.n	800d3a2 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	8b5b      	ldrh	r3, [r3, #26]
 800d394:	f043 0308 	orr.w	r3, r3, #8
 800d398:	b29a      	uxth	r2, r3
 800d39a:	687b      	ldr	r3, [r7, #4]
 800d39c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	e001      	b.n	800d3a6 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800d3a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800d3a6:	4618      	mov	r0, r3
 800d3a8:	3710      	adds	r7, #16
 800d3aa:	46bd      	mov	sp, r7
 800d3ac:	bd80      	pop	{r7, pc}
 800d3ae:	bf00      	nop
 800d3b0:	08018e4c 	.word	0x08018e4c
 800d3b4:	08018efc 	.word	0x08018efc
 800d3b8:	08018e90 	.word	0x08018e90

0800d3bc <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800d3bc:	b580      	push	{r7, lr}
 800d3be:	b082      	sub	sp, #8
 800d3c0:	af00      	add	r7, sp, #0
 800d3c2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	2b00      	cmp	r3, #0
 800d3c8:	d109      	bne.n	800d3de <tcp_close+0x22>
 800d3ca:	4b0f      	ldr	r3, [pc, #60]	@ (800d408 <tcp_close+0x4c>)
 800d3cc:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800d3d0:	490e      	ldr	r1, [pc, #56]	@ (800d40c <tcp_close+0x50>)
 800d3d2:	480f      	ldr	r0, [pc, #60]	@ (800d410 <tcp_close+0x54>)
 800d3d4:	f008 fb94 	bl	8015b00 <iprintf>
 800d3d8:	f06f 030f 	mvn.w	r3, #15
 800d3dc:	e00f      	b.n	800d3fe <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	7d1b      	ldrb	r3, [r3, #20]
 800d3e2:	2b01      	cmp	r3, #1
 800d3e4:	d006      	beq.n	800d3f4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	8b5b      	ldrh	r3, [r3, #26]
 800d3ea:	f043 0310 	orr.w	r3, r3, #16
 800d3ee:	b29a      	uxth	r2, r3
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800d3f4:	2101      	movs	r1, #1
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f7ff fe94 	bl	800d124 <tcp_close_shutdown>
 800d3fc:	4603      	mov	r3, r0
}
 800d3fe:	4618      	mov	r0, r3
 800d400:	3708      	adds	r7, #8
 800d402:	46bd      	mov	sp, r7
 800d404:	bd80      	pop	{r7, pc}
 800d406:	bf00      	nop
 800d408:	08018e4c 	.word	0x08018e4c
 800d40c:	08018f5c 	.word	0x08018f5c
 800d410:	08018e90 	.word	0x08018e90

0800d414 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b08e      	sub	sp, #56	@ 0x38
 800d418:	af04      	add	r7, sp, #16
 800d41a:	6078      	str	r0, [r7, #4]
 800d41c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	2b00      	cmp	r3, #0
 800d422:	d107      	bne.n	800d434 <tcp_abandon+0x20>
 800d424:	4b52      	ldr	r3, [pc, #328]	@ (800d570 <tcp_abandon+0x15c>)
 800d426:	f240 223d 	movw	r2, #573	@ 0x23d
 800d42a:	4952      	ldr	r1, [pc, #328]	@ (800d574 <tcp_abandon+0x160>)
 800d42c:	4852      	ldr	r0, [pc, #328]	@ (800d578 <tcp_abandon+0x164>)
 800d42e:	f008 fb67 	bl	8015b00 <iprintf>
 800d432:	e099      	b.n	800d568 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	7d1b      	ldrb	r3, [r3, #20]
 800d438:	2b01      	cmp	r3, #1
 800d43a:	d106      	bne.n	800d44a <tcp_abandon+0x36>
 800d43c:	4b4c      	ldr	r3, [pc, #304]	@ (800d570 <tcp_abandon+0x15c>)
 800d43e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800d442:	494e      	ldr	r1, [pc, #312]	@ (800d57c <tcp_abandon+0x168>)
 800d444:	484c      	ldr	r0, [pc, #304]	@ (800d578 <tcp_abandon+0x164>)
 800d446:	f008 fb5b 	bl	8015b00 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	7d1b      	ldrb	r3, [r3, #20]
 800d44e:	2b0a      	cmp	r3, #10
 800d450:	d107      	bne.n	800d462 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800d452:	6879      	ldr	r1, [r7, #4]
 800d454:	484a      	ldr	r0, [pc, #296]	@ (800d580 <tcp_abandon+0x16c>)
 800d456:	f000 ffc5 	bl	800e3e4 <tcp_pcb_remove>
    tcp_free(pcb);
 800d45a:	6878      	ldr	r0, [r7, #4]
 800d45c:	f7ff fdb0 	bl	800cfc0 <tcp_free>
 800d460:	e082      	b.n	800d568 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800d462:	2300      	movs	r3, #0
 800d464:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800d466:	2300      	movs	r3, #0
 800d468:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d46e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d474:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800d476:	687b      	ldr	r3, [r7, #4]
 800d478:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d47c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800d47e:	687b      	ldr	r3, [r7, #4]
 800d480:	691b      	ldr	r3, [r3, #16]
 800d482:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	7d1b      	ldrb	r3, [r3, #20]
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d126      	bne.n	800d4da <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	8adb      	ldrh	r3, [r3, #22]
 800d490:	2b00      	cmp	r3, #0
 800d492:	d02e      	beq.n	800d4f2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d494:	4b3b      	ldr	r3, [pc, #236]	@ (800d584 <tcp_abandon+0x170>)
 800d496:	681b      	ldr	r3, [r3, #0]
 800d498:	687a      	ldr	r2, [r7, #4]
 800d49a:	429a      	cmp	r2, r3
 800d49c:	d105      	bne.n	800d4aa <tcp_abandon+0x96>
 800d49e:	4b39      	ldr	r3, [pc, #228]	@ (800d584 <tcp_abandon+0x170>)
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	68db      	ldr	r3, [r3, #12]
 800d4a4:	4a37      	ldr	r2, [pc, #220]	@ (800d584 <tcp_abandon+0x170>)
 800d4a6:	6013      	str	r3, [r2, #0]
 800d4a8:	e013      	b.n	800d4d2 <tcp_abandon+0xbe>
 800d4aa:	4b36      	ldr	r3, [pc, #216]	@ (800d584 <tcp_abandon+0x170>)
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	61fb      	str	r3, [r7, #28]
 800d4b0:	e00c      	b.n	800d4cc <tcp_abandon+0xb8>
 800d4b2:	69fb      	ldr	r3, [r7, #28]
 800d4b4:	68db      	ldr	r3, [r3, #12]
 800d4b6:	687a      	ldr	r2, [r7, #4]
 800d4b8:	429a      	cmp	r2, r3
 800d4ba:	d104      	bne.n	800d4c6 <tcp_abandon+0xb2>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	68da      	ldr	r2, [r3, #12]
 800d4c0:	69fb      	ldr	r3, [r7, #28]
 800d4c2:	60da      	str	r2, [r3, #12]
 800d4c4:	e005      	b.n	800d4d2 <tcp_abandon+0xbe>
 800d4c6:	69fb      	ldr	r3, [r7, #28]
 800d4c8:	68db      	ldr	r3, [r3, #12]
 800d4ca:	61fb      	str	r3, [r7, #28]
 800d4cc:	69fb      	ldr	r3, [r7, #28]
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d1ef      	bne.n	800d4b2 <tcp_abandon+0x9e>
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	2200      	movs	r2, #0
 800d4d6:	60da      	str	r2, [r3, #12]
 800d4d8:	e00b      	b.n	800d4f2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800d4da:	683b      	ldr	r3, [r7, #0]
 800d4dc:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800d4de:	687b      	ldr	r3, [r7, #4]
 800d4e0:	8adb      	ldrh	r3, [r3, #22]
 800d4e2:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d4e4:	6879      	ldr	r1, [r7, #4]
 800d4e6:	4828      	ldr	r0, [pc, #160]	@ (800d588 <tcp_abandon+0x174>)
 800d4e8:	f000 ff7c 	bl	800e3e4 <tcp_pcb_remove>
 800d4ec:	4b27      	ldr	r3, [pc, #156]	@ (800d58c <tcp_abandon+0x178>)
 800d4ee:	2201      	movs	r2, #1
 800d4f0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d004      	beq.n	800d504 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800d4fa:	687b      	ldr	r3, [r7, #4]
 800d4fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4fe:	4618      	mov	r0, r3
 800d500:	f000 fd1e 	bl	800df40 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d508:	2b00      	cmp	r3, #0
 800d50a:	d004      	beq.n	800d516 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800d50c:	687b      	ldr	r3, [r7, #4]
 800d50e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d510:	4618      	mov	r0, r3
 800d512:	f000 fd15 	bl	800df40 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d004      	beq.n	800d528 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d522:	4618      	mov	r0, r3
 800d524:	f000 fd0c 	bl	800df40 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800d528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d52a:	2b00      	cmp	r3, #0
 800d52c:	d00e      	beq.n	800d54c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800d52e:	6879      	ldr	r1, [r7, #4]
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	3304      	adds	r3, #4
 800d534:	687a      	ldr	r2, [r7, #4]
 800d536:	8b12      	ldrh	r2, [r2, #24]
 800d538:	9202      	str	r2, [sp, #8]
 800d53a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d53c:	9201      	str	r2, [sp, #4]
 800d53e:	9300      	str	r3, [sp, #0]
 800d540:	460b      	mov	r3, r1
 800d542:	697a      	ldr	r2, [r7, #20]
 800d544:	69b9      	ldr	r1, [r7, #24]
 800d546:	6878      	ldr	r0, [r7, #4]
 800d548:	f004 fcbe 	bl	8011ec8 <tcp_rst>
    }
    last_state = pcb->state;
 800d54c:	687b      	ldr	r3, [r7, #4]
 800d54e:	7d1b      	ldrb	r3, [r3, #20]
 800d550:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800d552:	6878      	ldr	r0, [r7, #4]
 800d554:	f7ff fd34 	bl	800cfc0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800d558:	693b      	ldr	r3, [r7, #16]
 800d55a:	2b00      	cmp	r3, #0
 800d55c:	d004      	beq.n	800d568 <tcp_abandon+0x154>
 800d55e:	693b      	ldr	r3, [r7, #16]
 800d560:	f06f 010c 	mvn.w	r1, #12
 800d564:	68f8      	ldr	r0, [r7, #12]
 800d566:	4798      	blx	r3
  }
}
 800d568:	3728      	adds	r7, #40	@ 0x28
 800d56a:	46bd      	mov	sp, r7
 800d56c:	bd80      	pop	{r7, pc}
 800d56e:	bf00      	nop
 800d570:	08018e4c 	.word	0x08018e4c
 800d574:	08018f90 	.word	0x08018f90
 800d578:	08018e90 	.word	0x08018e90
 800d57c:	08018fac 	.word	0x08018fac
 800d580:	20008a50 	.word	0x20008a50
 800d584:	20008a44 	.word	0x20008a44
 800d588:	20008a4c 	.word	0x20008a4c
 800d58c:	20008a54 	.word	0x20008a54

0800d590 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b082      	sub	sp, #8
 800d594:	af00      	add	r7, sp, #0
 800d596:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800d598:	2101      	movs	r1, #1
 800d59a:	6878      	ldr	r0, [r7, #4]
 800d59c:	f7ff ff3a 	bl	800d414 <tcp_abandon>
}
 800d5a0:	bf00      	nop
 800d5a2:	3708      	adds	r7, #8
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	bd80      	pop	{r7, pc}

0800d5a8 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800d5a8:	b580      	push	{r7, lr}
 800d5aa:	b084      	sub	sp, #16
 800d5ac:	af00      	add	r7, sp, #0
 800d5ae:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800d5b0:	687b      	ldr	r3, [r7, #4]
 800d5b2:	2b00      	cmp	r3, #0
 800d5b4:	d106      	bne.n	800d5c4 <tcp_update_rcv_ann_wnd+0x1c>
 800d5b6:	4b25      	ldr	r3, [pc, #148]	@ (800d64c <tcp_update_rcv_ann_wnd+0xa4>)
 800d5b8:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800d5bc:	4924      	ldr	r1, [pc, #144]	@ (800d650 <tcp_update_rcv_ann_wnd+0xa8>)
 800d5be:	4825      	ldr	r0, [pc, #148]	@ (800d654 <tcp_update_rcv_ann_wnd+0xac>)
 800d5c0:	f008 fa9e 	bl	8015b00 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d5c8:	687a      	ldr	r2, [r7, #4]
 800d5ca:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800d5cc:	4413      	add	r3, r2
 800d5ce:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5d4:	687a      	ldr	r2, [r7, #4]
 800d5d6:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800d5d8:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800d5dc:	bf28      	it	cs
 800d5de:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800d5e2:	b292      	uxth	r2, r2
 800d5e4:	4413      	add	r3, r2
 800d5e6:	68fa      	ldr	r2, [r7, #12]
 800d5e8:	1ad3      	subs	r3, r2, r3
 800d5ea:	2b00      	cmp	r3, #0
 800d5ec:	db08      	blt.n	800d600 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5fa:	68fa      	ldr	r2, [r7, #12]
 800d5fc:	1ad3      	subs	r3, r2, r3
 800d5fe:	e020      	b.n	800d642 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d608:	1ad3      	subs	r3, r2, r3
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	dd03      	ble.n	800d616 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	2200      	movs	r2, #0
 800d612:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d614:	e014      	b.n	800d640 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d61e:	1ad3      	subs	r3, r2, r3
 800d620:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d622:	68bb      	ldr	r3, [r7, #8]
 800d624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d628:	d306      	bcc.n	800d638 <tcp_update_rcv_ann_wnd+0x90>
 800d62a:	4b08      	ldr	r3, [pc, #32]	@ (800d64c <tcp_update_rcv_ann_wnd+0xa4>)
 800d62c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800d630:	4909      	ldr	r1, [pc, #36]	@ (800d658 <tcp_update_rcv_ann_wnd+0xb0>)
 800d632:	4808      	ldr	r0, [pc, #32]	@ (800d654 <tcp_update_rcv_ann_wnd+0xac>)
 800d634:	f008 fa64 	bl	8015b00 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800d638:	68bb      	ldr	r3, [r7, #8]
 800d63a:	b29a      	uxth	r2, r3
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800d640:	2300      	movs	r3, #0
  }
}
 800d642:	4618      	mov	r0, r3
 800d644:	3710      	adds	r7, #16
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}
 800d64a:	bf00      	nop
 800d64c:	08018e4c 	.word	0x08018e4c
 800d650:	080190a8 	.word	0x080190a8
 800d654:	08018e90 	.word	0x08018e90
 800d658:	080190cc 	.word	0x080190cc

0800d65c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800d65c:	b580      	push	{r7, lr}
 800d65e:	b084      	sub	sp, #16
 800d660:	af00      	add	r7, sp, #0
 800d662:	6078      	str	r0, [r7, #4]
 800d664:	460b      	mov	r3, r1
 800d666:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d107      	bne.n	800d67e <tcp_recved+0x22>
 800d66e:	4b1f      	ldr	r3, [pc, #124]	@ (800d6ec <tcp_recved+0x90>)
 800d670:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800d674:	491e      	ldr	r1, [pc, #120]	@ (800d6f0 <tcp_recved+0x94>)
 800d676:	481f      	ldr	r0, [pc, #124]	@ (800d6f4 <tcp_recved+0x98>)
 800d678:	f008 fa42 	bl	8015b00 <iprintf>
 800d67c:	e032      	b.n	800d6e4 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	7d1b      	ldrb	r3, [r3, #20]
 800d682:	2b01      	cmp	r3, #1
 800d684:	d106      	bne.n	800d694 <tcp_recved+0x38>
 800d686:	4b19      	ldr	r3, [pc, #100]	@ (800d6ec <tcp_recved+0x90>)
 800d688:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800d68c:	491a      	ldr	r1, [pc, #104]	@ (800d6f8 <tcp_recved+0x9c>)
 800d68e:	4819      	ldr	r0, [pc, #100]	@ (800d6f4 <tcp_recved+0x98>)
 800d690:	f008 fa36 	bl	8015b00 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d698:	887b      	ldrh	r3, [r7, #2]
 800d69a:	4413      	add	r3, r2
 800d69c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800d69e:	89fb      	ldrh	r3, [r7, #14]
 800d6a0:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d6a4:	d804      	bhi.n	800d6b0 <tcp_recved+0x54>
 800d6a6:	687b      	ldr	r3, [r7, #4]
 800d6a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d6aa:	89fa      	ldrh	r2, [r7, #14]
 800d6ac:	429a      	cmp	r2, r3
 800d6ae:	d204      	bcs.n	800d6ba <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800d6b6:	851a      	strh	r2, [r3, #40]	@ 0x28
 800d6b8:	e002      	b.n	800d6c0 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	89fa      	ldrh	r2, [r7, #14]
 800d6be:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d6c0:	6878      	ldr	r0, [r7, #4]
 800d6c2:	f7ff ff71 	bl	800d5a8 <tcp_update_rcv_ann_wnd>
 800d6c6:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800d6ce:	d309      	bcc.n	800d6e4 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	8b5b      	ldrh	r3, [r3, #26]
 800d6d4:	f043 0302 	orr.w	r3, r3, #2
 800d6d8:	b29a      	uxth	r2, r3
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f003 fe3e 	bl	8011360 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800d6e4:	3710      	adds	r7, #16
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}
 800d6ea:	bf00      	nop
 800d6ec:	08018e4c 	.word	0x08018e4c
 800d6f0:	080190e8 	.word	0x080190e8
 800d6f4:	08018e90 	.word	0x08018e90
 800d6f8:	08019100 	.word	0x08019100

0800d6fc <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800d6fc:	b5b0      	push	{r4, r5, r7, lr}
 800d6fe:	b090      	sub	sp, #64	@ 0x40
 800d700:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800d702:	2300      	movs	r3, #0
 800d704:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800d708:	4b95      	ldr	r3, [pc, #596]	@ (800d960 <tcp_slowtmr+0x264>)
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	3301      	adds	r3, #1
 800d70e:	4a94      	ldr	r2, [pc, #592]	@ (800d960 <tcp_slowtmr+0x264>)
 800d710:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800d712:	4b94      	ldr	r3, [pc, #592]	@ (800d964 <tcp_slowtmr+0x268>)
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	3301      	adds	r3, #1
 800d718:	b2da      	uxtb	r2, r3
 800d71a:	4b92      	ldr	r3, [pc, #584]	@ (800d964 <tcp_slowtmr+0x268>)
 800d71c:	701a      	strb	r2, [r3, #0]
 800d71e:	e000      	b.n	800d722 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800d720:	bf00      	nop
  prev = NULL;
 800d722:	2300      	movs	r3, #0
 800d724:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800d726:	4b90      	ldr	r3, [pc, #576]	@ (800d968 <tcp_slowtmr+0x26c>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d72c:	e29d      	b.n	800dc6a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d72e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d730:	7d1b      	ldrb	r3, [r3, #20]
 800d732:	2b00      	cmp	r3, #0
 800d734:	d106      	bne.n	800d744 <tcp_slowtmr+0x48>
 800d736:	4b8d      	ldr	r3, [pc, #564]	@ (800d96c <tcp_slowtmr+0x270>)
 800d738:	f240 42be 	movw	r2, #1214	@ 0x4be
 800d73c:	498c      	ldr	r1, [pc, #560]	@ (800d970 <tcp_slowtmr+0x274>)
 800d73e:	488d      	ldr	r0, [pc, #564]	@ (800d974 <tcp_slowtmr+0x278>)
 800d740:	f008 f9de 	bl	8015b00 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800d744:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d746:	7d1b      	ldrb	r3, [r3, #20]
 800d748:	2b01      	cmp	r3, #1
 800d74a:	d106      	bne.n	800d75a <tcp_slowtmr+0x5e>
 800d74c:	4b87      	ldr	r3, [pc, #540]	@ (800d96c <tcp_slowtmr+0x270>)
 800d74e:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800d752:	4989      	ldr	r1, [pc, #548]	@ (800d978 <tcp_slowtmr+0x27c>)
 800d754:	4887      	ldr	r0, [pc, #540]	@ (800d974 <tcp_slowtmr+0x278>)
 800d756:	f008 f9d3 	bl	8015b00 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800d75a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d75c:	7d1b      	ldrb	r3, [r3, #20]
 800d75e:	2b0a      	cmp	r3, #10
 800d760:	d106      	bne.n	800d770 <tcp_slowtmr+0x74>
 800d762:	4b82      	ldr	r3, [pc, #520]	@ (800d96c <tcp_slowtmr+0x270>)
 800d764:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800d768:	4984      	ldr	r1, [pc, #528]	@ (800d97c <tcp_slowtmr+0x280>)
 800d76a:	4882      	ldr	r0, [pc, #520]	@ (800d974 <tcp_slowtmr+0x278>)
 800d76c:	f008 f9c8 	bl	8015b00 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800d770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d772:	7f9a      	ldrb	r2, [r3, #30]
 800d774:	4b7b      	ldr	r3, [pc, #492]	@ (800d964 <tcp_slowtmr+0x268>)
 800d776:	781b      	ldrb	r3, [r3, #0]
 800d778:	429a      	cmp	r2, r3
 800d77a:	d105      	bne.n	800d788 <tcp_slowtmr+0x8c>
      prev = pcb;
 800d77c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d77e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d782:	68db      	ldr	r3, [r3, #12]
 800d784:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800d786:	e270      	b.n	800dc6a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800d788:	4b76      	ldr	r3, [pc, #472]	@ (800d964 <tcp_slowtmr+0x268>)
 800d78a:	781a      	ldrb	r2, [r3, #0]
 800d78c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d78e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800d790:	2300      	movs	r3, #0
 800d792:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800d796:	2300      	movs	r3, #0
 800d798:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d79c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d79e:	7d1b      	ldrb	r3, [r3, #20]
 800d7a0:	2b02      	cmp	r3, #2
 800d7a2:	d10a      	bne.n	800d7ba <tcp_slowtmr+0xbe>
 800d7a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7a6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d7aa:	2b05      	cmp	r3, #5
 800d7ac:	d905      	bls.n	800d7ba <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800d7ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7b2:	3301      	adds	r3, #1
 800d7b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d7b8:	e11e      	b.n	800d9f8 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800d7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7bc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d7c0:	2b0b      	cmp	r3, #11
 800d7c2:	d905      	bls.n	800d7d0 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800d7c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d7c8:	3301      	adds	r3, #1
 800d7ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d7ce:	e113      	b.n	800d9f8 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800d7d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7d2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d075      	beq.n	800d8c6 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800d7da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d7de:	2b00      	cmp	r3, #0
 800d7e0:	d006      	beq.n	800d7f0 <tcp_slowtmr+0xf4>
 800d7e2:	4b62      	ldr	r3, [pc, #392]	@ (800d96c <tcp_slowtmr+0x270>)
 800d7e4:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800d7e8:	4965      	ldr	r1, [pc, #404]	@ (800d980 <tcp_slowtmr+0x284>)
 800d7ea:	4862      	ldr	r0, [pc, #392]	@ (800d974 <tcp_slowtmr+0x278>)
 800d7ec:	f008 f988 	bl	8015b00 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800d7f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7f2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d7f4:	2b00      	cmp	r3, #0
 800d7f6:	d106      	bne.n	800d806 <tcp_slowtmr+0x10a>
 800d7f8:	4b5c      	ldr	r3, [pc, #368]	@ (800d96c <tcp_slowtmr+0x270>)
 800d7fa:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800d7fe:	4961      	ldr	r1, [pc, #388]	@ (800d984 <tcp_slowtmr+0x288>)
 800d800:	485c      	ldr	r0, [pc, #368]	@ (800d974 <tcp_slowtmr+0x278>)
 800d802:	f008 f97d 	bl	8015b00 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800d806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d808:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800d80c:	2b0b      	cmp	r3, #11
 800d80e:	d905      	bls.n	800d81c <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800d810:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d814:	3301      	adds	r3, #1
 800d816:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d81a:	e0ed      	b.n	800d9f8 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800d81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d81e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d822:	3b01      	subs	r3, #1
 800d824:	4a58      	ldr	r2, [pc, #352]	@ (800d988 <tcp_slowtmr+0x28c>)
 800d826:	5cd3      	ldrb	r3, [r2, r3]
 800d828:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800d82a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d82c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d830:	7c7a      	ldrb	r2, [r7, #17]
 800d832:	429a      	cmp	r2, r3
 800d834:	d907      	bls.n	800d846 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800d836:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d838:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d83c:	3301      	adds	r3, #1
 800d83e:	b2da      	uxtb	r2, r3
 800d840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d842:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800d846:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d848:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d84c:	7c7a      	ldrb	r2, [r7, #17]
 800d84e:	429a      	cmp	r2, r3
 800d850:	f200 80d2 	bhi.w	800d9f8 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800d854:	2301      	movs	r3, #1
 800d856:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800d858:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d85a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d85e:	2b00      	cmp	r3, #0
 800d860:	d108      	bne.n	800d874 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800d862:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d864:	f004 fc24 	bl	80120b0 <tcp_zero_window_probe>
 800d868:	4603      	mov	r3, r0
 800d86a:	2b00      	cmp	r3, #0
 800d86c:	d014      	beq.n	800d898 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800d86e:	2300      	movs	r3, #0
 800d870:	623b      	str	r3, [r7, #32]
 800d872:	e011      	b.n	800d898 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800d874:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d876:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d87a:	4619      	mov	r1, r3
 800d87c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d87e:	f003 fae9 	bl	8010e54 <tcp_split_unsent_seg>
 800d882:	4603      	mov	r3, r0
 800d884:	2b00      	cmp	r3, #0
 800d886:	d107      	bne.n	800d898 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800d888:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d88a:	f003 fd69 	bl	8011360 <tcp_output>
 800d88e:	4603      	mov	r3, r0
 800d890:	2b00      	cmp	r3, #0
 800d892:	d101      	bne.n	800d898 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800d894:	2300      	movs	r3, #0
 800d896:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800d898:	6a3b      	ldr	r3, [r7, #32]
 800d89a:	2b00      	cmp	r3, #0
 800d89c:	f000 80ac 	beq.w	800d9f8 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800d8a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800d8a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8aa:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d8ae:	2b06      	cmp	r3, #6
 800d8b0:	f200 80a2 	bhi.w	800d9f8 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800d8b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8b6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d8ba:	3301      	adds	r3, #1
 800d8bc:	b2da      	uxtb	r2, r3
 800d8be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800d8c4:	e098      	b.n	800d9f8 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800d8c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8c8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d8cc:	2b00      	cmp	r3, #0
 800d8ce:	db0f      	blt.n	800d8f0 <tcp_slowtmr+0x1f4>
 800d8d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8d2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d8d6:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d8da:	4293      	cmp	r3, r2
 800d8dc:	d008      	beq.n	800d8f0 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800d8de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8e0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d8e4:	b29b      	uxth	r3, r3
 800d8e6:	3301      	adds	r3, #1
 800d8e8:	b29b      	uxth	r3, r3
 800d8ea:	b21a      	sxth	r2, r3
 800d8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ee:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800d8f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800d8f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8f8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d8fc:	429a      	cmp	r2, r3
 800d8fe:	db7b      	blt.n	800d9f8 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800d900:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d902:	f004 f821 	bl	8011948 <tcp_rexmit_rto_prepare>
 800d906:	4603      	mov	r3, r0
 800d908:	2b00      	cmp	r3, #0
 800d90a:	d007      	beq.n	800d91c <tcp_slowtmr+0x220>
 800d90c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d90e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d910:	2b00      	cmp	r3, #0
 800d912:	d171      	bne.n	800d9f8 <tcp_slowtmr+0x2fc>
 800d914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d916:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d918:	2b00      	cmp	r3, #0
 800d91a:	d06d      	beq.n	800d9f8 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800d91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d91e:	7d1b      	ldrb	r3, [r3, #20]
 800d920:	2b02      	cmp	r3, #2
 800d922:	d03a      	beq.n	800d99a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800d924:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d926:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d92a:	2b0c      	cmp	r3, #12
 800d92c:	bf28      	it	cs
 800d92e:	230c      	movcs	r3, #12
 800d930:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800d932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d934:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800d938:	10db      	asrs	r3, r3, #3
 800d93a:	b21b      	sxth	r3, r3
 800d93c:	461a      	mov	r2, r3
 800d93e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d940:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800d944:	4413      	add	r3, r2
 800d946:	7efa      	ldrb	r2, [r7, #27]
 800d948:	4910      	ldr	r1, [pc, #64]	@ (800d98c <tcp_slowtmr+0x290>)
 800d94a:	5c8a      	ldrb	r2, [r1, r2]
 800d94c:	4093      	lsls	r3, r2
 800d94e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800d950:	697b      	ldr	r3, [r7, #20]
 800d952:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800d956:	4293      	cmp	r3, r2
 800d958:	dc1a      	bgt.n	800d990 <tcp_slowtmr+0x294>
 800d95a:	697b      	ldr	r3, [r7, #20]
 800d95c:	b21a      	sxth	r2, r3
 800d95e:	e019      	b.n	800d994 <tcp_slowtmr+0x298>
 800d960:	20008a40 	.word	0x20008a40
 800d964:	20008a56 	.word	0x20008a56
 800d968:	20008a4c 	.word	0x20008a4c
 800d96c:	08018e4c 	.word	0x08018e4c
 800d970:	08019190 	.word	0x08019190
 800d974:	08018e90 	.word	0x08018e90
 800d978:	080191bc 	.word	0x080191bc
 800d97c:	080191e8 	.word	0x080191e8
 800d980:	08019218 	.word	0x08019218
 800d984:	0801924c 	.word	0x0801924c
 800d988:	0801ae6c 	.word	0x0801ae6c
 800d98c:	0801ae5c 	.word	0x0801ae5c
 800d990:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d994:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d996:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800d99a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d99c:	2200      	movs	r2, #0
 800d99e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800d9a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9a2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800d9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9a8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d9ac:	4293      	cmp	r3, r2
 800d9ae:	bf28      	it	cs
 800d9b0:	4613      	movcs	r3, r2
 800d9b2:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800d9b4:	8a7b      	ldrh	r3, [r7, #18]
 800d9b6:	085b      	lsrs	r3, r3, #1
 800d9b8:	b29a      	uxth	r2, r3
 800d9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9bc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800d9c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9c2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800d9c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d9ca:	005b      	lsls	r3, r3, #1
 800d9cc:	b29b      	uxth	r3, r3
 800d9ce:	429a      	cmp	r2, r3
 800d9d0:	d206      	bcs.n	800d9e0 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800d9d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9d4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d9d6:	005b      	lsls	r3, r3, #1
 800d9d8:	b29a      	uxth	r2, r3
 800d9da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9dc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800d9e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9e2:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800d9e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9e6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800d9ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800d9f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d9f4:	f004 f818 	bl	8011a28 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800d9f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9fa:	7d1b      	ldrb	r3, [r3, #20]
 800d9fc:	2b06      	cmp	r3, #6
 800d9fe:	d111      	bne.n	800da24 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800da00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da02:	8b5b      	ldrh	r3, [r3, #26]
 800da04:	f003 0310 	and.w	r3, r3, #16
 800da08:	2b00      	cmp	r3, #0
 800da0a:	d00b      	beq.n	800da24 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800da0c:	4b9c      	ldr	r3, [pc, #624]	@ (800dc80 <tcp_slowtmr+0x584>)
 800da0e:	681a      	ldr	r2, [r3, #0]
 800da10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da12:	6a1b      	ldr	r3, [r3, #32]
 800da14:	1ad3      	subs	r3, r2, r3
 800da16:	2b28      	cmp	r3, #40	@ 0x28
 800da18:	d904      	bls.n	800da24 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800da1a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da1e:	3301      	adds	r3, #1
 800da20:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800da24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da26:	7a5b      	ldrb	r3, [r3, #9]
 800da28:	f003 0308 	and.w	r3, r3, #8
 800da2c:	2b00      	cmp	r3, #0
 800da2e:	d04a      	beq.n	800dac6 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800da30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da32:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800da34:	2b04      	cmp	r3, #4
 800da36:	d003      	beq.n	800da40 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800da38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da3a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800da3c:	2b07      	cmp	r3, #7
 800da3e:	d142      	bne.n	800dac6 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800da40:	4b8f      	ldr	r3, [pc, #572]	@ (800dc80 <tcp_slowtmr+0x584>)
 800da42:	681a      	ldr	r2, [r3, #0]
 800da44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da46:	6a1b      	ldr	r3, [r3, #32]
 800da48:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800da4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da4c:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800da50:	4b8c      	ldr	r3, [pc, #560]	@ (800dc84 <tcp_slowtmr+0x588>)
 800da52:	440b      	add	r3, r1
 800da54:	498c      	ldr	r1, [pc, #560]	@ (800dc88 <tcp_slowtmr+0x58c>)
 800da56:	fba1 1303 	umull	r1, r3, r1, r3
 800da5a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800da5c:	429a      	cmp	r2, r3
 800da5e:	d90a      	bls.n	800da76 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800da60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800da64:	3301      	adds	r3, #1
 800da66:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800da6a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800da6e:	3301      	adds	r3, #1
 800da70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800da74:	e027      	b.n	800dac6 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800da76:	4b82      	ldr	r3, [pc, #520]	@ (800dc80 <tcp_slowtmr+0x584>)
 800da78:	681a      	ldr	r2, [r3, #0]
 800da7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da7c:	6a1b      	ldr	r3, [r3, #32]
 800da7e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800da80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da82:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800da86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da88:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800da8c:	4618      	mov	r0, r3
 800da8e:	4b7f      	ldr	r3, [pc, #508]	@ (800dc8c <tcp_slowtmr+0x590>)
 800da90:	fb00 f303 	mul.w	r3, r0, r3
 800da94:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800da96:	497c      	ldr	r1, [pc, #496]	@ (800dc88 <tcp_slowtmr+0x58c>)
 800da98:	fba1 1303 	umull	r1, r3, r1, r3
 800da9c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800da9e:	429a      	cmp	r2, r3
 800daa0:	d911      	bls.n	800dac6 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800daa2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800daa4:	f004 fac4 	bl	8012030 <tcp_keepalive>
 800daa8:	4603      	mov	r3, r0
 800daaa:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800daae:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800dab2:	2b00      	cmp	r3, #0
 800dab4:	d107      	bne.n	800dac6 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800dab6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dab8:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800dabc:	3301      	adds	r3, #1
 800dabe:	b2da      	uxtb	r2, r3
 800dac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dac2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800dac6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dac8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d011      	beq.n	800daf2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800dace:	4b6c      	ldr	r3, [pc, #432]	@ (800dc80 <tcp_slowtmr+0x584>)
 800dad0:	681a      	ldr	r2, [r3, #0]
 800dad2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dad4:	6a1b      	ldr	r3, [r3, #32]
 800dad6:	1ad2      	subs	r2, r2, r3
 800dad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dada:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800dade:	4619      	mov	r1, r3
 800dae0:	460b      	mov	r3, r1
 800dae2:	005b      	lsls	r3, r3, #1
 800dae4:	440b      	add	r3, r1
 800dae6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800dae8:	429a      	cmp	r2, r3
 800daea:	d302      	bcc.n	800daf2 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800daec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800daee:	f000 fddd 	bl	800e6ac <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800daf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800daf4:	7d1b      	ldrb	r3, [r3, #20]
 800daf6:	2b03      	cmp	r3, #3
 800daf8:	d10b      	bne.n	800db12 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800dafa:	4b61      	ldr	r3, [pc, #388]	@ (800dc80 <tcp_slowtmr+0x584>)
 800dafc:	681a      	ldr	r2, [r3, #0]
 800dafe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db00:	6a1b      	ldr	r3, [r3, #32]
 800db02:	1ad3      	subs	r3, r2, r3
 800db04:	2b28      	cmp	r3, #40	@ 0x28
 800db06:	d904      	bls.n	800db12 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800db08:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db0c:	3301      	adds	r3, #1
 800db0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800db12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db14:	7d1b      	ldrb	r3, [r3, #20]
 800db16:	2b09      	cmp	r3, #9
 800db18:	d10b      	bne.n	800db32 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800db1a:	4b59      	ldr	r3, [pc, #356]	@ (800dc80 <tcp_slowtmr+0x584>)
 800db1c:	681a      	ldr	r2, [r3, #0]
 800db1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db20:	6a1b      	ldr	r3, [r3, #32]
 800db22:	1ad3      	subs	r3, r2, r3
 800db24:	2bf0      	cmp	r3, #240	@ 0xf0
 800db26:	d904      	bls.n	800db32 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800db28:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db2c:	3301      	adds	r3, #1
 800db2e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800db32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800db36:	2b00      	cmp	r3, #0
 800db38:	d060      	beq.n	800dbfc <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800db3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db40:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800db42:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800db44:	f000 fbfe 	bl	800e344 <tcp_pcb_purge>
      if (prev != NULL) {
 800db48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d010      	beq.n	800db70 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800db4e:	4b50      	ldr	r3, [pc, #320]	@ (800dc90 <tcp_slowtmr+0x594>)
 800db50:	681b      	ldr	r3, [r3, #0]
 800db52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db54:	429a      	cmp	r2, r3
 800db56:	d106      	bne.n	800db66 <tcp_slowtmr+0x46a>
 800db58:	4b4e      	ldr	r3, [pc, #312]	@ (800dc94 <tcp_slowtmr+0x598>)
 800db5a:	f240 526d 	movw	r2, #1389	@ 0x56d
 800db5e:	494e      	ldr	r1, [pc, #312]	@ (800dc98 <tcp_slowtmr+0x59c>)
 800db60:	484e      	ldr	r0, [pc, #312]	@ (800dc9c <tcp_slowtmr+0x5a0>)
 800db62:	f007 ffcd 	bl	8015b00 <iprintf>
        prev->next = pcb->next;
 800db66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db68:	68da      	ldr	r2, [r3, #12]
 800db6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db6c:	60da      	str	r2, [r3, #12]
 800db6e:	e00f      	b.n	800db90 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800db70:	4b47      	ldr	r3, [pc, #284]	@ (800dc90 <tcp_slowtmr+0x594>)
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800db76:	429a      	cmp	r2, r3
 800db78:	d006      	beq.n	800db88 <tcp_slowtmr+0x48c>
 800db7a:	4b46      	ldr	r3, [pc, #280]	@ (800dc94 <tcp_slowtmr+0x598>)
 800db7c:	f240 5271 	movw	r2, #1393	@ 0x571
 800db80:	4947      	ldr	r1, [pc, #284]	@ (800dca0 <tcp_slowtmr+0x5a4>)
 800db82:	4846      	ldr	r0, [pc, #280]	@ (800dc9c <tcp_slowtmr+0x5a0>)
 800db84:	f007 ffbc 	bl	8015b00 <iprintf>
        tcp_active_pcbs = pcb->next;
 800db88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db8a:	68db      	ldr	r3, [r3, #12]
 800db8c:	4a40      	ldr	r2, [pc, #256]	@ (800dc90 <tcp_slowtmr+0x594>)
 800db8e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800db90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800db94:	2b00      	cmp	r3, #0
 800db96:	d013      	beq.n	800dbc0 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800db98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db9a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800db9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db9e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800dba0:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800dba2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dba4:	3304      	adds	r3, #4
 800dba6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dba8:	8ad2      	ldrh	r2, [r2, #22]
 800dbaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800dbac:	8b09      	ldrh	r1, [r1, #24]
 800dbae:	9102      	str	r1, [sp, #8]
 800dbb0:	9201      	str	r2, [sp, #4]
 800dbb2:	9300      	str	r3, [sp, #0]
 800dbb4:	462b      	mov	r3, r5
 800dbb6:	4622      	mov	r2, r4
 800dbb8:	4601      	mov	r1, r0
 800dbba:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dbbc:	f004 f984 	bl	8011ec8 <tcp_rst>
      err_arg = pcb->callback_arg;
 800dbc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbc2:	691b      	ldr	r3, [r3, #16]
 800dbc4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800dbc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbc8:	7d1b      	ldrb	r3, [r3, #20]
 800dbca:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800dbcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbce:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800dbd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbd2:	68db      	ldr	r3, [r3, #12]
 800dbd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800dbd6:	6838      	ldr	r0, [r7, #0]
 800dbd8:	f7ff f9f2 	bl	800cfc0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800dbdc:	4b31      	ldr	r3, [pc, #196]	@ (800dca4 <tcp_slowtmr+0x5a8>)
 800dbde:	2200      	movs	r2, #0
 800dbe0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800dbe2:	68fb      	ldr	r3, [r7, #12]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d004      	beq.n	800dbf2 <tcp_slowtmr+0x4f6>
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	f06f 010c 	mvn.w	r1, #12
 800dbee:	68b8      	ldr	r0, [r7, #8]
 800dbf0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800dbf2:	4b2c      	ldr	r3, [pc, #176]	@ (800dca4 <tcp_slowtmr+0x5a8>)
 800dbf4:	781b      	ldrb	r3, [r3, #0]
 800dbf6:	2b00      	cmp	r3, #0
 800dbf8:	d037      	beq.n	800dc6a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800dbfa:	e592      	b.n	800d722 <tcp_slowtmr+0x26>
      prev = pcb;
 800dbfc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbfe:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800dc00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc02:	68db      	ldr	r3, [r3, #12]
 800dc04:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800dc06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc08:	7f1b      	ldrb	r3, [r3, #28]
 800dc0a:	3301      	adds	r3, #1
 800dc0c:	b2da      	uxtb	r2, r3
 800dc0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc10:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800dc12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc14:	7f1a      	ldrb	r2, [r3, #28]
 800dc16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc18:	7f5b      	ldrb	r3, [r3, #29]
 800dc1a:	429a      	cmp	r2, r3
 800dc1c:	d325      	bcc.n	800dc6a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800dc1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc20:	2200      	movs	r2, #0
 800dc22:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800dc24:	4b1f      	ldr	r3, [pc, #124]	@ (800dca4 <tcp_slowtmr+0x5a8>)
 800dc26:	2200      	movs	r2, #0
 800dc28:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800dc2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc30:	2b00      	cmp	r3, #0
 800dc32:	d00b      	beq.n	800dc4c <tcp_slowtmr+0x550>
 800dc34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc36:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dc3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc3c:	6912      	ldr	r2, [r2, #16]
 800dc3e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc40:	4610      	mov	r0, r2
 800dc42:	4798      	blx	r3
 800dc44:	4603      	mov	r3, r0
 800dc46:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800dc4a:	e002      	b.n	800dc52 <tcp_slowtmr+0x556>
 800dc4c:	2300      	movs	r3, #0
 800dc4e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800dc52:	4b14      	ldr	r3, [pc, #80]	@ (800dca4 <tcp_slowtmr+0x5a8>)
 800dc54:	781b      	ldrb	r3, [r3, #0]
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	f47f ad62 	bne.w	800d720 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800dc5c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800dc60:	2b00      	cmp	r3, #0
 800dc62:	d102      	bne.n	800dc6a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800dc64:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800dc66:	f003 fb7b 	bl	8011360 <tcp_output>
  while (pcb != NULL) {
 800dc6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	f47f ad5e 	bne.w	800d72e <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800dc72:	2300      	movs	r3, #0
 800dc74:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800dc76:	4b0c      	ldr	r3, [pc, #48]	@ (800dca8 <tcp_slowtmr+0x5ac>)
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800dc7c:	e069      	b.n	800dd52 <tcp_slowtmr+0x656>
 800dc7e:	bf00      	nop
 800dc80:	20008a40 	.word	0x20008a40
 800dc84:	000a4cb8 	.word	0x000a4cb8
 800dc88:	10624dd3 	.word	0x10624dd3
 800dc8c:	000124f8 	.word	0x000124f8
 800dc90:	20008a4c 	.word	0x20008a4c
 800dc94:	08018e4c 	.word	0x08018e4c
 800dc98:	08019284 	.word	0x08019284
 800dc9c:	08018e90 	.word	0x08018e90
 800dca0:	080192b0 	.word	0x080192b0
 800dca4:	20008a54 	.word	0x20008a54
 800dca8:	20008a50 	.word	0x20008a50
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800dcac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcae:	7d1b      	ldrb	r3, [r3, #20]
 800dcb0:	2b0a      	cmp	r3, #10
 800dcb2:	d006      	beq.n	800dcc2 <tcp_slowtmr+0x5c6>
 800dcb4:	4b2b      	ldr	r3, [pc, #172]	@ (800dd64 <tcp_slowtmr+0x668>)
 800dcb6:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800dcba:	492b      	ldr	r1, [pc, #172]	@ (800dd68 <tcp_slowtmr+0x66c>)
 800dcbc:	482b      	ldr	r0, [pc, #172]	@ (800dd6c <tcp_slowtmr+0x670>)
 800dcbe:	f007 ff1f 	bl	8015b00 <iprintf>
    pcb_remove = 0;
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800dcc8:	4b29      	ldr	r3, [pc, #164]	@ (800dd70 <tcp_slowtmr+0x674>)
 800dcca:	681a      	ldr	r2, [r3, #0]
 800dccc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dcce:	6a1b      	ldr	r3, [r3, #32]
 800dcd0:	1ad3      	subs	r3, r2, r3
 800dcd2:	2bf0      	cmp	r3, #240	@ 0xf0
 800dcd4:	d904      	bls.n	800dce0 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800dcd6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dcda:	3301      	adds	r3, #1
 800dcdc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800dce0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d02f      	beq.n	800dd48 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800dce8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800dcea:	f000 fb2b 	bl	800e344 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800dcee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d010      	beq.n	800dd16 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800dcf4:	4b1f      	ldr	r3, [pc, #124]	@ (800dd74 <tcp_slowtmr+0x678>)
 800dcf6:	681b      	ldr	r3, [r3, #0]
 800dcf8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dcfa:	429a      	cmp	r2, r3
 800dcfc:	d106      	bne.n	800dd0c <tcp_slowtmr+0x610>
 800dcfe:	4b19      	ldr	r3, [pc, #100]	@ (800dd64 <tcp_slowtmr+0x668>)
 800dd00:	f240 52af 	movw	r2, #1455	@ 0x5af
 800dd04:	491c      	ldr	r1, [pc, #112]	@ (800dd78 <tcp_slowtmr+0x67c>)
 800dd06:	4819      	ldr	r0, [pc, #100]	@ (800dd6c <tcp_slowtmr+0x670>)
 800dd08:	f007 fefa 	bl	8015b00 <iprintf>
        prev->next = pcb->next;
 800dd0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd0e:	68da      	ldr	r2, [r3, #12]
 800dd10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dd12:	60da      	str	r2, [r3, #12]
 800dd14:	e00f      	b.n	800dd36 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800dd16:	4b17      	ldr	r3, [pc, #92]	@ (800dd74 <tcp_slowtmr+0x678>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd1c:	429a      	cmp	r2, r3
 800dd1e:	d006      	beq.n	800dd2e <tcp_slowtmr+0x632>
 800dd20:	4b10      	ldr	r3, [pc, #64]	@ (800dd64 <tcp_slowtmr+0x668>)
 800dd22:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800dd26:	4915      	ldr	r1, [pc, #84]	@ (800dd7c <tcp_slowtmr+0x680>)
 800dd28:	4810      	ldr	r0, [pc, #64]	@ (800dd6c <tcp_slowtmr+0x670>)
 800dd2a:	f007 fee9 	bl	8015b00 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800dd2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd30:	68db      	ldr	r3, [r3, #12]
 800dd32:	4a10      	ldr	r2, [pc, #64]	@ (800dd74 <tcp_slowtmr+0x678>)
 800dd34:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800dd36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd38:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800dd3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd3c:	68db      	ldr	r3, [r3, #12]
 800dd3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800dd40:	69f8      	ldr	r0, [r7, #28]
 800dd42:	f7ff f93d 	bl	800cfc0 <tcp_free>
 800dd46:	e004      	b.n	800dd52 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800dd48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd4a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800dd4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd4e:	68db      	ldr	r3, [r3, #12]
 800dd50:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800dd52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	d1a9      	bne.n	800dcac <tcp_slowtmr+0x5b0>
    }
  }
}
 800dd58:	bf00      	nop
 800dd5a:	bf00      	nop
 800dd5c:	3730      	adds	r7, #48	@ 0x30
 800dd5e:	46bd      	mov	sp, r7
 800dd60:	bdb0      	pop	{r4, r5, r7, pc}
 800dd62:	bf00      	nop
 800dd64:	08018e4c 	.word	0x08018e4c
 800dd68:	080192dc 	.word	0x080192dc
 800dd6c:	08018e90 	.word	0x08018e90
 800dd70:	20008a40 	.word	0x20008a40
 800dd74:	20008a50 	.word	0x20008a50
 800dd78:	0801930c 	.word	0x0801930c
 800dd7c:	08019334 	.word	0x08019334

0800dd80 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800dd80:	b580      	push	{r7, lr}
 800dd82:	b082      	sub	sp, #8
 800dd84:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800dd86:	4b2d      	ldr	r3, [pc, #180]	@ (800de3c <tcp_fasttmr+0xbc>)
 800dd88:	781b      	ldrb	r3, [r3, #0]
 800dd8a:	3301      	adds	r3, #1
 800dd8c:	b2da      	uxtb	r2, r3
 800dd8e:	4b2b      	ldr	r3, [pc, #172]	@ (800de3c <tcp_fasttmr+0xbc>)
 800dd90:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800dd92:	4b2b      	ldr	r3, [pc, #172]	@ (800de40 <tcp_fasttmr+0xc0>)
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800dd98:	e048      	b.n	800de2c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	7f9a      	ldrb	r2, [r3, #30]
 800dd9e:	4b27      	ldr	r3, [pc, #156]	@ (800de3c <tcp_fasttmr+0xbc>)
 800dda0:	781b      	ldrb	r3, [r3, #0]
 800dda2:	429a      	cmp	r2, r3
 800dda4:	d03f      	beq.n	800de26 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800dda6:	4b25      	ldr	r3, [pc, #148]	@ (800de3c <tcp_fasttmr+0xbc>)
 800dda8:	781a      	ldrb	r2, [r3, #0]
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	8b5b      	ldrh	r3, [r3, #26]
 800ddb2:	f003 0301 	and.w	r3, r3, #1
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d010      	beq.n	800dddc <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	8b5b      	ldrh	r3, [r3, #26]
 800ddbe:	f043 0302 	orr.w	r3, r3, #2
 800ddc2:	b29a      	uxth	r2, r3
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800ddc8:	6878      	ldr	r0, [r7, #4]
 800ddca:	f003 fac9 	bl	8011360 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	8b5b      	ldrh	r3, [r3, #26]
 800ddd2:	f023 0303 	bic.w	r3, r3, #3
 800ddd6:	b29a      	uxth	r2, r3
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	8b5b      	ldrh	r3, [r3, #26]
 800dde0:	f003 0308 	and.w	r3, r3, #8
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d009      	beq.n	800ddfc <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800dde8:	687b      	ldr	r3, [r7, #4]
 800ddea:	8b5b      	ldrh	r3, [r3, #26]
 800ddec:	f023 0308 	bic.w	r3, r3, #8
 800ddf0:	b29a      	uxth	r2, r3
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800ddf6:	6878      	ldr	r0, [r7, #4]
 800ddf8:	f7ff fa76 	bl	800d2e8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	68db      	ldr	r3, [r3, #12]
 800de00:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800de06:	2b00      	cmp	r3, #0
 800de08:	d00a      	beq.n	800de20 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800de0a:	4b0e      	ldr	r3, [pc, #56]	@ (800de44 <tcp_fasttmr+0xc4>)
 800de0c:	2200      	movs	r2, #0
 800de0e:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800de10:	6878      	ldr	r0, [r7, #4]
 800de12:	f000 f819 	bl	800de48 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800de16:	4b0b      	ldr	r3, [pc, #44]	@ (800de44 <tcp_fasttmr+0xc4>)
 800de18:	781b      	ldrb	r3, [r3, #0]
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d000      	beq.n	800de20 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800de1e:	e7b8      	b.n	800dd92 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	607b      	str	r3, [r7, #4]
 800de24:	e002      	b.n	800de2c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	68db      	ldr	r3, [r3, #12]
 800de2a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	2b00      	cmp	r3, #0
 800de30:	d1b3      	bne.n	800dd9a <tcp_fasttmr+0x1a>
    }
  }
}
 800de32:	bf00      	nop
 800de34:	bf00      	nop
 800de36:	3708      	adds	r7, #8
 800de38:	46bd      	mov	sp, r7
 800de3a:	bd80      	pop	{r7, pc}
 800de3c:	20008a56 	.word	0x20008a56
 800de40:	20008a4c 	.word	0x20008a4c
 800de44:	20008a54 	.word	0x20008a54

0800de48 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800de48:	b590      	push	{r4, r7, lr}
 800de4a:	b085      	sub	sp, #20
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	2b00      	cmp	r3, #0
 800de54:	d109      	bne.n	800de6a <tcp_process_refused_data+0x22>
 800de56:	4b37      	ldr	r3, [pc, #220]	@ (800df34 <tcp_process_refused_data+0xec>)
 800de58:	f240 6209 	movw	r2, #1545	@ 0x609
 800de5c:	4936      	ldr	r1, [pc, #216]	@ (800df38 <tcp_process_refused_data+0xf0>)
 800de5e:	4837      	ldr	r0, [pc, #220]	@ (800df3c <tcp_process_refused_data+0xf4>)
 800de60:	f007 fe4e 	bl	8015b00 <iprintf>
 800de64:	f06f 030f 	mvn.w	r3, #15
 800de68:	e060      	b.n	800df2c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800de6e:	7b5b      	ldrb	r3, [r3, #13]
 800de70:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800de76:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2200      	movs	r2, #0
 800de7c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800de84:	2b00      	cmp	r3, #0
 800de86:	d00b      	beq.n	800dea0 <tcp_process_refused_data+0x58>
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6918      	ldr	r0, [r3, #16]
 800de92:	2300      	movs	r3, #0
 800de94:	68ba      	ldr	r2, [r7, #8]
 800de96:	6879      	ldr	r1, [r7, #4]
 800de98:	47a0      	blx	r4
 800de9a:	4603      	mov	r3, r0
 800de9c:	73fb      	strb	r3, [r7, #15]
 800de9e:	e007      	b.n	800deb0 <tcp_process_refused_data+0x68>
 800dea0:	2300      	movs	r3, #0
 800dea2:	68ba      	ldr	r2, [r7, #8]
 800dea4:	6879      	ldr	r1, [r7, #4]
 800dea6:	2000      	movs	r0, #0
 800dea8:	f000 f8a4 	bl	800dff4 <tcp_recv_null>
 800deac:	4603      	mov	r3, r0
 800deae:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800deb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d12a      	bne.n	800df0e <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800deb8:	7bbb      	ldrb	r3, [r7, #14]
 800deba:	f003 0320 	and.w	r3, r3, #32
 800debe:	2b00      	cmp	r3, #0
 800dec0:	d033      	beq.n	800df2a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dec6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800deca:	d005      	beq.n	800ded8 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ded0:	3301      	adds	r3, #1
 800ded2:	b29a      	uxth	r2, r3
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800ded8:	687b      	ldr	r3, [r7, #4]
 800deda:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d00b      	beq.n	800defa <tcp_process_refused_data+0xb2>
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	6918      	ldr	r0, [r3, #16]
 800deec:	2300      	movs	r3, #0
 800deee:	2200      	movs	r2, #0
 800def0:	6879      	ldr	r1, [r7, #4]
 800def2:	47a0      	blx	r4
 800def4:	4603      	mov	r3, r0
 800def6:	73fb      	strb	r3, [r7, #15]
 800def8:	e001      	b.n	800defe <tcp_process_refused_data+0xb6>
 800defa:	2300      	movs	r3, #0
 800defc:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800defe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800df02:	f113 0f0d 	cmn.w	r3, #13
 800df06:	d110      	bne.n	800df2a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800df08:	f06f 030c 	mvn.w	r3, #12
 800df0c:	e00e      	b.n	800df2c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800df0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800df12:	f113 0f0d 	cmn.w	r3, #13
 800df16:	d102      	bne.n	800df1e <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800df18:	f06f 030c 	mvn.w	r3, #12
 800df1c:	e006      	b.n	800df2c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	68ba      	ldr	r2, [r7, #8]
 800df22:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800df24:	f06f 0304 	mvn.w	r3, #4
 800df28:	e000      	b.n	800df2c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800df2a:	2300      	movs	r3, #0
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3714      	adds	r7, #20
 800df30:	46bd      	mov	sp, r7
 800df32:	bd90      	pop	{r4, r7, pc}
 800df34:	08018e4c 	.word	0x08018e4c
 800df38:	0801935c 	.word	0x0801935c
 800df3c:	08018e90 	.word	0x08018e90

0800df40 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800df40:	b580      	push	{r7, lr}
 800df42:	b084      	sub	sp, #16
 800df44:	af00      	add	r7, sp, #0
 800df46:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800df48:	e007      	b.n	800df5a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	681b      	ldr	r3, [r3, #0]
 800df4e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800df50:	6878      	ldr	r0, [r7, #4]
 800df52:	f000 f80a 	bl	800df6a <tcp_seg_free>
    seg = next;
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d1f4      	bne.n	800df4a <tcp_segs_free+0xa>
  }
}
 800df60:	bf00      	nop
 800df62:	bf00      	nop
 800df64:	3710      	adds	r7, #16
 800df66:	46bd      	mov	sp, r7
 800df68:	bd80      	pop	{r7, pc}

0800df6a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800df6a:	b580      	push	{r7, lr}
 800df6c:	b082      	sub	sp, #8
 800df6e:	af00      	add	r7, sp, #0
 800df70:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d00c      	beq.n	800df92 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	685b      	ldr	r3, [r3, #4]
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d004      	beq.n	800df8a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	685b      	ldr	r3, [r3, #4]
 800df84:	4618      	mov	r0, r3
 800df86:	f7fe fd7b 	bl	800ca80 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800df8a:	6879      	ldr	r1, [r7, #4]
 800df8c:	2003      	movs	r0, #3
 800df8e:	f7fd ff01 	bl	800bd94 <memp_free>
  }
}
 800df92:	bf00      	nop
 800df94:	3708      	adds	r7, #8
 800df96:	46bd      	mov	sp, r7
 800df98:	bd80      	pop	{r7, pc}
	...

0800df9c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b084      	sub	sp, #16
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800dfa4:	687b      	ldr	r3, [r7, #4]
 800dfa6:	2b00      	cmp	r3, #0
 800dfa8:	d106      	bne.n	800dfb8 <tcp_seg_copy+0x1c>
 800dfaa:	4b0f      	ldr	r3, [pc, #60]	@ (800dfe8 <tcp_seg_copy+0x4c>)
 800dfac:	f240 6282 	movw	r2, #1666	@ 0x682
 800dfb0:	490e      	ldr	r1, [pc, #56]	@ (800dfec <tcp_seg_copy+0x50>)
 800dfb2:	480f      	ldr	r0, [pc, #60]	@ (800dff0 <tcp_seg_copy+0x54>)
 800dfb4:	f007 fda4 	bl	8015b00 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800dfb8:	2003      	movs	r0, #3
 800dfba:	f7fd fe7b 	bl	800bcb4 <memp_malloc>
 800dfbe:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	d101      	bne.n	800dfca <tcp_seg_copy+0x2e>
    return NULL;
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	e00a      	b.n	800dfe0 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800dfca:	2210      	movs	r2, #16
 800dfcc:	6879      	ldr	r1, [r7, #4]
 800dfce:	68f8      	ldr	r0, [r7, #12]
 800dfd0:	f007 ff67 	bl	8015ea2 <memcpy>
  pbuf_ref(cseg->p);
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	685b      	ldr	r3, [r3, #4]
 800dfd8:	4618      	mov	r0, r3
 800dfda:	f7fe fdf1 	bl	800cbc0 <pbuf_ref>
  return cseg;
 800dfde:	68fb      	ldr	r3, [r7, #12]
}
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	3710      	adds	r7, #16
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	bd80      	pop	{r7, pc}
 800dfe8:	08018e4c 	.word	0x08018e4c
 800dfec:	080193a0 	.word	0x080193a0
 800dff0:	08018e90 	.word	0x08018e90

0800dff4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800dff4:	b580      	push	{r7, lr}
 800dff6:	b084      	sub	sp, #16
 800dff8:	af00      	add	r7, sp, #0
 800dffa:	60f8      	str	r0, [r7, #12]
 800dffc:	60b9      	str	r1, [r7, #8]
 800dffe:	607a      	str	r2, [r7, #4]
 800e000:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800e002:	68bb      	ldr	r3, [r7, #8]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d109      	bne.n	800e01c <tcp_recv_null+0x28>
 800e008:	4b12      	ldr	r3, [pc, #72]	@ (800e054 <tcp_recv_null+0x60>)
 800e00a:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800e00e:	4912      	ldr	r1, [pc, #72]	@ (800e058 <tcp_recv_null+0x64>)
 800e010:	4812      	ldr	r0, [pc, #72]	@ (800e05c <tcp_recv_null+0x68>)
 800e012:	f007 fd75 	bl	8015b00 <iprintf>
 800e016:	f06f 030f 	mvn.w	r3, #15
 800e01a:	e016      	b.n	800e04a <tcp_recv_null+0x56>

  if (p != NULL) {
 800e01c:	687b      	ldr	r3, [r7, #4]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d009      	beq.n	800e036 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	891b      	ldrh	r3, [r3, #8]
 800e026:	4619      	mov	r1, r3
 800e028:	68b8      	ldr	r0, [r7, #8]
 800e02a:	f7ff fb17 	bl	800d65c <tcp_recved>
    pbuf_free(p);
 800e02e:	6878      	ldr	r0, [r7, #4]
 800e030:	f7fe fd26 	bl	800ca80 <pbuf_free>
 800e034:	e008      	b.n	800e048 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800e036:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d104      	bne.n	800e048 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800e03e:	68b8      	ldr	r0, [r7, #8]
 800e040:	f7ff f9bc 	bl	800d3bc <tcp_close>
 800e044:	4603      	mov	r3, r0
 800e046:	e000      	b.n	800e04a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800e048:	2300      	movs	r3, #0
}
 800e04a:	4618      	mov	r0, r3
 800e04c:	3710      	adds	r7, #16
 800e04e:	46bd      	mov	sp, r7
 800e050:	bd80      	pop	{r7, pc}
 800e052:	bf00      	nop
 800e054:	08018e4c 	.word	0x08018e4c
 800e058:	080193bc 	.word	0x080193bc
 800e05c:	08018e90 	.word	0x08018e90

0800e060 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800e060:	b580      	push	{r7, lr}
 800e062:	b086      	sub	sp, #24
 800e064:	af00      	add	r7, sp, #0
 800e066:	4603      	mov	r3, r0
 800e068:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800e06a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	db01      	blt.n	800e076 <tcp_kill_prio+0x16>
 800e072:	79fb      	ldrb	r3, [r7, #7]
 800e074:	e000      	b.n	800e078 <tcp_kill_prio+0x18>
 800e076:	237f      	movs	r3, #127	@ 0x7f
 800e078:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800e07a:	7afb      	ldrb	r3, [r7, #11]
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d034      	beq.n	800e0ea <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800e080:	7afb      	ldrb	r3, [r7, #11]
 800e082:	3b01      	subs	r3, #1
 800e084:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800e086:	2300      	movs	r3, #0
 800e088:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e08a:	2300      	movs	r3, #0
 800e08c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e08e:	4b19      	ldr	r3, [pc, #100]	@ (800e0f4 <tcp_kill_prio+0x94>)
 800e090:	681b      	ldr	r3, [r3, #0]
 800e092:	617b      	str	r3, [r7, #20]
 800e094:	e01f      	b.n	800e0d6 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800e096:	697b      	ldr	r3, [r7, #20]
 800e098:	7d5b      	ldrb	r3, [r3, #21]
 800e09a:	7afa      	ldrb	r2, [r7, #11]
 800e09c:	429a      	cmp	r2, r3
 800e09e:	d80c      	bhi.n	800e0ba <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e0a0:	697b      	ldr	r3, [r7, #20]
 800e0a2:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800e0a4:	7afa      	ldrb	r2, [r7, #11]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d112      	bne.n	800e0d0 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800e0aa:	4b13      	ldr	r3, [pc, #76]	@ (800e0f8 <tcp_kill_prio+0x98>)
 800e0ac:	681a      	ldr	r2, [r3, #0]
 800e0ae:	697b      	ldr	r3, [r7, #20]
 800e0b0:	6a1b      	ldr	r3, [r3, #32]
 800e0b2:	1ad3      	subs	r3, r2, r3
 800e0b4:	68fa      	ldr	r2, [r7, #12]
 800e0b6:	429a      	cmp	r2, r3
 800e0b8:	d80a      	bhi.n	800e0d0 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800e0ba:	4b0f      	ldr	r3, [pc, #60]	@ (800e0f8 <tcp_kill_prio+0x98>)
 800e0bc:	681a      	ldr	r2, [r3, #0]
 800e0be:	697b      	ldr	r3, [r7, #20]
 800e0c0:	6a1b      	ldr	r3, [r3, #32]
 800e0c2:	1ad3      	subs	r3, r2, r3
 800e0c4:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800e0c6:	697b      	ldr	r3, [r7, #20]
 800e0c8:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800e0ca:	697b      	ldr	r3, [r7, #20]
 800e0cc:	7d5b      	ldrb	r3, [r3, #21]
 800e0ce:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e0d0:	697b      	ldr	r3, [r7, #20]
 800e0d2:	68db      	ldr	r3, [r3, #12]
 800e0d4:	617b      	str	r3, [r7, #20]
 800e0d6:	697b      	ldr	r3, [r7, #20]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d1dc      	bne.n	800e096 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800e0dc:	693b      	ldr	r3, [r7, #16]
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d004      	beq.n	800e0ec <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e0e2:	6938      	ldr	r0, [r7, #16]
 800e0e4:	f7ff fa54 	bl	800d590 <tcp_abort>
 800e0e8:	e000      	b.n	800e0ec <tcp_kill_prio+0x8c>
    return;
 800e0ea:	bf00      	nop
  }
}
 800e0ec:	3718      	adds	r7, #24
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	bd80      	pop	{r7, pc}
 800e0f2:	bf00      	nop
 800e0f4:	20008a4c 	.word	0x20008a4c
 800e0f8:	20008a40 	.word	0x20008a40

0800e0fc <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800e0fc:	b580      	push	{r7, lr}
 800e0fe:	b086      	sub	sp, #24
 800e100:	af00      	add	r7, sp, #0
 800e102:	4603      	mov	r3, r0
 800e104:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800e106:	79fb      	ldrb	r3, [r7, #7]
 800e108:	2b08      	cmp	r3, #8
 800e10a:	d009      	beq.n	800e120 <tcp_kill_state+0x24>
 800e10c:	79fb      	ldrb	r3, [r7, #7]
 800e10e:	2b09      	cmp	r3, #9
 800e110:	d006      	beq.n	800e120 <tcp_kill_state+0x24>
 800e112:	4b1a      	ldr	r3, [pc, #104]	@ (800e17c <tcp_kill_state+0x80>)
 800e114:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800e118:	4919      	ldr	r1, [pc, #100]	@ (800e180 <tcp_kill_state+0x84>)
 800e11a:	481a      	ldr	r0, [pc, #104]	@ (800e184 <tcp_kill_state+0x88>)
 800e11c:	f007 fcf0 	bl	8015b00 <iprintf>

  inactivity = 0;
 800e120:	2300      	movs	r3, #0
 800e122:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800e124:	2300      	movs	r3, #0
 800e126:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e128:	4b17      	ldr	r3, [pc, #92]	@ (800e188 <tcp_kill_state+0x8c>)
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	617b      	str	r3, [r7, #20]
 800e12e:	e017      	b.n	800e160 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800e130:	697b      	ldr	r3, [r7, #20]
 800e132:	7d1b      	ldrb	r3, [r3, #20]
 800e134:	79fa      	ldrb	r2, [r7, #7]
 800e136:	429a      	cmp	r2, r3
 800e138:	d10f      	bne.n	800e15a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e13a:	4b14      	ldr	r3, [pc, #80]	@ (800e18c <tcp_kill_state+0x90>)
 800e13c:	681a      	ldr	r2, [r3, #0]
 800e13e:	697b      	ldr	r3, [r7, #20]
 800e140:	6a1b      	ldr	r3, [r3, #32]
 800e142:	1ad3      	subs	r3, r2, r3
 800e144:	68fa      	ldr	r2, [r7, #12]
 800e146:	429a      	cmp	r2, r3
 800e148:	d807      	bhi.n	800e15a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800e14a:	4b10      	ldr	r3, [pc, #64]	@ (800e18c <tcp_kill_state+0x90>)
 800e14c:	681a      	ldr	r2, [r3, #0]
 800e14e:	697b      	ldr	r3, [r7, #20]
 800e150:	6a1b      	ldr	r3, [r3, #32]
 800e152:	1ad3      	subs	r3, r2, r3
 800e154:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800e156:	697b      	ldr	r3, [r7, #20]
 800e158:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e15a:	697b      	ldr	r3, [r7, #20]
 800e15c:	68db      	ldr	r3, [r3, #12]
 800e15e:	617b      	str	r3, [r7, #20]
 800e160:	697b      	ldr	r3, [r7, #20]
 800e162:	2b00      	cmp	r3, #0
 800e164:	d1e4      	bne.n	800e130 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800e166:	693b      	ldr	r3, [r7, #16]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d003      	beq.n	800e174 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800e16c:	2100      	movs	r1, #0
 800e16e:	6938      	ldr	r0, [r7, #16]
 800e170:	f7ff f950 	bl	800d414 <tcp_abandon>
  }
}
 800e174:	bf00      	nop
 800e176:	3718      	adds	r7, #24
 800e178:	46bd      	mov	sp, r7
 800e17a:	bd80      	pop	{r7, pc}
 800e17c:	08018e4c 	.word	0x08018e4c
 800e180:	080193d8 	.word	0x080193d8
 800e184:	08018e90 	.word	0x08018e90
 800e188:	20008a4c 	.word	0x20008a4c
 800e18c:	20008a40 	.word	0x20008a40

0800e190 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800e190:	b580      	push	{r7, lr}
 800e192:	b084      	sub	sp, #16
 800e194:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800e196:	2300      	movs	r3, #0
 800e198:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800e19a:	2300      	movs	r3, #0
 800e19c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e19e:	4b12      	ldr	r3, [pc, #72]	@ (800e1e8 <tcp_kill_timewait+0x58>)
 800e1a0:	681b      	ldr	r3, [r3, #0]
 800e1a2:	60fb      	str	r3, [r7, #12]
 800e1a4:	e012      	b.n	800e1cc <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800e1a6:	4b11      	ldr	r3, [pc, #68]	@ (800e1ec <tcp_kill_timewait+0x5c>)
 800e1a8:	681a      	ldr	r2, [r3, #0]
 800e1aa:	68fb      	ldr	r3, [r7, #12]
 800e1ac:	6a1b      	ldr	r3, [r3, #32]
 800e1ae:	1ad3      	subs	r3, r2, r3
 800e1b0:	687a      	ldr	r2, [r7, #4]
 800e1b2:	429a      	cmp	r2, r3
 800e1b4:	d807      	bhi.n	800e1c6 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800e1b6:	4b0d      	ldr	r3, [pc, #52]	@ (800e1ec <tcp_kill_timewait+0x5c>)
 800e1b8:	681a      	ldr	r2, [r3, #0]
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	6a1b      	ldr	r3, [r3, #32]
 800e1be:	1ad3      	subs	r3, r2, r3
 800e1c0:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800e1c2:	68fb      	ldr	r3, [r7, #12]
 800e1c4:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e1c6:	68fb      	ldr	r3, [r7, #12]
 800e1c8:	68db      	ldr	r3, [r3, #12]
 800e1ca:	60fb      	str	r3, [r7, #12]
 800e1cc:	68fb      	ldr	r3, [r7, #12]
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d1e9      	bne.n	800e1a6 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800e1d2:	68bb      	ldr	r3, [r7, #8]
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d002      	beq.n	800e1de <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800e1d8:	68b8      	ldr	r0, [r7, #8]
 800e1da:	f7ff f9d9 	bl	800d590 <tcp_abort>
  }
}
 800e1de:	bf00      	nop
 800e1e0:	3710      	adds	r7, #16
 800e1e2:	46bd      	mov	sp, r7
 800e1e4:	bd80      	pop	{r7, pc}
 800e1e6:	bf00      	nop
 800e1e8:	20008a50 	.word	0x20008a50
 800e1ec:	20008a40 	.word	0x20008a40

0800e1f0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b082      	sub	sp, #8
 800e1f4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800e1f6:	4b10      	ldr	r3, [pc, #64]	@ (800e238 <tcp_handle_closepend+0x48>)
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800e1fc:	e014      	b.n	800e228 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	68db      	ldr	r3, [r3, #12]
 800e202:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	8b5b      	ldrh	r3, [r3, #26]
 800e208:	f003 0308 	and.w	r3, r3, #8
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d009      	beq.n	800e224 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	8b5b      	ldrh	r3, [r3, #26]
 800e214:	f023 0308 	bic.w	r3, r3, #8
 800e218:	b29a      	uxth	r2, r3
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800e21e:	6878      	ldr	r0, [r7, #4]
 800e220:	f7ff f862 	bl	800d2e8 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800e224:	683b      	ldr	r3, [r7, #0]
 800e226:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800e228:	687b      	ldr	r3, [r7, #4]
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	d1e7      	bne.n	800e1fe <tcp_handle_closepend+0xe>
  }
}
 800e22e:	bf00      	nop
 800e230:	bf00      	nop
 800e232:	3708      	adds	r7, #8
 800e234:	46bd      	mov	sp, r7
 800e236:	bd80      	pop	{r7, pc}
 800e238:	20008a4c 	.word	0x20008a4c

0800e23c <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800e23c:	b580      	push	{r7, lr}
 800e23e:	b084      	sub	sp, #16
 800e240:	af00      	add	r7, sp, #0
 800e242:	4603      	mov	r3, r0
 800e244:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e246:	2001      	movs	r0, #1
 800e248:	f7fd fd34 	bl	800bcb4 <memp_malloc>
 800e24c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	2b00      	cmp	r3, #0
 800e252:	d126      	bne.n	800e2a2 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800e254:	f7ff ffcc 	bl	800e1f0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800e258:	f7ff ff9a 	bl	800e190 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e25c:	2001      	movs	r0, #1
 800e25e:	f7fd fd29 	bl	800bcb4 <memp_malloc>
 800e262:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	2b00      	cmp	r3, #0
 800e268:	d11b      	bne.n	800e2a2 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800e26a:	2009      	movs	r0, #9
 800e26c:	f7ff ff46 	bl	800e0fc <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e270:	2001      	movs	r0, #1
 800e272:	f7fd fd1f 	bl	800bcb4 <memp_malloc>
 800e276:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d111      	bne.n	800e2a2 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800e27e:	2008      	movs	r0, #8
 800e280:	f7ff ff3c 	bl	800e0fc <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e284:	2001      	movs	r0, #1
 800e286:	f7fd fd15 	bl	800bcb4 <memp_malloc>
 800e28a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800e28c:	68fb      	ldr	r3, [r7, #12]
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d107      	bne.n	800e2a2 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800e292:	79fb      	ldrb	r3, [r7, #7]
 800e294:	4618      	mov	r0, r3
 800e296:	f7ff fee3 	bl	800e060 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800e29a:	2001      	movs	r0, #1
 800e29c:	f7fd fd0a 	bl	800bcb4 <memp_malloc>
 800e2a0:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d03f      	beq.n	800e328 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800e2a8:	229c      	movs	r2, #156	@ 0x9c
 800e2aa:	2100      	movs	r1, #0
 800e2ac:	68f8      	ldr	r0, [r7, #12]
 800e2ae:	f007 fd7f 	bl	8015db0 <memset>
    pcb->prio = prio;
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	79fa      	ldrb	r2, [r7, #7]
 800e2b6:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800e2b8:	68fb      	ldr	r3, [r7, #12]
 800e2ba:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e2be:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800e2c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800e2ca:	68fb      	ldr	r3, [r7, #12]
 800e2cc:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800e2ce:	68fb      	ldr	r3, [r7, #12]
 800e2d0:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800e2d2:	68fb      	ldr	r3, [r7, #12]
 800e2d4:	22ff      	movs	r2, #255	@ 0xff
 800e2d6:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800e2d8:	68fb      	ldr	r3, [r7, #12]
 800e2da:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800e2de:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800e2e0:	68fb      	ldr	r3, [r7, #12]
 800e2e2:	2206      	movs	r2, #6
 800e2e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800e2e8:	68fb      	ldr	r3, [r7, #12]
 800e2ea:	2206      	movs	r2, #6
 800e2ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800e2ee:	68fb      	ldr	r3, [r7, #12]
 800e2f0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e2f4:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	2201      	movs	r2, #1
 800e2fa:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800e2fe:	4b0d      	ldr	r3, [pc, #52]	@ (800e334 <tcp_alloc+0xf8>)
 800e300:	681a      	ldr	r2, [r3, #0]
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800e306:	4b0c      	ldr	r3, [pc, #48]	@ (800e338 <tcp_alloc+0xfc>)
 800e308:	781a      	ldrb	r2, [r3, #0]
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800e314:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	4a08      	ldr	r2, [pc, #32]	@ (800e33c <tcp_alloc+0x100>)
 800e31c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800e320:	68fb      	ldr	r3, [r7, #12]
 800e322:	4a07      	ldr	r2, [pc, #28]	@ (800e340 <tcp_alloc+0x104>)
 800e324:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800e328:	68fb      	ldr	r3, [r7, #12]
}
 800e32a:	4618      	mov	r0, r3
 800e32c:	3710      	adds	r7, #16
 800e32e:	46bd      	mov	sp, r7
 800e330:	bd80      	pop	{r7, pc}
 800e332:	bf00      	nop
 800e334:	20008a40 	.word	0x20008a40
 800e338:	20008a56 	.word	0x20008a56
 800e33c:	0800dff5 	.word	0x0800dff5
 800e340:	006ddd00 	.word	0x006ddd00

0800e344 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b082      	sub	sp, #8
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d107      	bne.n	800e362 <tcp_pcb_purge+0x1e>
 800e352:	4b21      	ldr	r3, [pc, #132]	@ (800e3d8 <tcp_pcb_purge+0x94>)
 800e354:	f640 0251 	movw	r2, #2129	@ 0x851
 800e358:	4920      	ldr	r1, [pc, #128]	@ (800e3dc <tcp_pcb_purge+0x98>)
 800e35a:	4821      	ldr	r0, [pc, #132]	@ (800e3e0 <tcp_pcb_purge+0x9c>)
 800e35c:	f007 fbd0 	bl	8015b00 <iprintf>
 800e360:	e037      	b.n	800e3d2 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	7d1b      	ldrb	r3, [r3, #20]
 800e366:	2b00      	cmp	r3, #0
 800e368:	d033      	beq.n	800e3d2 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800e36e:	2b0a      	cmp	r3, #10
 800e370:	d02f      	beq.n	800e3d2 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800e376:	2b01      	cmp	r3, #1
 800e378:	d02b      	beq.n	800e3d2 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800e37a:	687b      	ldr	r3, [r7, #4]
 800e37c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d007      	beq.n	800e392 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e386:	4618      	mov	r0, r3
 800e388:	f7fe fb7a 	bl	800ca80 <pbuf_free>
      pcb->refused_data = NULL;
 800e38c:	687b      	ldr	r3, [r7, #4]
 800e38e:	2200      	movs	r2, #0
 800e390:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800e392:	687b      	ldr	r3, [r7, #4]
 800e394:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e396:	2b00      	cmp	r3, #0
 800e398:	d002      	beq.n	800e3a0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800e39a:	6878      	ldr	r0, [r7, #4]
 800e39c:	f000 f986 	bl	800e6ac <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800e3a6:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e3ac:	4618      	mov	r0, r3
 800e3ae:	f7ff fdc7 	bl	800df40 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	f7ff fdc2 	bl	800df40 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	2200      	movs	r2, #0
 800e3c0:	66da      	str	r2, [r3, #108]	@ 0x6c
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	2200      	movs	r2, #0
 800e3ce:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800e3d2:	3708      	adds	r7, #8
 800e3d4:	46bd      	mov	sp, r7
 800e3d6:	bd80      	pop	{r7, pc}
 800e3d8:	08018e4c 	.word	0x08018e4c
 800e3dc:	08019498 	.word	0x08019498
 800e3e0:	08018e90 	.word	0x08018e90

0800e3e4 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800e3e4:	b580      	push	{r7, lr}
 800e3e6:	b084      	sub	sp, #16
 800e3e8:	af00      	add	r7, sp, #0
 800e3ea:	6078      	str	r0, [r7, #4]
 800e3ec:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800e3ee:	683b      	ldr	r3, [r7, #0]
 800e3f0:	2b00      	cmp	r3, #0
 800e3f2:	d106      	bne.n	800e402 <tcp_pcb_remove+0x1e>
 800e3f4:	4b3e      	ldr	r3, [pc, #248]	@ (800e4f0 <tcp_pcb_remove+0x10c>)
 800e3f6:	f640 0283 	movw	r2, #2179	@ 0x883
 800e3fa:	493e      	ldr	r1, [pc, #248]	@ (800e4f4 <tcp_pcb_remove+0x110>)
 800e3fc:	483e      	ldr	r0, [pc, #248]	@ (800e4f8 <tcp_pcb_remove+0x114>)
 800e3fe:	f007 fb7f 	bl	8015b00 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800e402:	687b      	ldr	r3, [r7, #4]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d106      	bne.n	800e416 <tcp_pcb_remove+0x32>
 800e408:	4b39      	ldr	r3, [pc, #228]	@ (800e4f0 <tcp_pcb_remove+0x10c>)
 800e40a:	f640 0284 	movw	r2, #2180	@ 0x884
 800e40e:	493b      	ldr	r1, [pc, #236]	@ (800e4fc <tcp_pcb_remove+0x118>)
 800e410:	4839      	ldr	r0, [pc, #228]	@ (800e4f8 <tcp_pcb_remove+0x114>)
 800e412:	f007 fb75 	bl	8015b00 <iprintf>

  TCP_RMV(pcblist, pcb);
 800e416:	687b      	ldr	r3, [r7, #4]
 800e418:	681b      	ldr	r3, [r3, #0]
 800e41a:	683a      	ldr	r2, [r7, #0]
 800e41c:	429a      	cmp	r2, r3
 800e41e:	d105      	bne.n	800e42c <tcp_pcb_remove+0x48>
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	68da      	ldr	r2, [r3, #12]
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	601a      	str	r2, [r3, #0]
 800e42a:	e013      	b.n	800e454 <tcp_pcb_remove+0x70>
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	60fb      	str	r3, [r7, #12]
 800e432:	e00c      	b.n	800e44e <tcp_pcb_remove+0x6a>
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	68db      	ldr	r3, [r3, #12]
 800e438:	683a      	ldr	r2, [r7, #0]
 800e43a:	429a      	cmp	r2, r3
 800e43c:	d104      	bne.n	800e448 <tcp_pcb_remove+0x64>
 800e43e:	683b      	ldr	r3, [r7, #0]
 800e440:	68da      	ldr	r2, [r3, #12]
 800e442:	68fb      	ldr	r3, [r7, #12]
 800e444:	60da      	str	r2, [r3, #12]
 800e446:	e005      	b.n	800e454 <tcp_pcb_remove+0x70>
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	68db      	ldr	r3, [r3, #12]
 800e44c:	60fb      	str	r3, [r7, #12]
 800e44e:	68fb      	ldr	r3, [r7, #12]
 800e450:	2b00      	cmp	r3, #0
 800e452:	d1ef      	bne.n	800e434 <tcp_pcb_remove+0x50>
 800e454:	683b      	ldr	r3, [r7, #0]
 800e456:	2200      	movs	r2, #0
 800e458:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800e45a:	6838      	ldr	r0, [r7, #0]
 800e45c:	f7ff ff72 	bl	800e344 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800e460:	683b      	ldr	r3, [r7, #0]
 800e462:	7d1b      	ldrb	r3, [r3, #20]
 800e464:	2b0a      	cmp	r3, #10
 800e466:	d013      	beq.n	800e490 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800e468:	683b      	ldr	r3, [r7, #0]
 800e46a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800e46c:	2b01      	cmp	r3, #1
 800e46e:	d00f      	beq.n	800e490 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800e470:	683b      	ldr	r3, [r7, #0]
 800e472:	8b5b      	ldrh	r3, [r3, #26]
 800e474:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d009      	beq.n	800e490 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800e47c:	683b      	ldr	r3, [r7, #0]
 800e47e:	8b5b      	ldrh	r3, [r3, #26]
 800e480:	f043 0302 	orr.w	r3, r3, #2
 800e484:	b29a      	uxth	r2, r3
 800e486:	683b      	ldr	r3, [r7, #0]
 800e488:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e48a:	6838      	ldr	r0, [r7, #0]
 800e48c:	f002 ff68 	bl	8011360 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800e490:	683b      	ldr	r3, [r7, #0]
 800e492:	7d1b      	ldrb	r3, [r3, #20]
 800e494:	2b01      	cmp	r3, #1
 800e496:	d020      	beq.n	800e4da <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800e498:	683b      	ldr	r3, [r7, #0]
 800e49a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e49c:	2b00      	cmp	r3, #0
 800e49e:	d006      	beq.n	800e4ae <tcp_pcb_remove+0xca>
 800e4a0:	4b13      	ldr	r3, [pc, #76]	@ (800e4f0 <tcp_pcb_remove+0x10c>)
 800e4a2:	f640 0293 	movw	r2, #2195	@ 0x893
 800e4a6:	4916      	ldr	r1, [pc, #88]	@ (800e500 <tcp_pcb_remove+0x11c>)
 800e4a8:	4813      	ldr	r0, [pc, #76]	@ (800e4f8 <tcp_pcb_remove+0x114>)
 800e4aa:	f007 fb29 	bl	8015b00 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800e4ae:	683b      	ldr	r3, [r7, #0]
 800e4b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e4b2:	2b00      	cmp	r3, #0
 800e4b4:	d006      	beq.n	800e4c4 <tcp_pcb_remove+0xe0>
 800e4b6:	4b0e      	ldr	r3, [pc, #56]	@ (800e4f0 <tcp_pcb_remove+0x10c>)
 800e4b8:	f640 0294 	movw	r2, #2196	@ 0x894
 800e4bc:	4911      	ldr	r1, [pc, #68]	@ (800e504 <tcp_pcb_remove+0x120>)
 800e4be:	480e      	ldr	r0, [pc, #56]	@ (800e4f8 <tcp_pcb_remove+0x114>)
 800e4c0:	f007 fb1e 	bl	8015b00 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800e4c4:	683b      	ldr	r3, [r7, #0]
 800e4c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d006      	beq.n	800e4da <tcp_pcb_remove+0xf6>
 800e4cc:	4b08      	ldr	r3, [pc, #32]	@ (800e4f0 <tcp_pcb_remove+0x10c>)
 800e4ce:	f640 0296 	movw	r2, #2198	@ 0x896
 800e4d2:	490d      	ldr	r1, [pc, #52]	@ (800e508 <tcp_pcb_remove+0x124>)
 800e4d4:	4808      	ldr	r0, [pc, #32]	@ (800e4f8 <tcp_pcb_remove+0x114>)
 800e4d6:	f007 fb13 	bl	8015b00 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800e4da:	683b      	ldr	r3, [r7, #0]
 800e4dc:	2200      	movs	r2, #0
 800e4de:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800e4e0:	683b      	ldr	r3, [r7, #0]
 800e4e2:	2200      	movs	r2, #0
 800e4e4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800e4e6:	bf00      	nop
 800e4e8:	3710      	adds	r7, #16
 800e4ea:	46bd      	mov	sp, r7
 800e4ec:	bd80      	pop	{r7, pc}
 800e4ee:	bf00      	nop
 800e4f0:	08018e4c 	.word	0x08018e4c
 800e4f4:	080194b4 	.word	0x080194b4
 800e4f8:	08018e90 	.word	0x08018e90
 800e4fc:	080194d0 	.word	0x080194d0
 800e500:	080194f0 	.word	0x080194f0
 800e504:	08019508 	.word	0x08019508
 800e508:	08019524 	.word	0x08019524

0800e50c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800e50c:	b580      	push	{r7, lr}
 800e50e:	b082      	sub	sp, #8
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	2b00      	cmp	r3, #0
 800e518:	d106      	bne.n	800e528 <tcp_next_iss+0x1c>
 800e51a:	4b0a      	ldr	r3, [pc, #40]	@ (800e544 <tcp_next_iss+0x38>)
 800e51c:	f640 02af 	movw	r2, #2223	@ 0x8af
 800e520:	4909      	ldr	r1, [pc, #36]	@ (800e548 <tcp_next_iss+0x3c>)
 800e522:	480a      	ldr	r0, [pc, #40]	@ (800e54c <tcp_next_iss+0x40>)
 800e524:	f007 faec 	bl	8015b00 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800e528:	4b09      	ldr	r3, [pc, #36]	@ (800e550 <tcp_next_iss+0x44>)
 800e52a:	681a      	ldr	r2, [r3, #0]
 800e52c:	4b09      	ldr	r3, [pc, #36]	@ (800e554 <tcp_next_iss+0x48>)
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	4413      	add	r3, r2
 800e532:	4a07      	ldr	r2, [pc, #28]	@ (800e550 <tcp_next_iss+0x44>)
 800e534:	6013      	str	r3, [r2, #0]
  return iss;
 800e536:	4b06      	ldr	r3, [pc, #24]	@ (800e550 <tcp_next_iss+0x44>)
 800e538:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800e53a:	4618      	mov	r0, r3
 800e53c:	3708      	adds	r7, #8
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
 800e542:	bf00      	nop
 800e544:	08018e4c 	.word	0x08018e4c
 800e548:	0801953c 	.word	0x0801953c
 800e54c:	08018e90 	.word	0x08018e90
 800e550:	20000310 	.word	0x20000310
 800e554:	20008a40 	.word	0x20008a40

0800e558 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800e558:	b580      	push	{r7, lr}
 800e55a:	b086      	sub	sp, #24
 800e55c:	af00      	add	r7, sp, #0
 800e55e:	4603      	mov	r3, r0
 800e560:	60b9      	str	r1, [r7, #8]
 800e562:	607a      	str	r2, [r7, #4]
 800e564:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d106      	bne.n	800e57a <tcp_eff_send_mss_netif+0x22>
 800e56c:	4b14      	ldr	r3, [pc, #80]	@ (800e5c0 <tcp_eff_send_mss_netif+0x68>)
 800e56e:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800e572:	4914      	ldr	r1, [pc, #80]	@ (800e5c4 <tcp_eff_send_mss_netif+0x6c>)
 800e574:	4814      	ldr	r0, [pc, #80]	@ (800e5c8 <tcp_eff_send_mss_netif+0x70>)
 800e576:	f007 fac3 	bl	8015b00 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800e57a:	68bb      	ldr	r3, [r7, #8]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d101      	bne.n	800e584 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800e580:	89fb      	ldrh	r3, [r7, #14]
 800e582:	e019      	b.n	800e5b8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800e584:	68bb      	ldr	r3, [r7, #8]
 800e586:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e588:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800e58a:	8afb      	ldrh	r3, [r7, #22]
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d012      	beq.n	800e5b6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800e590:	2328      	movs	r3, #40	@ 0x28
 800e592:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800e594:	8afa      	ldrh	r2, [r7, #22]
 800e596:	8abb      	ldrh	r3, [r7, #20]
 800e598:	429a      	cmp	r2, r3
 800e59a:	d904      	bls.n	800e5a6 <tcp_eff_send_mss_netif+0x4e>
 800e59c:	8afa      	ldrh	r2, [r7, #22]
 800e59e:	8abb      	ldrh	r3, [r7, #20]
 800e5a0:	1ad3      	subs	r3, r2, r3
 800e5a2:	b29b      	uxth	r3, r3
 800e5a4:	e000      	b.n	800e5a8 <tcp_eff_send_mss_netif+0x50>
 800e5a6:	2300      	movs	r3, #0
 800e5a8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800e5aa:	8a7a      	ldrh	r2, [r7, #18]
 800e5ac:	89fb      	ldrh	r3, [r7, #14]
 800e5ae:	4293      	cmp	r3, r2
 800e5b0:	bf28      	it	cs
 800e5b2:	4613      	movcs	r3, r2
 800e5b4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800e5b6:	89fb      	ldrh	r3, [r7, #14]
}
 800e5b8:	4618      	mov	r0, r3
 800e5ba:	3718      	adds	r7, #24
 800e5bc:	46bd      	mov	sp, r7
 800e5be:	bd80      	pop	{r7, pc}
 800e5c0:	08018e4c 	.word	0x08018e4c
 800e5c4:	08019558 	.word	0x08019558
 800e5c8:	08018e90 	.word	0x08018e90

0800e5cc <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b084      	sub	sp, #16
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
 800e5d4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800e5d6:	683b      	ldr	r3, [r7, #0]
 800e5d8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800e5da:	687b      	ldr	r3, [r7, #4]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d119      	bne.n	800e614 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800e5e0:	4b10      	ldr	r3, [pc, #64]	@ (800e624 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800e5e2:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800e5e6:	4910      	ldr	r1, [pc, #64]	@ (800e628 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800e5e8:	4810      	ldr	r0, [pc, #64]	@ (800e62c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800e5ea:	f007 fa89 	bl	8015b00 <iprintf>

  while (pcb != NULL) {
 800e5ee:	e011      	b.n	800e614 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	681a      	ldr	r2, [r3, #0]
 800e5f4:	687b      	ldr	r3, [r7, #4]
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	429a      	cmp	r2, r3
 800e5fa:	d108      	bne.n	800e60e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	68db      	ldr	r3, [r3, #12]
 800e600:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800e602:	68f8      	ldr	r0, [r7, #12]
 800e604:	f7fe ffc4 	bl	800d590 <tcp_abort>
      pcb = next;
 800e608:	68bb      	ldr	r3, [r7, #8]
 800e60a:	60fb      	str	r3, [r7, #12]
 800e60c:	e002      	b.n	800e614 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	68db      	ldr	r3, [r3, #12]
 800e612:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d1ea      	bne.n	800e5f0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800e61a:	bf00      	nop
 800e61c:	bf00      	nop
 800e61e:	3710      	adds	r7, #16
 800e620:	46bd      	mov	sp, r7
 800e622:	bd80      	pop	{r7, pc}
 800e624:	08018e4c 	.word	0x08018e4c
 800e628:	08019580 	.word	0x08019580
 800e62c:	08018e90 	.word	0x08018e90

0800e630 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800e630:	b580      	push	{r7, lr}
 800e632:	b084      	sub	sp, #16
 800e634:	af00      	add	r7, sp, #0
 800e636:	6078      	str	r0, [r7, #4]
 800e638:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d02a      	beq.n	800e696 <tcp_netif_ip_addr_changed+0x66>
 800e640:	687b      	ldr	r3, [r7, #4]
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	2b00      	cmp	r3, #0
 800e646:	d026      	beq.n	800e696 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800e648:	4b15      	ldr	r3, [pc, #84]	@ (800e6a0 <tcp_netif_ip_addr_changed+0x70>)
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	4619      	mov	r1, r3
 800e64e:	6878      	ldr	r0, [r7, #4]
 800e650:	f7ff ffbc 	bl	800e5cc <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800e654:	4b13      	ldr	r3, [pc, #76]	@ (800e6a4 <tcp_netif_ip_addr_changed+0x74>)
 800e656:	681b      	ldr	r3, [r3, #0]
 800e658:	4619      	mov	r1, r3
 800e65a:	6878      	ldr	r0, [r7, #4]
 800e65c:	f7ff ffb6 	bl	800e5cc <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800e660:	683b      	ldr	r3, [r7, #0]
 800e662:	2b00      	cmp	r3, #0
 800e664:	d017      	beq.n	800e696 <tcp_netif_ip_addr_changed+0x66>
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	681b      	ldr	r3, [r3, #0]
 800e66a:	2b00      	cmp	r3, #0
 800e66c:	d013      	beq.n	800e696 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e66e:	4b0e      	ldr	r3, [pc, #56]	@ (800e6a8 <tcp_netif_ip_addr_changed+0x78>)
 800e670:	681b      	ldr	r3, [r3, #0]
 800e672:	60fb      	str	r3, [r7, #12]
 800e674:	e00c      	b.n	800e690 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	681a      	ldr	r2, [r3, #0]
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	681b      	ldr	r3, [r3, #0]
 800e67e:	429a      	cmp	r2, r3
 800e680:	d103      	bne.n	800e68a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800e682:	683b      	ldr	r3, [r7, #0]
 800e684:	681a      	ldr	r2, [r3, #0]
 800e686:	68fb      	ldr	r3, [r7, #12]
 800e688:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e68a:	68fb      	ldr	r3, [r7, #12]
 800e68c:	68db      	ldr	r3, [r3, #12]
 800e68e:	60fb      	str	r3, [r7, #12]
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	2b00      	cmp	r3, #0
 800e694:	d1ef      	bne.n	800e676 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800e696:	bf00      	nop
 800e698:	3710      	adds	r7, #16
 800e69a:	46bd      	mov	sp, r7
 800e69c:	bd80      	pop	{r7, pc}
 800e69e:	bf00      	nop
 800e6a0:	20008a4c 	.word	0x20008a4c
 800e6a4:	20008a44 	.word	0x20008a44
 800e6a8:	20008a48 	.word	0x20008a48

0800e6ac <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	b082      	sub	sp, #8
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d007      	beq.n	800e6cc <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	f7ff fc3d 	bl	800df40 <tcp_segs_free>
    pcb->ooseq = NULL;
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	2200      	movs	r2, #0
 800e6ca:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800e6cc:	bf00      	nop
 800e6ce:	3708      	adds	r7, #8
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	bd80      	pop	{r7, pc}

0800e6d4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800e6d4:	b590      	push	{r4, r7, lr}
 800e6d6:	b08d      	sub	sp, #52	@ 0x34
 800e6d8:	af04      	add	r7, sp, #16
 800e6da:	6078      	str	r0, [r7, #4]
 800e6dc:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d105      	bne.n	800e6f0 <tcp_input+0x1c>
 800e6e4:	4b9b      	ldr	r3, [pc, #620]	@ (800e954 <tcp_input+0x280>)
 800e6e6:	2283      	movs	r2, #131	@ 0x83
 800e6e8:	499b      	ldr	r1, [pc, #620]	@ (800e958 <tcp_input+0x284>)
 800e6ea:	489c      	ldr	r0, [pc, #624]	@ (800e95c <tcp_input+0x288>)
 800e6ec:	f007 fa08 	bl	8015b00 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	685b      	ldr	r3, [r3, #4]
 800e6f4:	4a9a      	ldr	r2, [pc, #616]	@ (800e960 <tcp_input+0x28c>)
 800e6f6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	895b      	ldrh	r3, [r3, #10]
 800e6fc:	2b13      	cmp	r3, #19
 800e6fe:	f240 83d1 	bls.w	800eea4 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e702:	4b98      	ldr	r3, [pc, #608]	@ (800e964 <tcp_input+0x290>)
 800e704:	695b      	ldr	r3, [r3, #20]
 800e706:	4a97      	ldr	r2, [pc, #604]	@ (800e964 <tcp_input+0x290>)
 800e708:	6812      	ldr	r2, [r2, #0]
 800e70a:	4611      	mov	r1, r2
 800e70c:	4618      	mov	r0, r3
 800e70e:	f005 fd4b 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 800e712:	4603      	mov	r3, r0
 800e714:	2b00      	cmp	r3, #0
 800e716:	f040 83c7 	bne.w	800eea8 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800e71a:	4b92      	ldr	r3, [pc, #584]	@ (800e964 <tcp_input+0x290>)
 800e71c:	695b      	ldr	r3, [r3, #20]
 800e71e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e722:	2be0      	cmp	r3, #224	@ 0xe0
 800e724:	f000 83c0 	beq.w	800eea8 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800e728:	4b8d      	ldr	r3, [pc, #564]	@ (800e960 <tcp_input+0x28c>)
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	899b      	ldrh	r3, [r3, #12]
 800e72e:	b29b      	uxth	r3, r3
 800e730:	4618      	mov	r0, r3
 800e732:	f7fc fe4b 	bl	800b3cc <lwip_htons>
 800e736:	4603      	mov	r3, r0
 800e738:	0b1b      	lsrs	r3, r3, #12
 800e73a:	b29b      	uxth	r3, r3
 800e73c:	b2db      	uxtb	r3, r3
 800e73e:	009b      	lsls	r3, r3, #2
 800e740:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800e742:	7cbb      	ldrb	r3, [r7, #18]
 800e744:	2b13      	cmp	r3, #19
 800e746:	f240 83b1 	bls.w	800eeac <tcp_input+0x7d8>
 800e74a:	7cbb      	ldrb	r3, [r7, #18]
 800e74c:	b29a      	uxth	r2, r3
 800e74e:	687b      	ldr	r3, [r7, #4]
 800e750:	891b      	ldrh	r3, [r3, #8]
 800e752:	429a      	cmp	r2, r3
 800e754:	f200 83aa 	bhi.w	800eeac <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800e758:	7cbb      	ldrb	r3, [r7, #18]
 800e75a:	b29b      	uxth	r3, r3
 800e75c:	3b14      	subs	r3, #20
 800e75e:	b29a      	uxth	r2, r3
 800e760:	4b81      	ldr	r3, [pc, #516]	@ (800e968 <tcp_input+0x294>)
 800e762:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800e764:	4b81      	ldr	r3, [pc, #516]	@ (800e96c <tcp_input+0x298>)
 800e766:	2200      	movs	r2, #0
 800e768:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	895a      	ldrh	r2, [r3, #10]
 800e76e:	7cbb      	ldrb	r3, [r7, #18]
 800e770:	b29b      	uxth	r3, r3
 800e772:	429a      	cmp	r2, r3
 800e774:	d309      	bcc.n	800e78a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800e776:	4b7c      	ldr	r3, [pc, #496]	@ (800e968 <tcp_input+0x294>)
 800e778:	881a      	ldrh	r2, [r3, #0]
 800e77a:	4b7d      	ldr	r3, [pc, #500]	@ (800e970 <tcp_input+0x29c>)
 800e77c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e77e:	7cbb      	ldrb	r3, [r7, #18]
 800e780:	4619      	mov	r1, r3
 800e782:	6878      	ldr	r0, [r7, #4]
 800e784:	f7fe f8f6 	bl	800c974 <pbuf_remove_header>
 800e788:	e04e      	b.n	800e828 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	681b      	ldr	r3, [r3, #0]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d105      	bne.n	800e79e <tcp_input+0xca>
 800e792:	4b70      	ldr	r3, [pc, #448]	@ (800e954 <tcp_input+0x280>)
 800e794:	22c2      	movs	r2, #194	@ 0xc2
 800e796:	4977      	ldr	r1, [pc, #476]	@ (800e974 <tcp_input+0x2a0>)
 800e798:	4870      	ldr	r0, [pc, #448]	@ (800e95c <tcp_input+0x288>)
 800e79a:	f007 f9b1 	bl	8015b00 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800e79e:	2114      	movs	r1, #20
 800e7a0:	6878      	ldr	r0, [r7, #4]
 800e7a2:	f7fe f8e7 	bl	800c974 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	895a      	ldrh	r2, [r3, #10]
 800e7aa:	4b71      	ldr	r3, [pc, #452]	@ (800e970 <tcp_input+0x29c>)
 800e7ac:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800e7ae:	4b6e      	ldr	r3, [pc, #440]	@ (800e968 <tcp_input+0x294>)
 800e7b0:	881a      	ldrh	r2, [r3, #0]
 800e7b2:	4b6f      	ldr	r3, [pc, #444]	@ (800e970 <tcp_input+0x29c>)
 800e7b4:	881b      	ldrh	r3, [r3, #0]
 800e7b6:	1ad3      	subs	r3, r2, r3
 800e7b8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800e7ba:	4b6d      	ldr	r3, [pc, #436]	@ (800e970 <tcp_input+0x29c>)
 800e7bc:	881b      	ldrh	r3, [r3, #0]
 800e7be:	4619      	mov	r1, r3
 800e7c0:	6878      	ldr	r0, [r7, #4]
 800e7c2:	f7fe f8d7 	bl	800c974 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	895b      	ldrh	r3, [r3, #10]
 800e7cc:	8a3a      	ldrh	r2, [r7, #16]
 800e7ce:	429a      	cmp	r2, r3
 800e7d0:	f200 836e 	bhi.w	800eeb0 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	685b      	ldr	r3, [r3, #4]
 800e7da:	4a64      	ldr	r2, [pc, #400]	@ (800e96c <tcp_input+0x298>)
 800e7dc:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	8a3a      	ldrh	r2, [r7, #16]
 800e7e4:	4611      	mov	r1, r2
 800e7e6:	4618      	mov	r0, r3
 800e7e8:	f7fe f8c4 	bl	800c974 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	891a      	ldrh	r2, [r3, #8]
 800e7f0:	8a3b      	ldrh	r3, [r7, #16]
 800e7f2:	1ad3      	subs	r3, r2, r3
 800e7f4:	b29a      	uxth	r2, r3
 800e7f6:	687b      	ldr	r3, [r7, #4]
 800e7f8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e7fa:	687b      	ldr	r3, [r7, #4]
 800e7fc:	895b      	ldrh	r3, [r3, #10]
 800e7fe:	2b00      	cmp	r3, #0
 800e800:	d005      	beq.n	800e80e <tcp_input+0x13a>
 800e802:	4b54      	ldr	r3, [pc, #336]	@ (800e954 <tcp_input+0x280>)
 800e804:	22df      	movs	r2, #223	@ 0xdf
 800e806:	495c      	ldr	r1, [pc, #368]	@ (800e978 <tcp_input+0x2a4>)
 800e808:	4854      	ldr	r0, [pc, #336]	@ (800e95c <tcp_input+0x288>)
 800e80a:	f007 f979 	bl	8015b00 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e80e:	687b      	ldr	r3, [r7, #4]
 800e810:	891a      	ldrh	r2, [r3, #8]
 800e812:	687b      	ldr	r3, [r7, #4]
 800e814:	681b      	ldr	r3, [r3, #0]
 800e816:	891b      	ldrh	r3, [r3, #8]
 800e818:	429a      	cmp	r2, r3
 800e81a:	d005      	beq.n	800e828 <tcp_input+0x154>
 800e81c:	4b4d      	ldr	r3, [pc, #308]	@ (800e954 <tcp_input+0x280>)
 800e81e:	22e0      	movs	r2, #224	@ 0xe0
 800e820:	4956      	ldr	r1, [pc, #344]	@ (800e97c <tcp_input+0x2a8>)
 800e822:	484e      	ldr	r0, [pc, #312]	@ (800e95c <tcp_input+0x288>)
 800e824:	f007 f96c 	bl	8015b00 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800e828:	4b4d      	ldr	r3, [pc, #308]	@ (800e960 <tcp_input+0x28c>)
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	881b      	ldrh	r3, [r3, #0]
 800e82e:	b29b      	uxth	r3, r3
 800e830:	4a4b      	ldr	r2, [pc, #300]	@ (800e960 <tcp_input+0x28c>)
 800e832:	6814      	ldr	r4, [r2, #0]
 800e834:	4618      	mov	r0, r3
 800e836:	f7fc fdc9 	bl	800b3cc <lwip_htons>
 800e83a:	4603      	mov	r3, r0
 800e83c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800e83e:	4b48      	ldr	r3, [pc, #288]	@ (800e960 <tcp_input+0x28c>)
 800e840:	681b      	ldr	r3, [r3, #0]
 800e842:	885b      	ldrh	r3, [r3, #2]
 800e844:	b29b      	uxth	r3, r3
 800e846:	4a46      	ldr	r2, [pc, #280]	@ (800e960 <tcp_input+0x28c>)
 800e848:	6814      	ldr	r4, [r2, #0]
 800e84a:	4618      	mov	r0, r3
 800e84c:	f7fc fdbe 	bl	800b3cc <lwip_htons>
 800e850:	4603      	mov	r3, r0
 800e852:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800e854:	4b42      	ldr	r3, [pc, #264]	@ (800e960 <tcp_input+0x28c>)
 800e856:	681b      	ldr	r3, [r3, #0]
 800e858:	685b      	ldr	r3, [r3, #4]
 800e85a:	4a41      	ldr	r2, [pc, #260]	@ (800e960 <tcp_input+0x28c>)
 800e85c:	6814      	ldr	r4, [r2, #0]
 800e85e:	4618      	mov	r0, r3
 800e860:	f7fc fdca 	bl	800b3f8 <lwip_htonl>
 800e864:	4603      	mov	r3, r0
 800e866:	6063      	str	r3, [r4, #4]
 800e868:	6863      	ldr	r3, [r4, #4]
 800e86a:	4a45      	ldr	r2, [pc, #276]	@ (800e980 <tcp_input+0x2ac>)
 800e86c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800e86e:	4b3c      	ldr	r3, [pc, #240]	@ (800e960 <tcp_input+0x28c>)
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	689b      	ldr	r3, [r3, #8]
 800e874:	4a3a      	ldr	r2, [pc, #232]	@ (800e960 <tcp_input+0x28c>)
 800e876:	6814      	ldr	r4, [r2, #0]
 800e878:	4618      	mov	r0, r3
 800e87a:	f7fc fdbd 	bl	800b3f8 <lwip_htonl>
 800e87e:	4603      	mov	r3, r0
 800e880:	60a3      	str	r3, [r4, #8]
 800e882:	68a3      	ldr	r3, [r4, #8]
 800e884:	4a3f      	ldr	r2, [pc, #252]	@ (800e984 <tcp_input+0x2b0>)
 800e886:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800e888:	4b35      	ldr	r3, [pc, #212]	@ (800e960 <tcp_input+0x28c>)
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	89db      	ldrh	r3, [r3, #14]
 800e88e:	b29b      	uxth	r3, r3
 800e890:	4a33      	ldr	r2, [pc, #204]	@ (800e960 <tcp_input+0x28c>)
 800e892:	6814      	ldr	r4, [r2, #0]
 800e894:	4618      	mov	r0, r3
 800e896:	f7fc fd99 	bl	800b3cc <lwip_htons>
 800e89a:	4603      	mov	r3, r0
 800e89c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800e89e:	4b30      	ldr	r3, [pc, #192]	@ (800e960 <tcp_input+0x28c>)
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	899b      	ldrh	r3, [r3, #12]
 800e8a4:	b29b      	uxth	r3, r3
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f7fc fd90 	bl	800b3cc <lwip_htons>
 800e8ac:	4603      	mov	r3, r0
 800e8ae:	b2db      	uxtb	r3, r3
 800e8b0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e8b4:	b2da      	uxtb	r2, r3
 800e8b6:	4b34      	ldr	r3, [pc, #208]	@ (800e988 <tcp_input+0x2b4>)
 800e8b8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800e8ba:	687b      	ldr	r3, [r7, #4]
 800e8bc:	891a      	ldrh	r2, [r3, #8]
 800e8be:	4b33      	ldr	r3, [pc, #204]	@ (800e98c <tcp_input+0x2b8>)
 800e8c0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800e8c2:	4b31      	ldr	r3, [pc, #196]	@ (800e988 <tcp_input+0x2b4>)
 800e8c4:	781b      	ldrb	r3, [r3, #0]
 800e8c6:	f003 0303 	and.w	r3, r3, #3
 800e8ca:	2b00      	cmp	r3, #0
 800e8cc:	d00c      	beq.n	800e8e8 <tcp_input+0x214>
    tcplen++;
 800e8ce:	4b2f      	ldr	r3, [pc, #188]	@ (800e98c <tcp_input+0x2b8>)
 800e8d0:	881b      	ldrh	r3, [r3, #0]
 800e8d2:	3301      	adds	r3, #1
 800e8d4:	b29a      	uxth	r2, r3
 800e8d6:	4b2d      	ldr	r3, [pc, #180]	@ (800e98c <tcp_input+0x2b8>)
 800e8d8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	891a      	ldrh	r2, [r3, #8]
 800e8de:	4b2b      	ldr	r3, [pc, #172]	@ (800e98c <tcp_input+0x2b8>)
 800e8e0:	881b      	ldrh	r3, [r3, #0]
 800e8e2:	429a      	cmp	r2, r3
 800e8e4:	f200 82e6 	bhi.w	800eeb4 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800e8e8:	2300      	movs	r3, #0
 800e8ea:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e8ec:	4b28      	ldr	r3, [pc, #160]	@ (800e990 <tcp_input+0x2bc>)
 800e8ee:	681b      	ldr	r3, [r3, #0]
 800e8f0:	61fb      	str	r3, [r7, #28]
 800e8f2:	e09d      	b.n	800ea30 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800e8f4:	69fb      	ldr	r3, [r7, #28]
 800e8f6:	7d1b      	ldrb	r3, [r3, #20]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d105      	bne.n	800e908 <tcp_input+0x234>
 800e8fc:	4b15      	ldr	r3, [pc, #84]	@ (800e954 <tcp_input+0x280>)
 800e8fe:	22fb      	movs	r2, #251	@ 0xfb
 800e900:	4924      	ldr	r1, [pc, #144]	@ (800e994 <tcp_input+0x2c0>)
 800e902:	4816      	ldr	r0, [pc, #88]	@ (800e95c <tcp_input+0x288>)
 800e904:	f007 f8fc 	bl	8015b00 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800e908:	69fb      	ldr	r3, [r7, #28]
 800e90a:	7d1b      	ldrb	r3, [r3, #20]
 800e90c:	2b0a      	cmp	r3, #10
 800e90e:	d105      	bne.n	800e91c <tcp_input+0x248>
 800e910:	4b10      	ldr	r3, [pc, #64]	@ (800e954 <tcp_input+0x280>)
 800e912:	22fc      	movs	r2, #252	@ 0xfc
 800e914:	4920      	ldr	r1, [pc, #128]	@ (800e998 <tcp_input+0x2c4>)
 800e916:	4811      	ldr	r0, [pc, #68]	@ (800e95c <tcp_input+0x288>)
 800e918:	f007 f8f2 	bl	8015b00 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800e91c:	69fb      	ldr	r3, [r7, #28]
 800e91e:	7d1b      	ldrb	r3, [r3, #20]
 800e920:	2b01      	cmp	r3, #1
 800e922:	d105      	bne.n	800e930 <tcp_input+0x25c>
 800e924:	4b0b      	ldr	r3, [pc, #44]	@ (800e954 <tcp_input+0x280>)
 800e926:	22fd      	movs	r2, #253	@ 0xfd
 800e928:	491c      	ldr	r1, [pc, #112]	@ (800e99c <tcp_input+0x2c8>)
 800e92a:	480c      	ldr	r0, [pc, #48]	@ (800e95c <tcp_input+0x288>)
 800e92c:	f007 f8e8 	bl	8015b00 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e930:	69fb      	ldr	r3, [r7, #28]
 800e932:	7a1b      	ldrb	r3, [r3, #8]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d033      	beq.n	800e9a0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e938:	69fb      	ldr	r3, [r7, #28]
 800e93a:	7a1a      	ldrb	r2, [r3, #8]
 800e93c:	4b09      	ldr	r3, [pc, #36]	@ (800e964 <tcp_input+0x290>)
 800e93e:	685b      	ldr	r3, [r3, #4]
 800e940:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e944:	3301      	adds	r3, #1
 800e946:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e948:	429a      	cmp	r2, r3
 800e94a:	d029      	beq.n	800e9a0 <tcp_input+0x2cc>
      prev = pcb;
 800e94c:	69fb      	ldr	r3, [r7, #28]
 800e94e:	61bb      	str	r3, [r7, #24]
      continue;
 800e950:	e06b      	b.n	800ea2a <tcp_input+0x356>
 800e952:	bf00      	nop
 800e954:	080195b4 	.word	0x080195b4
 800e958:	080195e8 	.word	0x080195e8
 800e95c:	08019600 	.word	0x08019600
 800e960:	20008a68 	.word	0x20008a68
 800e964:	20005b24 	.word	0x20005b24
 800e968:	20008a6c 	.word	0x20008a6c
 800e96c:	20008a70 	.word	0x20008a70
 800e970:	20008a6e 	.word	0x20008a6e
 800e974:	08019628 	.word	0x08019628
 800e978:	08019638 	.word	0x08019638
 800e97c:	08019644 	.word	0x08019644
 800e980:	20008a78 	.word	0x20008a78
 800e984:	20008a7c 	.word	0x20008a7c
 800e988:	20008a84 	.word	0x20008a84
 800e98c:	20008a82 	.word	0x20008a82
 800e990:	20008a4c 	.word	0x20008a4c
 800e994:	08019664 	.word	0x08019664
 800e998:	0801968c 	.word	0x0801968c
 800e99c:	080196b8 	.word	0x080196b8
    }

    if (pcb->remote_port == tcphdr->src &&
 800e9a0:	69fb      	ldr	r3, [r7, #28]
 800e9a2:	8b1a      	ldrh	r2, [r3, #24]
 800e9a4:	4b72      	ldr	r3, [pc, #456]	@ (800eb70 <tcp_input+0x49c>)
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	881b      	ldrh	r3, [r3, #0]
 800e9aa:	b29b      	uxth	r3, r3
 800e9ac:	429a      	cmp	r2, r3
 800e9ae:	d13a      	bne.n	800ea26 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800e9b0:	69fb      	ldr	r3, [r7, #28]
 800e9b2:	8ada      	ldrh	r2, [r3, #22]
 800e9b4:	4b6e      	ldr	r3, [pc, #440]	@ (800eb70 <tcp_input+0x49c>)
 800e9b6:	681b      	ldr	r3, [r3, #0]
 800e9b8:	885b      	ldrh	r3, [r3, #2]
 800e9ba:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800e9bc:	429a      	cmp	r2, r3
 800e9be:	d132      	bne.n	800ea26 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e9c0:	69fb      	ldr	r3, [r7, #28]
 800e9c2:	685a      	ldr	r2, [r3, #4]
 800e9c4:	4b6b      	ldr	r3, [pc, #428]	@ (800eb74 <tcp_input+0x4a0>)
 800e9c6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800e9c8:	429a      	cmp	r2, r3
 800e9ca:	d12c      	bne.n	800ea26 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e9cc:	69fb      	ldr	r3, [r7, #28]
 800e9ce:	681a      	ldr	r2, [r3, #0]
 800e9d0:	4b68      	ldr	r3, [pc, #416]	@ (800eb74 <tcp_input+0x4a0>)
 800e9d2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e9d4:	429a      	cmp	r2, r3
 800e9d6:	d126      	bne.n	800ea26 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e9d8:	69fb      	ldr	r3, [r7, #28]
 800e9da:	68db      	ldr	r3, [r3, #12]
 800e9dc:	69fa      	ldr	r2, [r7, #28]
 800e9de:	429a      	cmp	r2, r3
 800e9e0:	d106      	bne.n	800e9f0 <tcp_input+0x31c>
 800e9e2:	4b65      	ldr	r3, [pc, #404]	@ (800eb78 <tcp_input+0x4a4>)
 800e9e4:	f240 120d 	movw	r2, #269	@ 0x10d
 800e9e8:	4964      	ldr	r1, [pc, #400]	@ (800eb7c <tcp_input+0x4a8>)
 800e9ea:	4865      	ldr	r0, [pc, #404]	@ (800eb80 <tcp_input+0x4ac>)
 800e9ec:	f007 f888 	bl	8015b00 <iprintf>
      if (prev != NULL) {
 800e9f0:	69bb      	ldr	r3, [r7, #24]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d00a      	beq.n	800ea0c <tcp_input+0x338>
        prev->next = pcb->next;
 800e9f6:	69fb      	ldr	r3, [r7, #28]
 800e9f8:	68da      	ldr	r2, [r3, #12]
 800e9fa:	69bb      	ldr	r3, [r7, #24]
 800e9fc:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800e9fe:	4b61      	ldr	r3, [pc, #388]	@ (800eb84 <tcp_input+0x4b0>)
 800ea00:	681a      	ldr	r2, [r3, #0]
 800ea02:	69fb      	ldr	r3, [r7, #28]
 800ea04:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800ea06:	4a5f      	ldr	r2, [pc, #380]	@ (800eb84 <tcp_input+0x4b0>)
 800ea08:	69fb      	ldr	r3, [r7, #28]
 800ea0a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800ea0c:	69fb      	ldr	r3, [r7, #28]
 800ea0e:	68db      	ldr	r3, [r3, #12]
 800ea10:	69fa      	ldr	r2, [r7, #28]
 800ea12:	429a      	cmp	r2, r3
 800ea14:	d111      	bne.n	800ea3a <tcp_input+0x366>
 800ea16:	4b58      	ldr	r3, [pc, #352]	@ (800eb78 <tcp_input+0x4a4>)
 800ea18:	f240 1215 	movw	r2, #277	@ 0x115
 800ea1c:	495a      	ldr	r1, [pc, #360]	@ (800eb88 <tcp_input+0x4b4>)
 800ea1e:	4858      	ldr	r0, [pc, #352]	@ (800eb80 <tcp_input+0x4ac>)
 800ea20:	f007 f86e 	bl	8015b00 <iprintf>
      break;
 800ea24:	e009      	b.n	800ea3a <tcp_input+0x366>
    }
    prev = pcb;
 800ea26:	69fb      	ldr	r3, [r7, #28]
 800ea28:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800ea2a:	69fb      	ldr	r3, [r7, #28]
 800ea2c:	68db      	ldr	r3, [r3, #12]
 800ea2e:	61fb      	str	r3, [r7, #28]
 800ea30:	69fb      	ldr	r3, [r7, #28]
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	f47f af5e 	bne.w	800e8f4 <tcp_input+0x220>
 800ea38:	e000      	b.n	800ea3c <tcp_input+0x368>
      break;
 800ea3a:	bf00      	nop
  }

  if (pcb == NULL) {
 800ea3c:	69fb      	ldr	r3, [r7, #28]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	f040 80aa 	bne.w	800eb98 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800ea44:	4b51      	ldr	r3, [pc, #324]	@ (800eb8c <tcp_input+0x4b8>)
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	61fb      	str	r3, [r7, #28]
 800ea4a:	e03f      	b.n	800eacc <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800ea4c:	69fb      	ldr	r3, [r7, #28]
 800ea4e:	7d1b      	ldrb	r3, [r3, #20]
 800ea50:	2b0a      	cmp	r3, #10
 800ea52:	d006      	beq.n	800ea62 <tcp_input+0x38e>
 800ea54:	4b48      	ldr	r3, [pc, #288]	@ (800eb78 <tcp_input+0x4a4>)
 800ea56:	f240 121f 	movw	r2, #287	@ 0x11f
 800ea5a:	494d      	ldr	r1, [pc, #308]	@ (800eb90 <tcp_input+0x4bc>)
 800ea5c:	4848      	ldr	r0, [pc, #288]	@ (800eb80 <tcp_input+0x4ac>)
 800ea5e:	f007 f84f 	bl	8015b00 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ea62:	69fb      	ldr	r3, [r7, #28]
 800ea64:	7a1b      	ldrb	r3, [r3, #8]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d009      	beq.n	800ea7e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800ea6a:	69fb      	ldr	r3, [r7, #28]
 800ea6c:	7a1a      	ldrb	r2, [r3, #8]
 800ea6e:	4b41      	ldr	r3, [pc, #260]	@ (800eb74 <tcp_input+0x4a0>)
 800ea70:	685b      	ldr	r3, [r3, #4]
 800ea72:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ea76:	3301      	adds	r3, #1
 800ea78:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800ea7a:	429a      	cmp	r2, r3
 800ea7c:	d122      	bne.n	800eac4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800ea7e:	69fb      	ldr	r3, [r7, #28]
 800ea80:	8b1a      	ldrh	r2, [r3, #24]
 800ea82:	4b3b      	ldr	r3, [pc, #236]	@ (800eb70 <tcp_input+0x49c>)
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	881b      	ldrh	r3, [r3, #0]
 800ea88:	b29b      	uxth	r3, r3
 800ea8a:	429a      	cmp	r2, r3
 800ea8c:	d11b      	bne.n	800eac6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800ea8e:	69fb      	ldr	r3, [r7, #28]
 800ea90:	8ada      	ldrh	r2, [r3, #22]
 800ea92:	4b37      	ldr	r3, [pc, #220]	@ (800eb70 <tcp_input+0x49c>)
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	885b      	ldrh	r3, [r3, #2]
 800ea98:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800ea9a:	429a      	cmp	r2, r3
 800ea9c:	d113      	bne.n	800eac6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800ea9e:	69fb      	ldr	r3, [r7, #28]
 800eaa0:	685a      	ldr	r2, [r3, #4]
 800eaa2:	4b34      	ldr	r3, [pc, #208]	@ (800eb74 <tcp_input+0x4a0>)
 800eaa4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800eaa6:	429a      	cmp	r2, r3
 800eaa8:	d10d      	bne.n	800eac6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800eaaa:	69fb      	ldr	r3, [r7, #28]
 800eaac:	681a      	ldr	r2, [r3, #0]
 800eaae:	4b31      	ldr	r3, [pc, #196]	@ (800eb74 <tcp_input+0x4a0>)
 800eab0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800eab2:	429a      	cmp	r2, r3
 800eab4:	d107      	bne.n	800eac6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800eab6:	69f8      	ldr	r0, [r7, #28]
 800eab8:	f000 fb56 	bl	800f168 <tcp_timewait_input>
        }
        pbuf_free(p);
 800eabc:	6878      	ldr	r0, [r7, #4]
 800eabe:	f7fd ffdf 	bl	800ca80 <pbuf_free>
        return;
 800eac2:	e1fd      	b.n	800eec0 <tcp_input+0x7ec>
        continue;
 800eac4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800eac6:	69fb      	ldr	r3, [r7, #28]
 800eac8:	68db      	ldr	r3, [r3, #12]
 800eaca:	61fb      	str	r3, [r7, #28]
 800eacc:	69fb      	ldr	r3, [r7, #28]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d1bc      	bne.n	800ea4c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800ead2:	2300      	movs	r3, #0
 800ead4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800ead6:	4b2f      	ldr	r3, [pc, #188]	@ (800eb94 <tcp_input+0x4c0>)
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	617b      	str	r3, [r7, #20]
 800eadc:	e02a      	b.n	800eb34 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800eade:	697b      	ldr	r3, [r7, #20]
 800eae0:	7a1b      	ldrb	r3, [r3, #8]
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d00c      	beq.n	800eb00 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800eae6:	697b      	ldr	r3, [r7, #20]
 800eae8:	7a1a      	ldrb	r2, [r3, #8]
 800eaea:	4b22      	ldr	r3, [pc, #136]	@ (800eb74 <tcp_input+0x4a0>)
 800eaec:	685b      	ldr	r3, [r3, #4]
 800eaee:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800eaf2:	3301      	adds	r3, #1
 800eaf4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800eaf6:	429a      	cmp	r2, r3
 800eaf8:	d002      	beq.n	800eb00 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800eafa:	697b      	ldr	r3, [r7, #20]
 800eafc:	61bb      	str	r3, [r7, #24]
        continue;
 800eafe:	e016      	b.n	800eb2e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800eb00:	697b      	ldr	r3, [r7, #20]
 800eb02:	8ada      	ldrh	r2, [r3, #22]
 800eb04:	4b1a      	ldr	r3, [pc, #104]	@ (800eb70 <tcp_input+0x49c>)
 800eb06:	681b      	ldr	r3, [r3, #0]
 800eb08:	885b      	ldrh	r3, [r3, #2]
 800eb0a:	b29b      	uxth	r3, r3
 800eb0c:	429a      	cmp	r2, r3
 800eb0e:	d10c      	bne.n	800eb2a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800eb10:	697b      	ldr	r3, [r7, #20]
 800eb12:	681a      	ldr	r2, [r3, #0]
 800eb14:	4b17      	ldr	r3, [pc, #92]	@ (800eb74 <tcp_input+0x4a0>)
 800eb16:	695b      	ldr	r3, [r3, #20]
 800eb18:	429a      	cmp	r2, r3
 800eb1a:	d00f      	beq.n	800eb3c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800eb1c:	697b      	ldr	r3, [r7, #20]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d00d      	beq.n	800eb3e <tcp_input+0x46a>
 800eb22:	697b      	ldr	r3, [r7, #20]
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d009      	beq.n	800eb3e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800eb2a:	697b      	ldr	r3, [r7, #20]
 800eb2c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800eb2e:	697b      	ldr	r3, [r7, #20]
 800eb30:	68db      	ldr	r3, [r3, #12]
 800eb32:	617b      	str	r3, [r7, #20]
 800eb34:	697b      	ldr	r3, [r7, #20]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d1d1      	bne.n	800eade <tcp_input+0x40a>
 800eb3a:	e000      	b.n	800eb3e <tcp_input+0x46a>
            break;
 800eb3c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800eb3e:	697b      	ldr	r3, [r7, #20]
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d029      	beq.n	800eb98 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800eb44:	69bb      	ldr	r3, [r7, #24]
 800eb46:	2b00      	cmp	r3, #0
 800eb48:	d00a      	beq.n	800eb60 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800eb4a:	697b      	ldr	r3, [r7, #20]
 800eb4c:	68da      	ldr	r2, [r3, #12]
 800eb4e:	69bb      	ldr	r3, [r7, #24]
 800eb50:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800eb52:	4b10      	ldr	r3, [pc, #64]	@ (800eb94 <tcp_input+0x4c0>)
 800eb54:	681a      	ldr	r2, [r3, #0]
 800eb56:	697b      	ldr	r3, [r7, #20]
 800eb58:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800eb5a:	4a0e      	ldr	r2, [pc, #56]	@ (800eb94 <tcp_input+0x4c0>)
 800eb5c:	697b      	ldr	r3, [r7, #20]
 800eb5e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800eb60:	6978      	ldr	r0, [r7, #20]
 800eb62:	f000 fa03 	bl	800ef6c <tcp_listen_input>
      }
      pbuf_free(p);
 800eb66:	6878      	ldr	r0, [r7, #4]
 800eb68:	f7fd ff8a 	bl	800ca80 <pbuf_free>
      return;
 800eb6c:	e1a8      	b.n	800eec0 <tcp_input+0x7ec>
 800eb6e:	bf00      	nop
 800eb70:	20008a68 	.word	0x20008a68
 800eb74:	20005b24 	.word	0x20005b24
 800eb78:	080195b4 	.word	0x080195b4
 800eb7c:	080196e0 	.word	0x080196e0
 800eb80:	08019600 	.word	0x08019600
 800eb84:	20008a4c 	.word	0x20008a4c
 800eb88:	0801970c 	.word	0x0801970c
 800eb8c:	20008a50 	.word	0x20008a50
 800eb90:	08019738 	.word	0x08019738
 800eb94:	20008a48 	.word	0x20008a48
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800eb98:	69fb      	ldr	r3, [r7, #28]
 800eb9a:	2b00      	cmp	r3, #0
 800eb9c:	f000 8158 	beq.w	800ee50 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800eba0:	4b95      	ldr	r3, [pc, #596]	@ (800edf8 <tcp_input+0x724>)
 800eba2:	2200      	movs	r2, #0
 800eba4:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	891a      	ldrh	r2, [r3, #8]
 800ebaa:	4b93      	ldr	r3, [pc, #588]	@ (800edf8 <tcp_input+0x724>)
 800ebac:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800ebae:	4a92      	ldr	r2, [pc, #584]	@ (800edf8 <tcp_input+0x724>)
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800ebb4:	4b91      	ldr	r3, [pc, #580]	@ (800edfc <tcp_input+0x728>)
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	4a8f      	ldr	r2, [pc, #572]	@ (800edf8 <tcp_input+0x724>)
 800ebba:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800ebbc:	4b90      	ldr	r3, [pc, #576]	@ (800ee00 <tcp_input+0x72c>)
 800ebbe:	2200      	movs	r2, #0
 800ebc0:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800ebc2:	4b90      	ldr	r3, [pc, #576]	@ (800ee04 <tcp_input+0x730>)
 800ebc4:	2200      	movs	r2, #0
 800ebc6:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800ebc8:	4b8f      	ldr	r3, [pc, #572]	@ (800ee08 <tcp_input+0x734>)
 800ebca:	2200      	movs	r2, #0
 800ebcc:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800ebce:	4b8f      	ldr	r3, [pc, #572]	@ (800ee0c <tcp_input+0x738>)
 800ebd0:	781b      	ldrb	r3, [r3, #0]
 800ebd2:	f003 0308 	and.w	r3, r3, #8
 800ebd6:	2b00      	cmp	r3, #0
 800ebd8:	d006      	beq.n	800ebe8 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	7b5b      	ldrb	r3, [r3, #13]
 800ebde:	f043 0301 	orr.w	r3, r3, #1
 800ebe2:	b2da      	uxtb	r2, r3
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800ebe8:	69fb      	ldr	r3, [r7, #28]
 800ebea:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d017      	beq.n	800ec20 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800ebf0:	69f8      	ldr	r0, [r7, #28]
 800ebf2:	f7ff f929 	bl	800de48 <tcp_process_refused_data>
 800ebf6:	4603      	mov	r3, r0
 800ebf8:	f113 0f0d 	cmn.w	r3, #13
 800ebfc:	d007      	beq.n	800ec0e <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800ebfe:	69fb      	ldr	r3, [r7, #28]
 800ec00:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d00c      	beq.n	800ec20 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800ec06:	4b82      	ldr	r3, [pc, #520]	@ (800ee10 <tcp_input+0x73c>)
 800ec08:	881b      	ldrh	r3, [r3, #0]
 800ec0a:	2b00      	cmp	r3, #0
 800ec0c:	d008      	beq.n	800ec20 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800ec0e:	69fb      	ldr	r3, [r7, #28]
 800ec10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	f040 80e3 	bne.w	800edde <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800ec18:	69f8      	ldr	r0, [r7, #28]
 800ec1a:	f003 f9a7 	bl	8011f6c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800ec1e:	e0de      	b.n	800edde <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800ec20:	4a7c      	ldr	r2, [pc, #496]	@ (800ee14 <tcp_input+0x740>)
 800ec22:	69fb      	ldr	r3, [r7, #28]
 800ec24:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800ec26:	69f8      	ldr	r0, [r7, #28]
 800ec28:	f000 fb18 	bl	800f25c <tcp_process>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800ec30:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ec34:	f113 0f0d 	cmn.w	r3, #13
 800ec38:	f000 80d3 	beq.w	800ede2 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800ec3c:	4b71      	ldr	r3, [pc, #452]	@ (800ee04 <tcp_input+0x730>)
 800ec3e:	781b      	ldrb	r3, [r3, #0]
 800ec40:	f003 0308 	and.w	r3, r3, #8
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d015      	beq.n	800ec74 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800ec48:	69fb      	ldr	r3, [r7, #28]
 800ec4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d008      	beq.n	800ec64 <tcp_input+0x590>
 800ec52:	69fb      	ldr	r3, [r7, #28]
 800ec54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ec58:	69fa      	ldr	r2, [r7, #28]
 800ec5a:	6912      	ldr	r2, [r2, #16]
 800ec5c:	f06f 010d 	mvn.w	r1, #13
 800ec60:	4610      	mov	r0, r2
 800ec62:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ec64:	69f9      	ldr	r1, [r7, #28]
 800ec66:	486c      	ldr	r0, [pc, #432]	@ (800ee18 <tcp_input+0x744>)
 800ec68:	f7ff fbbc 	bl	800e3e4 <tcp_pcb_remove>
        tcp_free(pcb);
 800ec6c:	69f8      	ldr	r0, [r7, #28]
 800ec6e:	f7fe f9a7 	bl	800cfc0 <tcp_free>
 800ec72:	e0da      	b.n	800ee2a <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800ec74:	2300      	movs	r3, #0
 800ec76:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800ec78:	4b63      	ldr	r3, [pc, #396]	@ (800ee08 <tcp_input+0x734>)
 800ec7a:	881b      	ldrh	r3, [r3, #0]
 800ec7c:	2b00      	cmp	r3, #0
 800ec7e:	d01d      	beq.n	800ecbc <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800ec80:	4b61      	ldr	r3, [pc, #388]	@ (800ee08 <tcp_input+0x734>)
 800ec82:	881b      	ldrh	r3, [r3, #0]
 800ec84:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800ec86:	69fb      	ldr	r3, [r7, #28]
 800ec88:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec8c:	2b00      	cmp	r3, #0
 800ec8e:	d00a      	beq.n	800eca6 <tcp_input+0x5d2>
 800ec90:	69fb      	ldr	r3, [r7, #28]
 800ec92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ec96:	69fa      	ldr	r2, [r7, #28]
 800ec98:	6910      	ldr	r0, [r2, #16]
 800ec9a:	89fa      	ldrh	r2, [r7, #14]
 800ec9c:	69f9      	ldr	r1, [r7, #28]
 800ec9e:	4798      	blx	r3
 800eca0:	4603      	mov	r3, r0
 800eca2:	74fb      	strb	r3, [r7, #19]
 800eca4:	e001      	b.n	800ecaa <tcp_input+0x5d6>
 800eca6:	2300      	movs	r3, #0
 800eca8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800ecaa:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ecae:	f113 0f0d 	cmn.w	r3, #13
 800ecb2:	f000 8098 	beq.w	800ede6 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800ecb6:	4b54      	ldr	r3, [pc, #336]	@ (800ee08 <tcp_input+0x734>)
 800ecb8:	2200      	movs	r2, #0
 800ecba:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800ecbc:	69f8      	ldr	r0, [r7, #28]
 800ecbe:	f000 f915 	bl	800eeec <tcp_input_delayed_close>
 800ecc2:	4603      	mov	r3, r0
 800ecc4:	2b00      	cmp	r3, #0
 800ecc6:	f040 8090 	bne.w	800edea <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800ecca:	4b4d      	ldr	r3, [pc, #308]	@ (800ee00 <tcp_input+0x72c>)
 800eccc:	681b      	ldr	r3, [r3, #0]
 800ecce:	2b00      	cmp	r3, #0
 800ecd0:	d041      	beq.n	800ed56 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800ecd2:	69fb      	ldr	r3, [r7, #28]
 800ecd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d006      	beq.n	800ece8 <tcp_input+0x614>
 800ecda:	4b50      	ldr	r3, [pc, #320]	@ (800ee1c <tcp_input+0x748>)
 800ecdc:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800ece0:	494f      	ldr	r1, [pc, #316]	@ (800ee20 <tcp_input+0x74c>)
 800ece2:	4850      	ldr	r0, [pc, #320]	@ (800ee24 <tcp_input+0x750>)
 800ece4:	f006 ff0c 	bl	8015b00 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800ece8:	69fb      	ldr	r3, [r7, #28]
 800ecea:	8b5b      	ldrh	r3, [r3, #26]
 800ecec:	f003 0310 	and.w	r3, r3, #16
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d008      	beq.n	800ed06 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800ecf4:	4b42      	ldr	r3, [pc, #264]	@ (800ee00 <tcp_input+0x72c>)
 800ecf6:	681b      	ldr	r3, [r3, #0]
 800ecf8:	4618      	mov	r0, r3
 800ecfa:	f7fd fec1 	bl	800ca80 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800ecfe:	69f8      	ldr	r0, [r7, #28]
 800ed00:	f7fe fc46 	bl	800d590 <tcp_abort>
            goto aborted;
 800ed04:	e091      	b.n	800ee2a <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800ed06:	69fb      	ldr	r3, [r7, #28]
 800ed08:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ed0c:	2b00      	cmp	r3, #0
 800ed0e:	d00c      	beq.n	800ed2a <tcp_input+0x656>
 800ed10:	69fb      	ldr	r3, [r7, #28]
 800ed12:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800ed16:	69fb      	ldr	r3, [r7, #28]
 800ed18:	6918      	ldr	r0, [r3, #16]
 800ed1a:	4b39      	ldr	r3, [pc, #228]	@ (800ee00 <tcp_input+0x72c>)
 800ed1c:	681a      	ldr	r2, [r3, #0]
 800ed1e:	2300      	movs	r3, #0
 800ed20:	69f9      	ldr	r1, [r7, #28]
 800ed22:	47a0      	blx	r4
 800ed24:	4603      	mov	r3, r0
 800ed26:	74fb      	strb	r3, [r7, #19]
 800ed28:	e008      	b.n	800ed3c <tcp_input+0x668>
 800ed2a:	4b35      	ldr	r3, [pc, #212]	@ (800ee00 <tcp_input+0x72c>)
 800ed2c:	681a      	ldr	r2, [r3, #0]
 800ed2e:	2300      	movs	r3, #0
 800ed30:	69f9      	ldr	r1, [r7, #28]
 800ed32:	2000      	movs	r0, #0
 800ed34:	f7ff f95e 	bl	800dff4 <tcp_recv_null>
 800ed38:	4603      	mov	r3, r0
 800ed3a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800ed3c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ed40:	f113 0f0d 	cmn.w	r3, #13
 800ed44:	d053      	beq.n	800edee <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800ed46:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d003      	beq.n	800ed56 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800ed4e:	4b2c      	ldr	r3, [pc, #176]	@ (800ee00 <tcp_input+0x72c>)
 800ed50:	681a      	ldr	r2, [r3, #0]
 800ed52:	69fb      	ldr	r3, [r7, #28]
 800ed54:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800ed56:	4b2b      	ldr	r3, [pc, #172]	@ (800ee04 <tcp_input+0x730>)
 800ed58:	781b      	ldrb	r3, [r3, #0]
 800ed5a:	f003 0320 	and.w	r3, r3, #32
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d030      	beq.n	800edc4 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800ed62:	69fb      	ldr	r3, [r7, #28]
 800ed64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d009      	beq.n	800ed7e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800ed6a:	69fb      	ldr	r3, [r7, #28]
 800ed6c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed6e:	7b5a      	ldrb	r2, [r3, #13]
 800ed70:	69fb      	ldr	r3, [r7, #28]
 800ed72:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800ed74:	f042 0220 	orr.w	r2, r2, #32
 800ed78:	b2d2      	uxtb	r2, r2
 800ed7a:	735a      	strb	r2, [r3, #13]
 800ed7c:	e022      	b.n	800edc4 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800ed7e:	69fb      	ldr	r3, [r7, #28]
 800ed80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ed82:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800ed86:	d005      	beq.n	800ed94 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800ed88:	69fb      	ldr	r3, [r7, #28]
 800ed8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800ed8c:	3301      	adds	r3, #1
 800ed8e:	b29a      	uxth	r2, r3
 800ed90:	69fb      	ldr	r3, [r7, #28]
 800ed92:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800ed94:	69fb      	ldr	r3, [r7, #28]
 800ed96:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	d00b      	beq.n	800edb6 <tcp_input+0x6e2>
 800ed9e:	69fb      	ldr	r3, [r7, #28]
 800eda0:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800eda4:	69fb      	ldr	r3, [r7, #28]
 800eda6:	6918      	ldr	r0, [r3, #16]
 800eda8:	2300      	movs	r3, #0
 800edaa:	2200      	movs	r2, #0
 800edac:	69f9      	ldr	r1, [r7, #28]
 800edae:	47a0      	blx	r4
 800edb0:	4603      	mov	r3, r0
 800edb2:	74fb      	strb	r3, [r7, #19]
 800edb4:	e001      	b.n	800edba <tcp_input+0x6e6>
 800edb6:	2300      	movs	r3, #0
 800edb8:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800edba:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800edbe:	f113 0f0d 	cmn.w	r3, #13
 800edc2:	d016      	beq.n	800edf2 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800edc4:	4b13      	ldr	r3, [pc, #76]	@ (800ee14 <tcp_input+0x740>)
 800edc6:	2200      	movs	r2, #0
 800edc8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800edca:	69f8      	ldr	r0, [r7, #28]
 800edcc:	f000 f88e 	bl	800eeec <tcp_input_delayed_close>
 800edd0:	4603      	mov	r3, r0
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d128      	bne.n	800ee28 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800edd6:	69f8      	ldr	r0, [r7, #28]
 800edd8:	f002 fac2 	bl	8011360 <tcp_output>
 800eddc:	e025      	b.n	800ee2a <tcp_input+0x756>
        goto aborted;
 800edde:	bf00      	nop
 800ede0:	e023      	b.n	800ee2a <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800ede2:	bf00      	nop
 800ede4:	e021      	b.n	800ee2a <tcp_input+0x756>
              goto aborted;
 800ede6:	bf00      	nop
 800ede8:	e01f      	b.n	800ee2a <tcp_input+0x756>
          goto aborted;
 800edea:	bf00      	nop
 800edec:	e01d      	b.n	800ee2a <tcp_input+0x756>
            goto aborted;
 800edee:	bf00      	nop
 800edf0:	e01b      	b.n	800ee2a <tcp_input+0x756>
              goto aborted;
 800edf2:	bf00      	nop
 800edf4:	e019      	b.n	800ee2a <tcp_input+0x756>
 800edf6:	bf00      	nop
 800edf8:	20008a58 	.word	0x20008a58
 800edfc:	20008a68 	.word	0x20008a68
 800ee00:	20008a88 	.word	0x20008a88
 800ee04:	20008a85 	.word	0x20008a85
 800ee08:	20008a80 	.word	0x20008a80
 800ee0c:	20008a84 	.word	0x20008a84
 800ee10:	20008a82 	.word	0x20008a82
 800ee14:	20008a8c 	.word	0x20008a8c
 800ee18:	20008a4c 	.word	0x20008a4c
 800ee1c:	080195b4 	.word	0x080195b4
 800ee20:	08019768 	.word	0x08019768
 800ee24:	08019600 	.word	0x08019600
          goto aborted;
 800ee28:	bf00      	nop
    tcp_input_pcb = NULL;
 800ee2a:	4b27      	ldr	r3, [pc, #156]	@ (800eec8 <tcp_input+0x7f4>)
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800ee30:	4b26      	ldr	r3, [pc, #152]	@ (800eecc <tcp_input+0x7f8>)
 800ee32:	2200      	movs	r2, #0
 800ee34:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800ee36:	4b26      	ldr	r3, [pc, #152]	@ (800eed0 <tcp_input+0x7fc>)
 800ee38:	685b      	ldr	r3, [r3, #4]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d03f      	beq.n	800eebe <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800ee3e:	4b24      	ldr	r3, [pc, #144]	@ (800eed0 <tcp_input+0x7fc>)
 800ee40:	685b      	ldr	r3, [r3, #4]
 800ee42:	4618      	mov	r0, r3
 800ee44:	f7fd fe1c 	bl	800ca80 <pbuf_free>
      inseg.p = NULL;
 800ee48:	4b21      	ldr	r3, [pc, #132]	@ (800eed0 <tcp_input+0x7fc>)
 800ee4a:	2200      	movs	r2, #0
 800ee4c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800ee4e:	e036      	b.n	800eebe <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800ee50:	4b20      	ldr	r3, [pc, #128]	@ (800eed4 <tcp_input+0x800>)
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	899b      	ldrh	r3, [r3, #12]
 800ee56:	b29b      	uxth	r3, r3
 800ee58:	4618      	mov	r0, r3
 800ee5a:	f7fc fab7 	bl	800b3cc <lwip_htons>
 800ee5e:	4603      	mov	r3, r0
 800ee60:	b2db      	uxtb	r3, r3
 800ee62:	f003 0304 	and.w	r3, r3, #4
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d118      	bne.n	800ee9c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ee6a:	4b1b      	ldr	r3, [pc, #108]	@ (800eed8 <tcp_input+0x804>)
 800ee6c:	6819      	ldr	r1, [r3, #0]
 800ee6e:	4b1b      	ldr	r3, [pc, #108]	@ (800eedc <tcp_input+0x808>)
 800ee70:	881b      	ldrh	r3, [r3, #0]
 800ee72:	461a      	mov	r2, r3
 800ee74:	4b1a      	ldr	r3, [pc, #104]	@ (800eee0 <tcp_input+0x80c>)
 800ee76:	681b      	ldr	r3, [r3, #0]
 800ee78:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ee7a:	4b16      	ldr	r3, [pc, #88]	@ (800eed4 <tcp_input+0x800>)
 800ee7c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ee7e:	885b      	ldrh	r3, [r3, #2]
 800ee80:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ee82:	4a14      	ldr	r2, [pc, #80]	@ (800eed4 <tcp_input+0x800>)
 800ee84:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ee86:	8812      	ldrh	r2, [r2, #0]
 800ee88:	b292      	uxth	r2, r2
 800ee8a:	9202      	str	r2, [sp, #8]
 800ee8c:	9301      	str	r3, [sp, #4]
 800ee8e:	4b15      	ldr	r3, [pc, #84]	@ (800eee4 <tcp_input+0x810>)
 800ee90:	9300      	str	r3, [sp, #0]
 800ee92:	4b15      	ldr	r3, [pc, #84]	@ (800eee8 <tcp_input+0x814>)
 800ee94:	4602      	mov	r2, r0
 800ee96:	2000      	movs	r0, #0
 800ee98:	f003 f816 	bl	8011ec8 <tcp_rst>
    pbuf_free(p);
 800ee9c:	6878      	ldr	r0, [r7, #4]
 800ee9e:	f7fd fdef 	bl	800ca80 <pbuf_free>
  return;
 800eea2:	e00c      	b.n	800eebe <tcp_input+0x7ea>
    goto dropped;
 800eea4:	bf00      	nop
 800eea6:	e006      	b.n	800eeb6 <tcp_input+0x7e2>
    goto dropped;
 800eea8:	bf00      	nop
 800eeaa:	e004      	b.n	800eeb6 <tcp_input+0x7e2>
    goto dropped;
 800eeac:	bf00      	nop
 800eeae:	e002      	b.n	800eeb6 <tcp_input+0x7e2>
      goto dropped;
 800eeb0:	bf00      	nop
 800eeb2:	e000      	b.n	800eeb6 <tcp_input+0x7e2>
      goto dropped;
 800eeb4:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800eeb6:	6878      	ldr	r0, [r7, #4]
 800eeb8:	f7fd fde2 	bl	800ca80 <pbuf_free>
 800eebc:	e000      	b.n	800eec0 <tcp_input+0x7ec>
  return;
 800eebe:	bf00      	nop
}
 800eec0:	3724      	adds	r7, #36	@ 0x24
 800eec2:	46bd      	mov	sp, r7
 800eec4:	bd90      	pop	{r4, r7, pc}
 800eec6:	bf00      	nop
 800eec8:	20008a8c 	.word	0x20008a8c
 800eecc:	20008a88 	.word	0x20008a88
 800eed0:	20008a58 	.word	0x20008a58
 800eed4:	20008a68 	.word	0x20008a68
 800eed8:	20008a7c 	.word	0x20008a7c
 800eedc:	20008a82 	.word	0x20008a82
 800eee0:	20008a78 	.word	0x20008a78
 800eee4:	20005b34 	.word	0x20005b34
 800eee8:	20005b38 	.word	0x20005b38

0800eeec <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b082      	sub	sp, #8
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2b00      	cmp	r3, #0
 800eef8:	d106      	bne.n	800ef08 <tcp_input_delayed_close+0x1c>
 800eefa:	4b17      	ldr	r3, [pc, #92]	@ (800ef58 <tcp_input_delayed_close+0x6c>)
 800eefc:	f240 225a 	movw	r2, #602	@ 0x25a
 800ef00:	4916      	ldr	r1, [pc, #88]	@ (800ef5c <tcp_input_delayed_close+0x70>)
 800ef02:	4817      	ldr	r0, [pc, #92]	@ (800ef60 <tcp_input_delayed_close+0x74>)
 800ef04:	f006 fdfc 	bl	8015b00 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800ef08:	4b16      	ldr	r3, [pc, #88]	@ (800ef64 <tcp_input_delayed_close+0x78>)
 800ef0a:	781b      	ldrb	r3, [r3, #0]
 800ef0c:	f003 0310 	and.w	r3, r3, #16
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d01c      	beq.n	800ef4e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	8b5b      	ldrh	r3, [r3, #26]
 800ef18:	f003 0310 	and.w	r3, r3, #16
 800ef1c:	2b00      	cmp	r3, #0
 800ef1e:	d10d      	bne.n	800ef3c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ef26:	2b00      	cmp	r3, #0
 800ef28:	d008      	beq.n	800ef3c <tcp_input_delayed_close+0x50>
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ef30:	687a      	ldr	r2, [r7, #4]
 800ef32:	6912      	ldr	r2, [r2, #16]
 800ef34:	f06f 010e 	mvn.w	r1, #14
 800ef38:	4610      	mov	r0, r2
 800ef3a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800ef3c:	6879      	ldr	r1, [r7, #4]
 800ef3e:	480a      	ldr	r0, [pc, #40]	@ (800ef68 <tcp_input_delayed_close+0x7c>)
 800ef40:	f7ff fa50 	bl	800e3e4 <tcp_pcb_remove>
    tcp_free(pcb);
 800ef44:	6878      	ldr	r0, [r7, #4]
 800ef46:	f7fe f83b 	bl	800cfc0 <tcp_free>
    return 1;
 800ef4a:	2301      	movs	r3, #1
 800ef4c:	e000      	b.n	800ef50 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800ef4e:	2300      	movs	r3, #0
}
 800ef50:	4618      	mov	r0, r3
 800ef52:	3708      	adds	r7, #8
 800ef54:	46bd      	mov	sp, r7
 800ef56:	bd80      	pop	{r7, pc}
 800ef58:	080195b4 	.word	0x080195b4
 800ef5c:	08019784 	.word	0x08019784
 800ef60:	08019600 	.word	0x08019600
 800ef64:	20008a85 	.word	0x20008a85
 800ef68:	20008a4c 	.word	0x20008a4c

0800ef6c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800ef6c:	b590      	push	{r4, r7, lr}
 800ef6e:	b08b      	sub	sp, #44	@ 0x2c
 800ef70:	af04      	add	r7, sp, #16
 800ef72:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800ef74:	4b6f      	ldr	r3, [pc, #444]	@ (800f134 <tcp_listen_input+0x1c8>)
 800ef76:	781b      	ldrb	r3, [r3, #0]
 800ef78:	f003 0304 	and.w	r3, r3, #4
 800ef7c:	2b00      	cmp	r3, #0
 800ef7e:	f040 80d2 	bne.w	800f126 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	2b00      	cmp	r3, #0
 800ef86:	d106      	bne.n	800ef96 <tcp_listen_input+0x2a>
 800ef88:	4b6b      	ldr	r3, [pc, #428]	@ (800f138 <tcp_listen_input+0x1cc>)
 800ef8a:	f240 2281 	movw	r2, #641	@ 0x281
 800ef8e:	496b      	ldr	r1, [pc, #428]	@ (800f13c <tcp_listen_input+0x1d0>)
 800ef90:	486b      	ldr	r0, [pc, #428]	@ (800f140 <tcp_listen_input+0x1d4>)
 800ef92:	f006 fdb5 	bl	8015b00 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800ef96:	4b67      	ldr	r3, [pc, #412]	@ (800f134 <tcp_listen_input+0x1c8>)
 800ef98:	781b      	ldrb	r3, [r3, #0]
 800ef9a:	f003 0310 	and.w	r3, r3, #16
 800ef9e:	2b00      	cmp	r3, #0
 800efa0:	d019      	beq.n	800efd6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800efa2:	4b68      	ldr	r3, [pc, #416]	@ (800f144 <tcp_listen_input+0x1d8>)
 800efa4:	6819      	ldr	r1, [r3, #0]
 800efa6:	4b68      	ldr	r3, [pc, #416]	@ (800f148 <tcp_listen_input+0x1dc>)
 800efa8:	881b      	ldrh	r3, [r3, #0]
 800efaa:	461a      	mov	r2, r3
 800efac:	4b67      	ldr	r3, [pc, #412]	@ (800f14c <tcp_listen_input+0x1e0>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800efb2:	4b67      	ldr	r3, [pc, #412]	@ (800f150 <tcp_listen_input+0x1e4>)
 800efb4:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800efb6:	885b      	ldrh	r3, [r3, #2]
 800efb8:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800efba:	4a65      	ldr	r2, [pc, #404]	@ (800f150 <tcp_listen_input+0x1e4>)
 800efbc:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800efbe:	8812      	ldrh	r2, [r2, #0]
 800efc0:	b292      	uxth	r2, r2
 800efc2:	9202      	str	r2, [sp, #8]
 800efc4:	9301      	str	r3, [sp, #4]
 800efc6:	4b63      	ldr	r3, [pc, #396]	@ (800f154 <tcp_listen_input+0x1e8>)
 800efc8:	9300      	str	r3, [sp, #0]
 800efca:	4b63      	ldr	r3, [pc, #396]	@ (800f158 <tcp_listen_input+0x1ec>)
 800efcc:	4602      	mov	r2, r0
 800efce:	6878      	ldr	r0, [r7, #4]
 800efd0:	f002 ff7a 	bl	8011ec8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800efd4:	e0a9      	b.n	800f12a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800efd6:	4b57      	ldr	r3, [pc, #348]	@ (800f134 <tcp_listen_input+0x1c8>)
 800efd8:	781b      	ldrb	r3, [r3, #0]
 800efda:	f003 0302 	and.w	r3, r3, #2
 800efde:	2b00      	cmp	r3, #0
 800efe0:	f000 80a3 	beq.w	800f12a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800efe4:	687b      	ldr	r3, [r7, #4]
 800efe6:	7d5b      	ldrb	r3, [r3, #21]
 800efe8:	4618      	mov	r0, r3
 800efea:	f7ff f927 	bl	800e23c <tcp_alloc>
 800efee:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800eff0:	697b      	ldr	r3, [r7, #20]
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d111      	bne.n	800f01a <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800eff6:	687b      	ldr	r3, [r7, #4]
 800eff8:	699b      	ldr	r3, [r3, #24]
 800effa:	2b00      	cmp	r3, #0
 800effc:	d00a      	beq.n	800f014 <tcp_listen_input+0xa8>
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	699b      	ldr	r3, [r3, #24]
 800f002:	687a      	ldr	r2, [r7, #4]
 800f004:	6910      	ldr	r0, [r2, #16]
 800f006:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800f00a:	2100      	movs	r1, #0
 800f00c:	4798      	blx	r3
 800f00e:	4603      	mov	r3, r0
 800f010:	73bb      	strb	r3, [r7, #14]
      return;
 800f012:	e08b      	b.n	800f12c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800f014:	23f0      	movs	r3, #240	@ 0xf0
 800f016:	73bb      	strb	r3, [r7, #14]
      return;
 800f018:	e088      	b.n	800f12c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800f01a:	4b50      	ldr	r3, [pc, #320]	@ (800f15c <tcp_listen_input+0x1f0>)
 800f01c:	695a      	ldr	r2, [r3, #20]
 800f01e:	697b      	ldr	r3, [r7, #20]
 800f020:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800f022:	4b4e      	ldr	r3, [pc, #312]	@ (800f15c <tcp_listen_input+0x1f0>)
 800f024:	691a      	ldr	r2, [r3, #16]
 800f026:	697b      	ldr	r3, [r7, #20]
 800f028:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	8ada      	ldrh	r2, [r3, #22]
 800f02e:	697b      	ldr	r3, [r7, #20]
 800f030:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800f032:	4b47      	ldr	r3, [pc, #284]	@ (800f150 <tcp_listen_input+0x1e4>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	881b      	ldrh	r3, [r3, #0]
 800f038:	b29a      	uxth	r2, r3
 800f03a:	697b      	ldr	r3, [r7, #20]
 800f03c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800f03e:	697b      	ldr	r3, [r7, #20]
 800f040:	2203      	movs	r2, #3
 800f042:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800f044:	4b41      	ldr	r3, [pc, #260]	@ (800f14c <tcp_listen_input+0x1e0>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	1c5a      	adds	r2, r3, #1
 800f04a:	697b      	ldr	r3, [r7, #20]
 800f04c:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800f04e:	697b      	ldr	r3, [r7, #20]
 800f050:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f052:	697b      	ldr	r3, [r7, #20]
 800f054:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800f056:	6978      	ldr	r0, [r7, #20]
 800f058:	f7ff fa58 	bl	800e50c <tcp_next_iss>
 800f05c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800f05e:	697b      	ldr	r3, [r7, #20]
 800f060:	693a      	ldr	r2, [r7, #16]
 800f062:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800f064:	697b      	ldr	r3, [r7, #20]
 800f066:	693a      	ldr	r2, [r7, #16]
 800f068:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800f06a:	697b      	ldr	r3, [r7, #20]
 800f06c:	693a      	ldr	r2, [r7, #16]
 800f06e:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800f070:	697b      	ldr	r3, [r7, #20]
 800f072:	693a      	ldr	r2, [r7, #16]
 800f074:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800f076:	4b35      	ldr	r3, [pc, #212]	@ (800f14c <tcp_listen_input+0x1e0>)
 800f078:	681b      	ldr	r3, [r3, #0]
 800f07a:	1e5a      	subs	r2, r3, #1
 800f07c:	697b      	ldr	r3, [r7, #20]
 800f07e:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800f080:	687b      	ldr	r3, [r7, #4]
 800f082:	691a      	ldr	r2, [r3, #16]
 800f084:	697b      	ldr	r3, [r7, #20]
 800f086:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800f088:	697b      	ldr	r3, [r7, #20]
 800f08a:	687a      	ldr	r2, [r7, #4]
 800f08c:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	7a5b      	ldrb	r3, [r3, #9]
 800f092:	f003 030c 	and.w	r3, r3, #12
 800f096:	b2da      	uxtb	r2, r3
 800f098:	697b      	ldr	r3, [r7, #20]
 800f09a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	7a1a      	ldrb	r2, [r3, #8]
 800f0a0:	697b      	ldr	r3, [r7, #20]
 800f0a2:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800f0a4:	4b2e      	ldr	r3, [pc, #184]	@ (800f160 <tcp_listen_input+0x1f4>)
 800f0a6:	681a      	ldr	r2, [r3, #0]
 800f0a8:	697b      	ldr	r3, [r7, #20]
 800f0aa:	60da      	str	r2, [r3, #12]
 800f0ac:	4a2c      	ldr	r2, [pc, #176]	@ (800f160 <tcp_listen_input+0x1f4>)
 800f0ae:	697b      	ldr	r3, [r7, #20]
 800f0b0:	6013      	str	r3, [r2, #0]
 800f0b2:	f003 f8cb 	bl	801224c <tcp_timer_needed>
 800f0b6:	4b2b      	ldr	r3, [pc, #172]	@ (800f164 <tcp_listen_input+0x1f8>)
 800f0b8:	2201      	movs	r2, #1
 800f0ba:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800f0bc:	6978      	ldr	r0, [r7, #20]
 800f0be:	f001 fd8b 	bl	8010bd8 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800f0c2:	4b23      	ldr	r3, [pc, #140]	@ (800f150 <tcp_listen_input+0x1e4>)
 800f0c4:	681b      	ldr	r3, [r3, #0]
 800f0c6:	89db      	ldrh	r3, [r3, #14]
 800f0c8:	b29a      	uxth	r2, r3
 800f0ca:	697b      	ldr	r3, [r7, #20]
 800f0cc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800f0d0:	697b      	ldr	r3, [r7, #20]
 800f0d2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f0d6:	697b      	ldr	r3, [r7, #20]
 800f0d8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800f0dc:	697b      	ldr	r3, [r7, #20]
 800f0de:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f0e0:	697b      	ldr	r3, [r7, #20]
 800f0e2:	3304      	adds	r3, #4
 800f0e4:	4618      	mov	r0, r3
 800f0e6:	f004 fdc9 	bl	8013c7c <ip4_route>
 800f0ea:	4601      	mov	r1, r0
 800f0ec:	697b      	ldr	r3, [r7, #20]
 800f0ee:	3304      	adds	r3, #4
 800f0f0:	461a      	mov	r2, r3
 800f0f2:	4620      	mov	r0, r4
 800f0f4:	f7ff fa30 	bl	800e558 <tcp_eff_send_mss_netif>
 800f0f8:	4603      	mov	r3, r0
 800f0fa:	461a      	mov	r2, r3
 800f0fc:	697b      	ldr	r3, [r7, #20]
 800f0fe:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800f100:	2112      	movs	r1, #18
 800f102:	6978      	ldr	r0, [r7, #20]
 800f104:	f002 f83e 	bl	8011184 <tcp_enqueue_flags>
 800f108:	4603      	mov	r3, r0
 800f10a:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800f10c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f110:	2b00      	cmp	r3, #0
 800f112:	d004      	beq.n	800f11e <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800f114:	2100      	movs	r1, #0
 800f116:	6978      	ldr	r0, [r7, #20]
 800f118:	f7fe f97c 	bl	800d414 <tcp_abandon>
      return;
 800f11c:	e006      	b.n	800f12c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800f11e:	6978      	ldr	r0, [r7, #20]
 800f120:	f002 f91e 	bl	8011360 <tcp_output>
  return;
 800f124:	e001      	b.n	800f12a <tcp_listen_input+0x1be>
    return;
 800f126:	bf00      	nop
 800f128:	e000      	b.n	800f12c <tcp_listen_input+0x1c0>
  return;
 800f12a:	bf00      	nop
}
 800f12c:	371c      	adds	r7, #28
 800f12e:	46bd      	mov	sp, r7
 800f130:	bd90      	pop	{r4, r7, pc}
 800f132:	bf00      	nop
 800f134:	20008a84 	.word	0x20008a84
 800f138:	080195b4 	.word	0x080195b4
 800f13c:	080197ac 	.word	0x080197ac
 800f140:	08019600 	.word	0x08019600
 800f144:	20008a7c 	.word	0x20008a7c
 800f148:	20008a82 	.word	0x20008a82
 800f14c:	20008a78 	.word	0x20008a78
 800f150:	20008a68 	.word	0x20008a68
 800f154:	20005b34 	.word	0x20005b34
 800f158:	20005b38 	.word	0x20005b38
 800f15c:	20005b24 	.word	0x20005b24
 800f160:	20008a4c 	.word	0x20008a4c
 800f164:	20008a54 	.word	0x20008a54

0800f168 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b086      	sub	sp, #24
 800f16c:	af04      	add	r7, sp, #16
 800f16e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800f170:	4b2f      	ldr	r3, [pc, #188]	@ (800f230 <tcp_timewait_input+0xc8>)
 800f172:	781b      	ldrb	r3, [r3, #0]
 800f174:	f003 0304 	and.w	r3, r3, #4
 800f178:	2b00      	cmp	r3, #0
 800f17a:	d153      	bne.n	800f224 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	2b00      	cmp	r3, #0
 800f180:	d106      	bne.n	800f190 <tcp_timewait_input+0x28>
 800f182:	4b2c      	ldr	r3, [pc, #176]	@ (800f234 <tcp_timewait_input+0xcc>)
 800f184:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800f188:	492b      	ldr	r1, [pc, #172]	@ (800f238 <tcp_timewait_input+0xd0>)
 800f18a:	482c      	ldr	r0, [pc, #176]	@ (800f23c <tcp_timewait_input+0xd4>)
 800f18c:	f006 fcb8 	bl	8015b00 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800f190:	4b27      	ldr	r3, [pc, #156]	@ (800f230 <tcp_timewait_input+0xc8>)
 800f192:	781b      	ldrb	r3, [r3, #0]
 800f194:	f003 0302 	and.w	r3, r3, #2
 800f198:	2b00      	cmp	r3, #0
 800f19a:	d02a      	beq.n	800f1f2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800f19c:	4b28      	ldr	r3, [pc, #160]	@ (800f240 <tcp_timewait_input+0xd8>)
 800f19e:	681a      	ldr	r2, [r3, #0]
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1a4:	1ad3      	subs	r3, r2, r3
 800f1a6:	2b00      	cmp	r3, #0
 800f1a8:	db2d      	blt.n	800f206 <tcp_timewait_input+0x9e>
 800f1aa:	4b25      	ldr	r3, [pc, #148]	@ (800f240 <tcp_timewait_input+0xd8>)
 800f1ac:	681a      	ldr	r2, [r3, #0]
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f1b2:	6879      	ldr	r1, [r7, #4]
 800f1b4:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f1b6:	440b      	add	r3, r1
 800f1b8:	1ad3      	subs	r3, r2, r3
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	dc23      	bgt.n	800f206 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f1be:	4b21      	ldr	r3, [pc, #132]	@ (800f244 <tcp_timewait_input+0xdc>)
 800f1c0:	6819      	ldr	r1, [r3, #0]
 800f1c2:	4b21      	ldr	r3, [pc, #132]	@ (800f248 <tcp_timewait_input+0xe0>)
 800f1c4:	881b      	ldrh	r3, [r3, #0]
 800f1c6:	461a      	mov	r2, r3
 800f1c8:	4b1d      	ldr	r3, [pc, #116]	@ (800f240 <tcp_timewait_input+0xd8>)
 800f1ca:	681b      	ldr	r3, [r3, #0]
 800f1cc:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f1ce:	4b1f      	ldr	r3, [pc, #124]	@ (800f24c <tcp_timewait_input+0xe4>)
 800f1d0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f1d2:	885b      	ldrh	r3, [r3, #2]
 800f1d4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f1d6:	4a1d      	ldr	r2, [pc, #116]	@ (800f24c <tcp_timewait_input+0xe4>)
 800f1d8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f1da:	8812      	ldrh	r2, [r2, #0]
 800f1dc:	b292      	uxth	r2, r2
 800f1de:	9202      	str	r2, [sp, #8]
 800f1e0:	9301      	str	r3, [sp, #4]
 800f1e2:	4b1b      	ldr	r3, [pc, #108]	@ (800f250 <tcp_timewait_input+0xe8>)
 800f1e4:	9300      	str	r3, [sp, #0]
 800f1e6:	4b1b      	ldr	r3, [pc, #108]	@ (800f254 <tcp_timewait_input+0xec>)
 800f1e8:	4602      	mov	r2, r0
 800f1ea:	6878      	ldr	r0, [r7, #4]
 800f1ec:	f002 fe6c 	bl	8011ec8 <tcp_rst>
      return;
 800f1f0:	e01b      	b.n	800f22a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800f1f2:	4b0f      	ldr	r3, [pc, #60]	@ (800f230 <tcp_timewait_input+0xc8>)
 800f1f4:	781b      	ldrb	r3, [r3, #0]
 800f1f6:	f003 0301 	and.w	r3, r3, #1
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d003      	beq.n	800f206 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800f1fe:	4b16      	ldr	r3, [pc, #88]	@ (800f258 <tcp_timewait_input+0xf0>)
 800f200:	681a      	ldr	r2, [r3, #0]
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800f206:	4b10      	ldr	r3, [pc, #64]	@ (800f248 <tcp_timewait_input+0xe0>)
 800f208:	881b      	ldrh	r3, [r3, #0]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d00c      	beq.n	800f228 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	8b5b      	ldrh	r3, [r3, #26]
 800f212:	f043 0302 	orr.w	r3, r3, #2
 800f216:	b29a      	uxth	r2, r3
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800f21c:	6878      	ldr	r0, [r7, #4]
 800f21e:	f002 f89f 	bl	8011360 <tcp_output>
  }
  return;
 800f222:	e001      	b.n	800f228 <tcp_timewait_input+0xc0>
    return;
 800f224:	bf00      	nop
 800f226:	e000      	b.n	800f22a <tcp_timewait_input+0xc2>
  return;
 800f228:	bf00      	nop
}
 800f22a:	3708      	adds	r7, #8
 800f22c:	46bd      	mov	sp, r7
 800f22e:	bd80      	pop	{r7, pc}
 800f230:	20008a84 	.word	0x20008a84
 800f234:	080195b4 	.word	0x080195b4
 800f238:	080197cc 	.word	0x080197cc
 800f23c:	08019600 	.word	0x08019600
 800f240:	20008a78 	.word	0x20008a78
 800f244:	20008a7c 	.word	0x20008a7c
 800f248:	20008a82 	.word	0x20008a82
 800f24c:	20008a68 	.word	0x20008a68
 800f250:	20005b34 	.word	0x20005b34
 800f254:	20005b38 	.word	0x20005b38
 800f258:	20008a40 	.word	0x20008a40

0800f25c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800f25c:	b590      	push	{r4, r7, lr}
 800f25e:	b08d      	sub	sp, #52	@ 0x34
 800f260:	af04      	add	r7, sp, #16
 800f262:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800f264:	2300      	movs	r3, #0
 800f266:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800f268:	2300      	movs	r3, #0
 800f26a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800f26c:	687b      	ldr	r3, [r7, #4]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d106      	bne.n	800f280 <tcp_process+0x24>
 800f272:	4b9d      	ldr	r3, [pc, #628]	@ (800f4e8 <tcp_process+0x28c>)
 800f274:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800f278:	499c      	ldr	r1, [pc, #624]	@ (800f4ec <tcp_process+0x290>)
 800f27a:	489d      	ldr	r0, [pc, #628]	@ (800f4f0 <tcp_process+0x294>)
 800f27c:	f006 fc40 	bl	8015b00 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800f280:	4b9c      	ldr	r3, [pc, #624]	@ (800f4f4 <tcp_process+0x298>)
 800f282:	781b      	ldrb	r3, [r3, #0]
 800f284:	f003 0304 	and.w	r3, r3, #4
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d04e      	beq.n	800f32a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	7d1b      	ldrb	r3, [r3, #20]
 800f290:	2b02      	cmp	r3, #2
 800f292:	d108      	bne.n	800f2a6 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f298:	4b97      	ldr	r3, [pc, #604]	@ (800f4f8 <tcp_process+0x29c>)
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	429a      	cmp	r2, r3
 800f29e:	d123      	bne.n	800f2e8 <tcp_process+0x8c>
        acceptable = 1;
 800f2a0:	2301      	movs	r3, #1
 800f2a2:	76fb      	strb	r3, [r7, #27]
 800f2a4:	e020      	b.n	800f2e8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f2aa:	4b94      	ldr	r3, [pc, #592]	@ (800f4fc <tcp_process+0x2a0>)
 800f2ac:	681b      	ldr	r3, [r3, #0]
 800f2ae:	429a      	cmp	r2, r3
 800f2b0:	d102      	bne.n	800f2b8 <tcp_process+0x5c>
        acceptable = 1;
 800f2b2:	2301      	movs	r3, #1
 800f2b4:	76fb      	strb	r3, [r7, #27]
 800f2b6:	e017      	b.n	800f2e8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800f2b8:	4b90      	ldr	r3, [pc, #576]	@ (800f4fc <tcp_process+0x2a0>)
 800f2ba:	681a      	ldr	r2, [r3, #0]
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2c0:	1ad3      	subs	r3, r2, r3
 800f2c2:	2b00      	cmp	r3, #0
 800f2c4:	db10      	blt.n	800f2e8 <tcp_process+0x8c>
 800f2c6:	4b8d      	ldr	r3, [pc, #564]	@ (800f4fc <tcp_process+0x2a0>)
 800f2c8:	681a      	ldr	r2, [r3, #0]
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2ce:	6879      	ldr	r1, [r7, #4]
 800f2d0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800f2d2:	440b      	add	r3, r1
 800f2d4:	1ad3      	subs	r3, r2, r3
 800f2d6:	2b00      	cmp	r3, #0
 800f2d8:	dc06      	bgt.n	800f2e8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	8b5b      	ldrh	r3, [r3, #26]
 800f2de:	f043 0302 	orr.w	r3, r3, #2
 800f2e2:	b29a      	uxth	r2, r3
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800f2e8:	7efb      	ldrb	r3, [r7, #27]
 800f2ea:	2b00      	cmp	r3, #0
 800f2ec:	d01b      	beq.n	800f326 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800f2ee:	687b      	ldr	r3, [r7, #4]
 800f2f0:	7d1b      	ldrb	r3, [r3, #20]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d106      	bne.n	800f304 <tcp_process+0xa8>
 800f2f6:	4b7c      	ldr	r3, [pc, #496]	@ (800f4e8 <tcp_process+0x28c>)
 800f2f8:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800f2fc:	4980      	ldr	r1, [pc, #512]	@ (800f500 <tcp_process+0x2a4>)
 800f2fe:	487c      	ldr	r0, [pc, #496]	@ (800f4f0 <tcp_process+0x294>)
 800f300:	f006 fbfe 	bl	8015b00 <iprintf>
      recv_flags |= TF_RESET;
 800f304:	4b7f      	ldr	r3, [pc, #508]	@ (800f504 <tcp_process+0x2a8>)
 800f306:	781b      	ldrb	r3, [r3, #0]
 800f308:	f043 0308 	orr.w	r3, r3, #8
 800f30c:	b2da      	uxtb	r2, r3
 800f30e:	4b7d      	ldr	r3, [pc, #500]	@ (800f504 <tcp_process+0x2a8>)
 800f310:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	8b5b      	ldrh	r3, [r3, #26]
 800f316:	f023 0301 	bic.w	r3, r3, #1
 800f31a:	b29a      	uxth	r2, r3
 800f31c:	687b      	ldr	r3, [r7, #4]
 800f31e:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800f320:	f06f 030d 	mvn.w	r3, #13
 800f324:	e37a      	b.n	800fa1c <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800f326:	2300      	movs	r3, #0
 800f328:	e378      	b.n	800fa1c <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800f32a:	4b72      	ldr	r3, [pc, #456]	@ (800f4f4 <tcp_process+0x298>)
 800f32c:	781b      	ldrb	r3, [r3, #0]
 800f32e:	f003 0302 	and.w	r3, r3, #2
 800f332:	2b00      	cmp	r3, #0
 800f334:	d010      	beq.n	800f358 <tcp_process+0xfc>
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	7d1b      	ldrb	r3, [r3, #20]
 800f33a:	2b02      	cmp	r3, #2
 800f33c:	d00c      	beq.n	800f358 <tcp_process+0xfc>
 800f33e:	687b      	ldr	r3, [r7, #4]
 800f340:	7d1b      	ldrb	r3, [r3, #20]
 800f342:	2b03      	cmp	r3, #3
 800f344:	d008      	beq.n	800f358 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800f346:	687b      	ldr	r3, [r7, #4]
 800f348:	8b5b      	ldrh	r3, [r3, #26]
 800f34a:	f043 0302 	orr.w	r3, r3, #2
 800f34e:	b29a      	uxth	r2, r3
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800f354:	2300      	movs	r3, #0
 800f356:	e361      	b.n	800fa1c <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	8b5b      	ldrh	r3, [r3, #26]
 800f35c:	f003 0310 	and.w	r3, r3, #16
 800f360:	2b00      	cmp	r3, #0
 800f362:	d103      	bne.n	800f36c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800f364:	4b68      	ldr	r3, [pc, #416]	@ (800f508 <tcp_process+0x2ac>)
 800f366:	681a      	ldr	r2, [r3, #0]
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	2200      	movs	r2, #0
 800f370:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	2200      	movs	r2, #0
 800f378:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800f37c:	6878      	ldr	r0, [r7, #4]
 800f37e:	f001 fc2b 	bl	8010bd8 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	7d1b      	ldrb	r3, [r3, #20]
 800f386:	3b02      	subs	r3, #2
 800f388:	2b07      	cmp	r3, #7
 800f38a:	f200 8337 	bhi.w	800f9fc <tcp_process+0x7a0>
 800f38e:	a201      	add	r2, pc, #4	@ (adr r2, 800f394 <tcp_process+0x138>)
 800f390:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f394:	0800f3b5 	.word	0x0800f3b5
 800f398:	0800f5e5 	.word	0x0800f5e5
 800f39c:	0800f75d 	.word	0x0800f75d
 800f3a0:	0800f787 	.word	0x0800f787
 800f3a4:	0800f8ab 	.word	0x0800f8ab
 800f3a8:	0800f75d 	.word	0x0800f75d
 800f3ac:	0800f937 	.word	0x0800f937
 800f3b0:	0800f9c7 	.word	0x0800f9c7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800f3b4:	4b4f      	ldr	r3, [pc, #316]	@ (800f4f4 <tcp_process+0x298>)
 800f3b6:	781b      	ldrb	r3, [r3, #0]
 800f3b8:	f003 0310 	and.w	r3, r3, #16
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	f000 80e4 	beq.w	800f58a <tcp_process+0x32e>
 800f3c2:	4b4c      	ldr	r3, [pc, #304]	@ (800f4f4 <tcp_process+0x298>)
 800f3c4:	781b      	ldrb	r3, [r3, #0]
 800f3c6:	f003 0302 	and.w	r3, r3, #2
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	f000 80dd 	beq.w	800f58a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f3d4:	1c5a      	adds	r2, r3, #1
 800f3d6:	4b48      	ldr	r3, [pc, #288]	@ (800f4f8 <tcp_process+0x29c>)
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	429a      	cmp	r2, r3
 800f3dc:	f040 80d5 	bne.w	800f58a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800f3e0:	4b46      	ldr	r3, [pc, #280]	@ (800f4fc <tcp_process+0x2a0>)
 800f3e2:	681b      	ldr	r3, [r3, #0]
 800f3e4:	1c5a      	adds	r2, r3, #1
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800f3f2:	4b41      	ldr	r3, [pc, #260]	@ (800f4f8 <tcp_process+0x29c>)
 800f3f4:	681a      	ldr	r2, [r3, #0]
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800f3fa:	4b44      	ldr	r3, [pc, #272]	@ (800f50c <tcp_process+0x2b0>)
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	89db      	ldrh	r3, [r3, #14]
 800f400:	b29a      	uxth	r2, r3
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800f414:	4b39      	ldr	r3, [pc, #228]	@ (800f4fc <tcp_process+0x2a0>)
 800f416:	681b      	ldr	r3, [r3, #0]
 800f418:	1e5a      	subs	r2, r3, #1
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	2204      	movs	r2, #4
 800f422:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	3304      	adds	r3, #4
 800f42c:	4618      	mov	r0, r3
 800f42e:	f004 fc25 	bl	8013c7c <ip4_route>
 800f432:	4601      	mov	r1, r0
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	3304      	adds	r3, #4
 800f438:	461a      	mov	r2, r3
 800f43a:	4620      	mov	r0, r4
 800f43c:	f7ff f88c 	bl	800e558 <tcp_eff_send_mss_netif>
 800f440:	4603      	mov	r3, r0
 800f442:	461a      	mov	r2, r3
 800f444:	687b      	ldr	r3, [r7, #4]
 800f446:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f44c:	009a      	lsls	r2, r3, #2
 800f44e:	687b      	ldr	r3, [r7, #4]
 800f450:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f452:	005b      	lsls	r3, r3, #1
 800f454:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f458:	428b      	cmp	r3, r1
 800f45a:	bf38      	it	cc
 800f45c:	460b      	movcc	r3, r1
 800f45e:	429a      	cmp	r2, r3
 800f460:	d204      	bcs.n	800f46c <tcp_process+0x210>
 800f462:	687b      	ldr	r3, [r7, #4]
 800f464:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f466:	009b      	lsls	r3, r3, #2
 800f468:	b29b      	uxth	r3, r3
 800f46a:	e00d      	b.n	800f488 <tcp_process+0x22c>
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f470:	005b      	lsls	r3, r3, #1
 800f472:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f476:	4293      	cmp	r3, r2
 800f478:	d904      	bls.n	800f484 <tcp_process+0x228>
 800f47a:	687b      	ldr	r3, [r7, #4]
 800f47c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f47e:	005b      	lsls	r3, r3, #1
 800f480:	b29b      	uxth	r3, r3
 800f482:	e001      	b.n	800f488 <tcp_process+0x22c>
 800f484:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f488:	687a      	ldr	r2, [r7, #4]
 800f48a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f494:	2b00      	cmp	r3, #0
 800f496:	d106      	bne.n	800f4a6 <tcp_process+0x24a>
 800f498:	4b13      	ldr	r3, [pc, #76]	@ (800f4e8 <tcp_process+0x28c>)
 800f49a:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800f49e:	491c      	ldr	r1, [pc, #112]	@ (800f510 <tcp_process+0x2b4>)
 800f4a0:	4813      	ldr	r0, [pc, #76]	@ (800f4f0 <tcp_process+0x294>)
 800f4a2:	f006 fb2d 	bl	8015b00 <iprintf>
        --pcb->snd_queuelen;
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f4ac:	3b01      	subs	r3, #1
 800f4ae:	b29a      	uxth	r2, r3
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800f4b6:	687b      	ldr	r3, [r7, #4]
 800f4b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f4ba:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800f4bc:	69fb      	ldr	r3, [r7, #28]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d12a      	bne.n	800f518 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f4c6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800f4c8:	69fb      	ldr	r3, [r7, #28]
 800f4ca:	2b00      	cmp	r3, #0
 800f4cc:	d106      	bne.n	800f4dc <tcp_process+0x280>
 800f4ce:	4b06      	ldr	r3, [pc, #24]	@ (800f4e8 <tcp_process+0x28c>)
 800f4d0:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800f4d4:	490f      	ldr	r1, [pc, #60]	@ (800f514 <tcp_process+0x2b8>)
 800f4d6:	4806      	ldr	r0, [pc, #24]	@ (800f4f0 <tcp_process+0x294>)
 800f4d8:	f006 fb12 	bl	8015b00 <iprintf>
          pcb->unsent = rseg->next;
 800f4dc:	69fb      	ldr	r3, [r7, #28]
 800f4de:	681a      	ldr	r2, [r3, #0]
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	66da      	str	r2, [r3, #108]	@ 0x6c
 800f4e4:	e01c      	b.n	800f520 <tcp_process+0x2c4>
 800f4e6:	bf00      	nop
 800f4e8:	080195b4 	.word	0x080195b4
 800f4ec:	080197ec 	.word	0x080197ec
 800f4f0:	08019600 	.word	0x08019600
 800f4f4:	20008a84 	.word	0x20008a84
 800f4f8:	20008a7c 	.word	0x20008a7c
 800f4fc:	20008a78 	.word	0x20008a78
 800f500:	08019808 	.word	0x08019808
 800f504:	20008a85 	.word	0x20008a85
 800f508:	20008a40 	.word	0x20008a40
 800f50c:	20008a68 	.word	0x20008a68
 800f510:	08019828 	.word	0x08019828
 800f514:	08019840 	.word	0x08019840
        } else {
          pcb->unacked = rseg->next;
 800f518:	69fb      	ldr	r3, [r7, #28]
 800f51a:	681a      	ldr	r2, [r3, #0]
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800f520:	69f8      	ldr	r0, [r7, #28]
 800f522:	f7fe fd22 	bl	800df6a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d104      	bne.n	800f538 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f534:	861a      	strh	r2, [r3, #48]	@ 0x30
 800f536:	e006      	b.n	800f546 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800f538:	687b      	ldr	r3, [r7, #4]
 800f53a:	2200      	movs	r2, #0
 800f53c:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	2200      	movs	r2, #0
 800f542:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	d00a      	beq.n	800f566 <tcp_process+0x30a>
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f556:	687a      	ldr	r2, [r7, #4]
 800f558:	6910      	ldr	r0, [r2, #16]
 800f55a:	2200      	movs	r2, #0
 800f55c:	6879      	ldr	r1, [r7, #4]
 800f55e:	4798      	blx	r3
 800f560:	4603      	mov	r3, r0
 800f562:	76bb      	strb	r3, [r7, #26]
 800f564:	e001      	b.n	800f56a <tcp_process+0x30e>
 800f566:	2300      	movs	r3, #0
 800f568:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800f56a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f56e:	f113 0f0d 	cmn.w	r3, #13
 800f572:	d102      	bne.n	800f57a <tcp_process+0x31e>
          return ERR_ABRT;
 800f574:	f06f 030c 	mvn.w	r3, #12
 800f578:	e250      	b.n	800fa1c <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800f57a:	687b      	ldr	r3, [r7, #4]
 800f57c:	8b5b      	ldrh	r3, [r3, #26]
 800f57e:	f043 0302 	orr.w	r3, r3, #2
 800f582:	b29a      	uxth	r2, r3
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800f588:	e23a      	b.n	800fa00 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800f58a:	4b98      	ldr	r3, [pc, #608]	@ (800f7ec <tcp_process+0x590>)
 800f58c:	781b      	ldrb	r3, [r3, #0]
 800f58e:	f003 0310 	and.w	r3, r3, #16
 800f592:	2b00      	cmp	r3, #0
 800f594:	f000 8234 	beq.w	800fa00 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f598:	4b95      	ldr	r3, [pc, #596]	@ (800f7f0 <tcp_process+0x594>)
 800f59a:	6819      	ldr	r1, [r3, #0]
 800f59c:	4b95      	ldr	r3, [pc, #596]	@ (800f7f4 <tcp_process+0x598>)
 800f59e:	881b      	ldrh	r3, [r3, #0]
 800f5a0:	461a      	mov	r2, r3
 800f5a2:	4b95      	ldr	r3, [pc, #596]	@ (800f7f8 <tcp_process+0x59c>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f5a8:	4b94      	ldr	r3, [pc, #592]	@ (800f7fc <tcp_process+0x5a0>)
 800f5aa:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f5ac:	885b      	ldrh	r3, [r3, #2]
 800f5ae:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f5b0:	4a92      	ldr	r2, [pc, #584]	@ (800f7fc <tcp_process+0x5a0>)
 800f5b2:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f5b4:	8812      	ldrh	r2, [r2, #0]
 800f5b6:	b292      	uxth	r2, r2
 800f5b8:	9202      	str	r2, [sp, #8]
 800f5ba:	9301      	str	r3, [sp, #4]
 800f5bc:	4b90      	ldr	r3, [pc, #576]	@ (800f800 <tcp_process+0x5a4>)
 800f5be:	9300      	str	r3, [sp, #0]
 800f5c0:	4b90      	ldr	r3, [pc, #576]	@ (800f804 <tcp_process+0x5a8>)
 800f5c2:	4602      	mov	r2, r0
 800f5c4:	6878      	ldr	r0, [r7, #4]
 800f5c6:	f002 fc7f 	bl	8011ec8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f5d0:	2b05      	cmp	r3, #5
 800f5d2:	f200 8215 	bhi.w	800fa00 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	2200      	movs	r2, #0
 800f5da:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800f5dc:	6878      	ldr	r0, [r7, #4]
 800f5de:	f002 fa4b 	bl	8011a78 <tcp_rexmit_rto>
      break;
 800f5e2:	e20d      	b.n	800fa00 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800f5e4:	4b81      	ldr	r3, [pc, #516]	@ (800f7ec <tcp_process+0x590>)
 800f5e6:	781b      	ldrb	r3, [r3, #0]
 800f5e8:	f003 0310 	and.w	r3, r3, #16
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	f000 80a1 	beq.w	800f734 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f5f2:	4b7f      	ldr	r3, [pc, #508]	@ (800f7f0 <tcp_process+0x594>)
 800f5f4:	681a      	ldr	r2, [r3, #0]
 800f5f6:	687b      	ldr	r3, [r7, #4]
 800f5f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f5fa:	1ad3      	subs	r3, r2, r3
 800f5fc:	3b01      	subs	r3, #1
 800f5fe:	2b00      	cmp	r3, #0
 800f600:	db7e      	blt.n	800f700 <tcp_process+0x4a4>
 800f602:	4b7b      	ldr	r3, [pc, #492]	@ (800f7f0 <tcp_process+0x594>)
 800f604:	681a      	ldr	r2, [r3, #0]
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f60a:	1ad3      	subs	r3, r2, r3
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	dc77      	bgt.n	800f700 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	2204      	movs	r2, #4
 800f614:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d102      	bne.n	800f624 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800f61e:	23fa      	movs	r3, #250	@ 0xfa
 800f620:	76bb      	strb	r3, [r7, #26]
 800f622:	e01d      	b.n	800f660 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800f624:	687b      	ldr	r3, [r7, #4]
 800f626:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f628:	699b      	ldr	r3, [r3, #24]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d106      	bne.n	800f63c <tcp_process+0x3e0>
 800f62e:	4b76      	ldr	r3, [pc, #472]	@ (800f808 <tcp_process+0x5ac>)
 800f630:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800f634:	4975      	ldr	r1, [pc, #468]	@ (800f80c <tcp_process+0x5b0>)
 800f636:	4876      	ldr	r0, [pc, #472]	@ (800f810 <tcp_process+0x5b4>)
 800f638:	f006 fa62 	bl	8015b00 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f640:	699b      	ldr	r3, [r3, #24]
 800f642:	2b00      	cmp	r3, #0
 800f644:	d00a      	beq.n	800f65c <tcp_process+0x400>
 800f646:	687b      	ldr	r3, [r7, #4]
 800f648:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f64a:	699b      	ldr	r3, [r3, #24]
 800f64c:	687a      	ldr	r2, [r7, #4]
 800f64e:	6910      	ldr	r0, [r2, #16]
 800f650:	2200      	movs	r2, #0
 800f652:	6879      	ldr	r1, [r7, #4]
 800f654:	4798      	blx	r3
 800f656:	4603      	mov	r3, r0
 800f658:	76bb      	strb	r3, [r7, #26]
 800f65a:	e001      	b.n	800f660 <tcp_process+0x404>
 800f65c:	23f0      	movs	r3, #240	@ 0xf0
 800f65e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800f660:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f664:	2b00      	cmp	r3, #0
 800f666:	d00a      	beq.n	800f67e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800f668:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f66c:	f113 0f0d 	cmn.w	r3, #13
 800f670:	d002      	beq.n	800f678 <tcp_process+0x41c>
              tcp_abort(pcb);
 800f672:	6878      	ldr	r0, [r7, #4]
 800f674:	f7fd ff8c 	bl	800d590 <tcp_abort>
            }
            return ERR_ABRT;
 800f678:	f06f 030c 	mvn.w	r3, #12
 800f67c:	e1ce      	b.n	800fa1c <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800f67e:	6878      	ldr	r0, [r7, #4]
 800f680:	f000 fae0 	bl	800fc44 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800f684:	4b63      	ldr	r3, [pc, #396]	@ (800f814 <tcp_process+0x5b8>)
 800f686:	881b      	ldrh	r3, [r3, #0]
 800f688:	2b00      	cmp	r3, #0
 800f68a:	d005      	beq.n	800f698 <tcp_process+0x43c>
            recv_acked--;
 800f68c:	4b61      	ldr	r3, [pc, #388]	@ (800f814 <tcp_process+0x5b8>)
 800f68e:	881b      	ldrh	r3, [r3, #0]
 800f690:	3b01      	subs	r3, #1
 800f692:	b29a      	uxth	r2, r3
 800f694:	4b5f      	ldr	r3, [pc, #380]	@ (800f814 <tcp_process+0x5b8>)
 800f696:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f69c:	009a      	lsls	r2, r3, #2
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f6a2:	005b      	lsls	r3, r3, #1
 800f6a4:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f6a8:	428b      	cmp	r3, r1
 800f6aa:	bf38      	it	cc
 800f6ac:	460b      	movcc	r3, r1
 800f6ae:	429a      	cmp	r2, r3
 800f6b0:	d204      	bcs.n	800f6bc <tcp_process+0x460>
 800f6b2:	687b      	ldr	r3, [r7, #4]
 800f6b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f6b6:	009b      	lsls	r3, r3, #2
 800f6b8:	b29b      	uxth	r3, r3
 800f6ba:	e00d      	b.n	800f6d8 <tcp_process+0x47c>
 800f6bc:	687b      	ldr	r3, [r7, #4]
 800f6be:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f6c0:	005b      	lsls	r3, r3, #1
 800f6c2:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f6c6:	4293      	cmp	r3, r2
 800f6c8:	d904      	bls.n	800f6d4 <tcp_process+0x478>
 800f6ca:	687b      	ldr	r3, [r7, #4]
 800f6cc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f6ce:	005b      	lsls	r3, r3, #1
 800f6d0:	b29b      	uxth	r3, r3
 800f6d2:	e001      	b.n	800f6d8 <tcp_process+0x47c>
 800f6d4:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f6d8:	687a      	ldr	r2, [r7, #4]
 800f6da:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800f6de:	4b4e      	ldr	r3, [pc, #312]	@ (800f818 <tcp_process+0x5bc>)
 800f6e0:	781b      	ldrb	r3, [r3, #0]
 800f6e2:	f003 0320 	and.w	r3, r3, #32
 800f6e6:	2b00      	cmp	r3, #0
 800f6e8:	d037      	beq.n	800f75a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	8b5b      	ldrh	r3, [r3, #26]
 800f6ee:	f043 0302 	orr.w	r3, r3, #2
 800f6f2:	b29a      	uxth	r2, r3
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	2207      	movs	r2, #7
 800f6fc:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800f6fe:	e02c      	b.n	800f75a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f700:	4b3b      	ldr	r3, [pc, #236]	@ (800f7f0 <tcp_process+0x594>)
 800f702:	6819      	ldr	r1, [r3, #0]
 800f704:	4b3b      	ldr	r3, [pc, #236]	@ (800f7f4 <tcp_process+0x598>)
 800f706:	881b      	ldrh	r3, [r3, #0]
 800f708:	461a      	mov	r2, r3
 800f70a:	4b3b      	ldr	r3, [pc, #236]	@ (800f7f8 <tcp_process+0x59c>)
 800f70c:	681b      	ldr	r3, [r3, #0]
 800f70e:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f710:	4b3a      	ldr	r3, [pc, #232]	@ (800f7fc <tcp_process+0x5a0>)
 800f712:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f714:	885b      	ldrh	r3, [r3, #2]
 800f716:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f718:	4a38      	ldr	r2, [pc, #224]	@ (800f7fc <tcp_process+0x5a0>)
 800f71a:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f71c:	8812      	ldrh	r2, [r2, #0]
 800f71e:	b292      	uxth	r2, r2
 800f720:	9202      	str	r2, [sp, #8]
 800f722:	9301      	str	r3, [sp, #4]
 800f724:	4b36      	ldr	r3, [pc, #216]	@ (800f800 <tcp_process+0x5a4>)
 800f726:	9300      	str	r3, [sp, #0]
 800f728:	4b36      	ldr	r3, [pc, #216]	@ (800f804 <tcp_process+0x5a8>)
 800f72a:	4602      	mov	r2, r0
 800f72c:	6878      	ldr	r0, [r7, #4]
 800f72e:	f002 fbcb 	bl	8011ec8 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800f732:	e167      	b.n	800fa04 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800f734:	4b2d      	ldr	r3, [pc, #180]	@ (800f7ec <tcp_process+0x590>)
 800f736:	781b      	ldrb	r3, [r3, #0]
 800f738:	f003 0302 	and.w	r3, r3, #2
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	f000 8161 	beq.w	800fa04 <tcp_process+0x7a8>
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f746:	1e5a      	subs	r2, r3, #1
 800f748:	4b2b      	ldr	r3, [pc, #172]	@ (800f7f8 <tcp_process+0x59c>)
 800f74a:	681b      	ldr	r3, [r3, #0]
 800f74c:	429a      	cmp	r2, r3
 800f74e:	f040 8159 	bne.w	800fa04 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800f752:	6878      	ldr	r0, [r7, #4]
 800f754:	f002 f9b2 	bl	8011abc <tcp_rexmit>
      break;
 800f758:	e154      	b.n	800fa04 <tcp_process+0x7a8>
 800f75a:	e153      	b.n	800fa04 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800f75c:	6878      	ldr	r0, [r7, #4]
 800f75e:	f000 fa71 	bl	800fc44 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800f762:	4b2d      	ldr	r3, [pc, #180]	@ (800f818 <tcp_process+0x5bc>)
 800f764:	781b      	ldrb	r3, [r3, #0]
 800f766:	f003 0320 	and.w	r3, r3, #32
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	f000 814c 	beq.w	800fa08 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	8b5b      	ldrh	r3, [r3, #26]
 800f774:	f043 0302 	orr.w	r3, r3, #2
 800f778:	b29a      	uxth	r2, r3
 800f77a:	687b      	ldr	r3, [r7, #4]
 800f77c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	2207      	movs	r2, #7
 800f782:	751a      	strb	r2, [r3, #20]
      }
      break;
 800f784:	e140      	b.n	800fa08 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	f000 fa5c 	bl	800fc44 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f78c:	4b22      	ldr	r3, [pc, #136]	@ (800f818 <tcp_process+0x5bc>)
 800f78e:	781b      	ldrb	r3, [r3, #0]
 800f790:	f003 0320 	and.w	r3, r3, #32
 800f794:	2b00      	cmp	r3, #0
 800f796:	d071      	beq.n	800f87c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f798:	4b14      	ldr	r3, [pc, #80]	@ (800f7ec <tcp_process+0x590>)
 800f79a:	781b      	ldrb	r3, [r3, #0]
 800f79c:	f003 0310 	and.w	r3, r3, #16
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	d060      	beq.n	800f866 <tcp_process+0x60a>
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f7a8:	4b11      	ldr	r3, [pc, #68]	@ (800f7f0 <tcp_process+0x594>)
 800f7aa:	681b      	ldr	r3, [r3, #0]
 800f7ac:	429a      	cmp	r2, r3
 800f7ae:	d15a      	bne.n	800f866 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d156      	bne.n	800f866 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	8b5b      	ldrh	r3, [r3, #26]
 800f7bc:	f043 0302 	orr.w	r3, r3, #2
 800f7c0:	b29a      	uxth	r2, r3
 800f7c2:	687b      	ldr	r3, [r7, #4]
 800f7c4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800f7c6:	6878      	ldr	r0, [r7, #4]
 800f7c8:	f7fe fdbc 	bl	800e344 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800f7cc:	4b13      	ldr	r3, [pc, #76]	@ (800f81c <tcp_process+0x5c0>)
 800f7ce:	681b      	ldr	r3, [r3, #0]
 800f7d0:	687a      	ldr	r2, [r7, #4]
 800f7d2:	429a      	cmp	r2, r3
 800f7d4:	d105      	bne.n	800f7e2 <tcp_process+0x586>
 800f7d6:	4b11      	ldr	r3, [pc, #68]	@ (800f81c <tcp_process+0x5c0>)
 800f7d8:	681b      	ldr	r3, [r3, #0]
 800f7da:	68db      	ldr	r3, [r3, #12]
 800f7dc:	4a0f      	ldr	r2, [pc, #60]	@ (800f81c <tcp_process+0x5c0>)
 800f7de:	6013      	str	r3, [r2, #0]
 800f7e0:	e02e      	b.n	800f840 <tcp_process+0x5e4>
 800f7e2:	4b0e      	ldr	r3, [pc, #56]	@ (800f81c <tcp_process+0x5c0>)
 800f7e4:	681b      	ldr	r3, [r3, #0]
 800f7e6:	617b      	str	r3, [r7, #20]
 800f7e8:	e027      	b.n	800f83a <tcp_process+0x5de>
 800f7ea:	bf00      	nop
 800f7ec:	20008a84 	.word	0x20008a84
 800f7f0:	20008a7c 	.word	0x20008a7c
 800f7f4:	20008a82 	.word	0x20008a82
 800f7f8:	20008a78 	.word	0x20008a78
 800f7fc:	20008a68 	.word	0x20008a68
 800f800:	20005b34 	.word	0x20005b34
 800f804:	20005b38 	.word	0x20005b38
 800f808:	080195b4 	.word	0x080195b4
 800f80c:	08019854 	.word	0x08019854
 800f810:	08019600 	.word	0x08019600
 800f814:	20008a80 	.word	0x20008a80
 800f818:	20008a85 	.word	0x20008a85
 800f81c:	20008a4c 	.word	0x20008a4c
 800f820:	697b      	ldr	r3, [r7, #20]
 800f822:	68db      	ldr	r3, [r3, #12]
 800f824:	687a      	ldr	r2, [r7, #4]
 800f826:	429a      	cmp	r2, r3
 800f828:	d104      	bne.n	800f834 <tcp_process+0x5d8>
 800f82a:	687b      	ldr	r3, [r7, #4]
 800f82c:	68da      	ldr	r2, [r3, #12]
 800f82e:	697b      	ldr	r3, [r7, #20]
 800f830:	60da      	str	r2, [r3, #12]
 800f832:	e005      	b.n	800f840 <tcp_process+0x5e4>
 800f834:	697b      	ldr	r3, [r7, #20]
 800f836:	68db      	ldr	r3, [r3, #12]
 800f838:	617b      	str	r3, [r7, #20]
 800f83a:	697b      	ldr	r3, [r7, #20]
 800f83c:	2b00      	cmp	r3, #0
 800f83e:	d1ef      	bne.n	800f820 <tcp_process+0x5c4>
 800f840:	687b      	ldr	r3, [r7, #4]
 800f842:	2200      	movs	r2, #0
 800f844:	60da      	str	r2, [r3, #12]
 800f846:	4b77      	ldr	r3, [pc, #476]	@ (800fa24 <tcp_process+0x7c8>)
 800f848:	2201      	movs	r2, #1
 800f84a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	220a      	movs	r2, #10
 800f850:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800f852:	4b75      	ldr	r3, [pc, #468]	@ (800fa28 <tcp_process+0x7cc>)
 800f854:	681a      	ldr	r2, [r3, #0]
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	60da      	str	r2, [r3, #12]
 800f85a:	4a73      	ldr	r2, [pc, #460]	@ (800fa28 <tcp_process+0x7cc>)
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	6013      	str	r3, [r2, #0]
 800f860:	f002 fcf4 	bl	801224c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800f864:	e0d2      	b.n	800fa0c <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	8b5b      	ldrh	r3, [r3, #26]
 800f86a:	f043 0302 	orr.w	r3, r3, #2
 800f86e:	b29a      	uxth	r2, r3
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	2208      	movs	r2, #8
 800f878:	751a      	strb	r2, [r3, #20]
      break;
 800f87a:	e0c7      	b.n	800fa0c <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f87c:	4b6b      	ldr	r3, [pc, #428]	@ (800fa2c <tcp_process+0x7d0>)
 800f87e:	781b      	ldrb	r3, [r3, #0]
 800f880:	f003 0310 	and.w	r3, r3, #16
 800f884:	2b00      	cmp	r3, #0
 800f886:	f000 80c1 	beq.w	800fa0c <tcp_process+0x7b0>
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f88e:	4b68      	ldr	r3, [pc, #416]	@ (800fa30 <tcp_process+0x7d4>)
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	429a      	cmp	r2, r3
 800f894:	f040 80ba 	bne.w	800fa0c <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800f898:	687b      	ldr	r3, [r7, #4]
 800f89a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	f040 80b5 	bne.w	800fa0c <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	2206      	movs	r2, #6
 800f8a6:	751a      	strb	r2, [r3, #20]
      break;
 800f8a8:	e0b0      	b.n	800fa0c <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800f8aa:	6878      	ldr	r0, [r7, #4]
 800f8ac:	f000 f9ca 	bl	800fc44 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f8b0:	4b60      	ldr	r3, [pc, #384]	@ (800fa34 <tcp_process+0x7d8>)
 800f8b2:	781b      	ldrb	r3, [r3, #0]
 800f8b4:	f003 0320 	and.w	r3, r3, #32
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	f000 80a9 	beq.w	800fa10 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	8b5b      	ldrh	r3, [r3, #26]
 800f8c2:	f043 0302 	orr.w	r3, r3, #2
 800f8c6:	b29a      	uxth	r2, r3
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800f8cc:	6878      	ldr	r0, [r7, #4]
 800f8ce:	f7fe fd39 	bl	800e344 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f8d2:	4b59      	ldr	r3, [pc, #356]	@ (800fa38 <tcp_process+0x7dc>)
 800f8d4:	681b      	ldr	r3, [r3, #0]
 800f8d6:	687a      	ldr	r2, [r7, #4]
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d105      	bne.n	800f8e8 <tcp_process+0x68c>
 800f8dc:	4b56      	ldr	r3, [pc, #344]	@ (800fa38 <tcp_process+0x7dc>)
 800f8de:	681b      	ldr	r3, [r3, #0]
 800f8e0:	68db      	ldr	r3, [r3, #12]
 800f8e2:	4a55      	ldr	r2, [pc, #340]	@ (800fa38 <tcp_process+0x7dc>)
 800f8e4:	6013      	str	r3, [r2, #0]
 800f8e6:	e013      	b.n	800f910 <tcp_process+0x6b4>
 800f8e8:	4b53      	ldr	r3, [pc, #332]	@ (800fa38 <tcp_process+0x7dc>)
 800f8ea:	681b      	ldr	r3, [r3, #0]
 800f8ec:	613b      	str	r3, [r7, #16]
 800f8ee:	e00c      	b.n	800f90a <tcp_process+0x6ae>
 800f8f0:	693b      	ldr	r3, [r7, #16]
 800f8f2:	68db      	ldr	r3, [r3, #12]
 800f8f4:	687a      	ldr	r2, [r7, #4]
 800f8f6:	429a      	cmp	r2, r3
 800f8f8:	d104      	bne.n	800f904 <tcp_process+0x6a8>
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	68da      	ldr	r2, [r3, #12]
 800f8fe:	693b      	ldr	r3, [r7, #16]
 800f900:	60da      	str	r2, [r3, #12]
 800f902:	e005      	b.n	800f910 <tcp_process+0x6b4>
 800f904:	693b      	ldr	r3, [r7, #16]
 800f906:	68db      	ldr	r3, [r3, #12]
 800f908:	613b      	str	r3, [r7, #16]
 800f90a:	693b      	ldr	r3, [r7, #16]
 800f90c:	2b00      	cmp	r3, #0
 800f90e:	d1ef      	bne.n	800f8f0 <tcp_process+0x694>
 800f910:	687b      	ldr	r3, [r7, #4]
 800f912:	2200      	movs	r2, #0
 800f914:	60da      	str	r2, [r3, #12]
 800f916:	4b43      	ldr	r3, [pc, #268]	@ (800fa24 <tcp_process+0x7c8>)
 800f918:	2201      	movs	r2, #1
 800f91a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	220a      	movs	r2, #10
 800f920:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f922:	4b41      	ldr	r3, [pc, #260]	@ (800fa28 <tcp_process+0x7cc>)
 800f924:	681a      	ldr	r2, [r3, #0]
 800f926:	687b      	ldr	r3, [r7, #4]
 800f928:	60da      	str	r2, [r3, #12]
 800f92a:	4a3f      	ldr	r2, [pc, #252]	@ (800fa28 <tcp_process+0x7cc>)
 800f92c:	687b      	ldr	r3, [r7, #4]
 800f92e:	6013      	str	r3, [r2, #0]
 800f930:	f002 fc8c 	bl	801224c <tcp_timer_needed>
      }
      break;
 800f934:	e06c      	b.n	800fa10 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f000 f984 	bl	800fc44 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f93c:	4b3b      	ldr	r3, [pc, #236]	@ (800fa2c <tcp_process+0x7d0>)
 800f93e:	781b      	ldrb	r3, [r3, #0]
 800f940:	f003 0310 	and.w	r3, r3, #16
 800f944:	2b00      	cmp	r3, #0
 800f946:	d065      	beq.n	800fa14 <tcp_process+0x7b8>
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f94c:	4b38      	ldr	r3, [pc, #224]	@ (800fa30 <tcp_process+0x7d4>)
 800f94e:	681b      	ldr	r3, [r3, #0]
 800f950:	429a      	cmp	r2, r3
 800f952:	d15f      	bne.n	800fa14 <tcp_process+0x7b8>
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d15b      	bne.n	800fa14 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800f95c:	6878      	ldr	r0, [r7, #4]
 800f95e:	f7fe fcf1 	bl	800e344 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f962:	4b35      	ldr	r3, [pc, #212]	@ (800fa38 <tcp_process+0x7dc>)
 800f964:	681b      	ldr	r3, [r3, #0]
 800f966:	687a      	ldr	r2, [r7, #4]
 800f968:	429a      	cmp	r2, r3
 800f96a:	d105      	bne.n	800f978 <tcp_process+0x71c>
 800f96c:	4b32      	ldr	r3, [pc, #200]	@ (800fa38 <tcp_process+0x7dc>)
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	68db      	ldr	r3, [r3, #12]
 800f972:	4a31      	ldr	r2, [pc, #196]	@ (800fa38 <tcp_process+0x7dc>)
 800f974:	6013      	str	r3, [r2, #0]
 800f976:	e013      	b.n	800f9a0 <tcp_process+0x744>
 800f978:	4b2f      	ldr	r3, [pc, #188]	@ (800fa38 <tcp_process+0x7dc>)
 800f97a:	681b      	ldr	r3, [r3, #0]
 800f97c:	60fb      	str	r3, [r7, #12]
 800f97e:	e00c      	b.n	800f99a <tcp_process+0x73e>
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	68db      	ldr	r3, [r3, #12]
 800f984:	687a      	ldr	r2, [r7, #4]
 800f986:	429a      	cmp	r2, r3
 800f988:	d104      	bne.n	800f994 <tcp_process+0x738>
 800f98a:	687b      	ldr	r3, [r7, #4]
 800f98c:	68da      	ldr	r2, [r3, #12]
 800f98e:	68fb      	ldr	r3, [r7, #12]
 800f990:	60da      	str	r2, [r3, #12]
 800f992:	e005      	b.n	800f9a0 <tcp_process+0x744>
 800f994:	68fb      	ldr	r3, [r7, #12]
 800f996:	68db      	ldr	r3, [r3, #12]
 800f998:	60fb      	str	r3, [r7, #12]
 800f99a:	68fb      	ldr	r3, [r7, #12]
 800f99c:	2b00      	cmp	r3, #0
 800f99e:	d1ef      	bne.n	800f980 <tcp_process+0x724>
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	2200      	movs	r2, #0
 800f9a4:	60da      	str	r2, [r3, #12]
 800f9a6:	4b1f      	ldr	r3, [pc, #124]	@ (800fa24 <tcp_process+0x7c8>)
 800f9a8:	2201      	movs	r2, #1
 800f9aa:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	220a      	movs	r2, #10
 800f9b0:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f9b2:	4b1d      	ldr	r3, [pc, #116]	@ (800fa28 <tcp_process+0x7cc>)
 800f9b4:	681a      	ldr	r2, [r3, #0]
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	60da      	str	r2, [r3, #12]
 800f9ba:	4a1b      	ldr	r2, [pc, #108]	@ (800fa28 <tcp_process+0x7cc>)
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	6013      	str	r3, [r2, #0]
 800f9c0:	f002 fc44 	bl	801224c <tcp_timer_needed>
      }
      break;
 800f9c4:	e026      	b.n	800fa14 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800f9c6:	6878      	ldr	r0, [r7, #4]
 800f9c8:	f000 f93c 	bl	800fc44 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f9cc:	4b17      	ldr	r3, [pc, #92]	@ (800fa2c <tcp_process+0x7d0>)
 800f9ce:	781b      	ldrb	r3, [r3, #0]
 800f9d0:	f003 0310 	and.w	r3, r3, #16
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	d01f      	beq.n	800fa18 <tcp_process+0x7bc>
 800f9d8:	687b      	ldr	r3, [r7, #4]
 800f9da:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f9dc:	4b14      	ldr	r3, [pc, #80]	@ (800fa30 <tcp_process+0x7d4>)
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	429a      	cmp	r2, r3
 800f9e2:	d119      	bne.n	800fa18 <tcp_process+0x7bc>
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d115      	bne.n	800fa18 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800f9ec:	4b11      	ldr	r3, [pc, #68]	@ (800fa34 <tcp_process+0x7d8>)
 800f9ee:	781b      	ldrb	r3, [r3, #0]
 800f9f0:	f043 0310 	orr.w	r3, r3, #16
 800f9f4:	b2da      	uxtb	r2, r3
 800f9f6:	4b0f      	ldr	r3, [pc, #60]	@ (800fa34 <tcp_process+0x7d8>)
 800f9f8:	701a      	strb	r2, [r3, #0]
      }
      break;
 800f9fa:	e00d      	b.n	800fa18 <tcp_process+0x7bc>
    default:
      break;
 800f9fc:	bf00      	nop
 800f9fe:	e00c      	b.n	800fa1a <tcp_process+0x7be>
      break;
 800fa00:	bf00      	nop
 800fa02:	e00a      	b.n	800fa1a <tcp_process+0x7be>
      break;
 800fa04:	bf00      	nop
 800fa06:	e008      	b.n	800fa1a <tcp_process+0x7be>
      break;
 800fa08:	bf00      	nop
 800fa0a:	e006      	b.n	800fa1a <tcp_process+0x7be>
      break;
 800fa0c:	bf00      	nop
 800fa0e:	e004      	b.n	800fa1a <tcp_process+0x7be>
      break;
 800fa10:	bf00      	nop
 800fa12:	e002      	b.n	800fa1a <tcp_process+0x7be>
      break;
 800fa14:	bf00      	nop
 800fa16:	e000      	b.n	800fa1a <tcp_process+0x7be>
      break;
 800fa18:	bf00      	nop
  }
  return ERR_OK;
 800fa1a:	2300      	movs	r3, #0
}
 800fa1c:	4618      	mov	r0, r3
 800fa1e:	3724      	adds	r7, #36	@ 0x24
 800fa20:	46bd      	mov	sp, r7
 800fa22:	bd90      	pop	{r4, r7, pc}
 800fa24:	20008a54 	.word	0x20008a54
 800fa28:	20008a50 	.word	0x20008a50
 800fa2c:	20008a84 	.word	0x20008a84
 800fa30:	20008a7c 	.word	0x20008a7c
 800fa34:	20008a85 	.word	0x20008a85
 800fa38:	20008a4c 	.word	0x20008a4c

0800fa3c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800fa3c:	b590      	push	{r4, r7, lr}
 800fa3e:	b085      	sub	sp, #20
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
 800fa44:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800fa46:	687b      	ldr	r3, [r7, #4]
 800fa48:	2b00      	cmp	r3, #0
 800fa4a:	d106      	bne.n	800fa5a <tcp_oos_insert_segment+0x1e>
 800fa4c:	4b3b      	ldr	r3, [pc, #236]	@ (800fb3c <tcp_oos_insert_segment+0x100>)
 800fa4e:	f240 421f 	movw	r2, #1055	@ 0x41f
 800fa52:	493b      	ldr	r1, [pc, #236]	@ (800fb40 <tcp_oos_insert_segment+0x104>)
 800fa54:	483b      	ldr	r0, [pc, #236]	@ (800fb44 <tcp_oos_insert_segment+0x108>)
 800fa56:	f006 f853 	bl	8015b00 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	68db      	ldr	r3, [r3, #12]
 800fa5e:	899b      	ldrh	r3, [r3, #12]
 800fa60:	b29b      	uxth	r3, r3
 800fa62:	4618      	mov	r0, r3
 800fa64:	f7fb fcb2 	bl	800b3cc <lwip_htons>
 800fa68:	4603      	mov	r3, r0
 800fa6a:	b2db      	uxtb	r3, r3
 800fa6c:	f003 0301 	and.w	r3, r3, #1
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	d028      	beq.n	800fac6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800fa74:	6838      	ldr	r0, [r7, #0]
 800fa76:	f7fe fa63 	bl	800df40 <tcp_segs_free>
    next = NULL;
 800fa7a:	2300      	movs	r3, #0
 800fa7c:	603b      	str	r3, [r7, #0]
 800fa7e:	e056      	b.n	800fb2e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800fa80:	683b      	ldr	r3, [r7, #0]
 800fa82:	68db      	ldr	r3, [r3, #12]
 800fa84:	899b      	ldrh	r3, [r3, #12]
 800fa86:	b29b      	uxth	r3, r3
 800fa88:	4618      	mov	r0, r3
 800fa8a:	f7fb fc9f 	bl	800b3cc <lwip_htons>
 800fa8e:	4603      	mov	r3, r0
 800fa90:	b2db      	uxtb	r3, r3
 800fa92:	f003 0301 	and.w	r3, r3, #1
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d00d      	beq.n	800fab6 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	68db      	ldr	r3, [r3, #12]
 800fa9e:	899b      	ldrh	r3, [r3, #12]
 800faa0:	b29c      	uxth	r4, r3
 800faa2:	2001      	movs	r0, #1
 800faa4:	f7fb fc92 	bl	800b3cc <lwip_htons>
 800faa8:	4603      	mov	r3, r0
 800faaa:	461a      	mov	r2, r3
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	68db      	ldr	r3, [r3, #12]
 800fab0:	4322      	orrs	r2, r4
 800fab2:	b292      	uxth	r2, r2
 800fab4:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800fab6:	683b      	ldr	r3, [r7, #0]
 800fab8:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800faba:	683b      	ldr	r3, [r7, #0]
 800fabc:	681b      	ldr	r3, [r3, #0]
 800fabe:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800fac0:	68f8      	ldr	r0, [r7, #12]
 800fac2:	f7fe fa52 	bl	800df6a <tcp_seg_free>
    while (next &&
 800fac6:	683b      	ldr	r3, [r7, #0]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d00e      	beq.n	800faea <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	891b      	ldrh	r3, [r3, #8]
 800fad0:	461a      	mov	r2, r3
 800fad2:	4b1d      	ldr	r3, [pc, #116]	@ (800fb48 <tcp_oos_insert_segment+0x10c>)
 800fad4:	681b      	ldr	r3, [r3, #0]
 800fad6:	441a      	add	r2, r3
 800fad8:	683b      	ldr	r3, [r7, #0]
 800fada:	68db      	ldr	r3, [r3, #12]
 800fadc:	685b      	ldr	r3, [r3, #4]
 800fade:	6839      	ldr	r1, [r7, #0]
 800fae0:	8909      	ldrh	r1, [r1, #8]
 800fae2:	440b      	add	r3, r1
 800fae4:	1ad3      	subs	r3, r2, r3
    while (next &&
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	daca      	bge.n	800fa80 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800faea:	683b      	ldr	r3, [r7, #0]
 800faec:	2b00      	cmp	r3, #0
 800faee:	d01e      	beq.n	800fb2e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800faf0:	687b      	ldr	r3, [r7, #4]
 800faf2:	891b      	ldrh	r3, [r3, #8]
 800faf4:	461a      	mov	r2, r3
 800faf6:	4b14      	ldr	r3, [pc, #80]	@ (800fb48 <tcp_oos_insert_segment+0x10c>)
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	441a      	add	r2, r3
 800fafc:	683b      	ldr	r3, [r7, #0]
 800fafe:	68db      	ldr	r3, [r3, #12]
 800fb00:	685b      	ldr	r3, [r3, #4]
 800fb02:	1ad3      	subs	r3, r2, r3
    if (next &&
 800fb04:	2b00      	cmp	r3, #0
 800fb06:	dd12      	ble.n	800fb2e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800fb08:	683b      	ldr	r3, [r7, #0]
 800fb0a:	68db      	ldr	r3, [r3, #12]
 800fb0c:	685b      	ldr	r3, [r3, #4]
 800fb0e:	b29a      	uxth	r2, r3
 800fb10:	4b0d      	ldr	r3, [pc, #52]	@ (800fb48 <tcp_oos_insert_segment+0x10c>)
 800fb12:	681b      	ldr	r3, [r3, #0]
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	1ad3      	subs	r3, r2, r3
 800fb18:	b29a      	uxth	r2, r3
 800fb1a:	687b      	ldr	r3, [r7, #4]
 800fb1c:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	685a      	ldr	r2, [r3, #4]
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	891b      	ldrh	r3, [r3, #8]
 800fb26:	4619      	mov	r1, r3
 800fb28:	4610      	mov	r0, r2
 800fb2a:	f7fc fe23 	bl	800c774 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	683a      	ldr	r2, [r7, #0]
 800fb32:	601a      	str	r2, [r3, #0]
}
 800fb34:	bf00      	nop
 800fb36:	3714      	adds	r7, #20
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	bd90      	pop	{r4, r7, pc}
 800fb3c:	080195b4 	.word	0x080195b4
 800fb40:	08019874 	.word	0x08019874
 800fb44:	08019600 	.word	0x08019600
 800fb48:	20008a78 	.word	0x20008a78

0800fb4c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800fb4c:	b5b0      	push	{r4, r5, r7, lr}
 800fb4e:	b086      	sub	sp, #24
 800fb50:	af00      	add	r7, sp, #0
 800fb52:	60f8      	str	r0, [r7, #12]
 800fb54:	60b9      	str	r1, [r7, #8]
 800fb56:	607a      	str	r2, [r7, #4]
 800fb58:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800fb5a:	e03e      	b.n	800fbda <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800fb5c:	68bb      	ldr	r3, [r7, #8]
 800fb5e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800fb60:	68bb      	ldr	r3, [r7, #8]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800fb66:	697b      	ldr	r3, [r7, #20]
 800fb68:	685b      	ldr	r3, [r3, #4]
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f7fd f810 	bl	800cb90 <pbuf_clen>
 800fb70:	4603      	mov	r3, r0
 800fb72:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800fb74:	68fb      	ldr	r3, [r7, #12]
 800fb76:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800fb7a:	8a7a      	ldrh	r2, [r7, #18]
 800fb7c:	429a      	cmp	r2, r3
 800fb7e:	d906      	bls.n	800fb8e <tcp_free_acked_segments+0x42>
 800fb80:	4b2a      	ldr	r3, [pc, #168]	@ (800fc2c <tcp_free_acked_segments+0xe0>)
 800fb82:	f240 4257 	movw	r2, #1111	@ 0x457
 800fb86:	492a      	ldr	r1, [pc, #168]	@ (800fc30 <tcp_free_acked_segments+0xe4>)
 800fb88:	482a      	ldr	r0, [pc, #168]	@ (800fc34 <tcp_free_acked_segments+0xe8>)
 800fb8a:	f005 ffb9 	bl	8015b00 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800fb8e:	68fb      	ldr	r3, [r7, #12]
 800fb90:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 800fb94:	8a7b      	ldrh	r3, [r7, #18]
 800fb96:	1ad3      	subs	r3, r2, r3
 800fb98:	b29a      	uxth	r2, r3
 800fb9a:	68fb      	ldr	r3, [r7, #12]
 800fb9c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800fba0:	697b      	ldr	r3, [r7, #20]
 800fba2:	891a      	ldrh	r2, [r3, #8]
 800fba4:	4b24      	ldr	r3, [pc, #144]	@ (800fc38 <tcp_free_acked_segments+0xec>)
 800fba6:	881b      	ldrh	r3, [r3, #0]
 800fba8:	4413      	add	r3, r2
 800fbaa:	b29a      	uxth	r2, r3
 800fbac:	4b22      	ldr	r3, [pc, #136]	@ (800fc38 <tcp_free_acked_segments+0xec>)
 800fbae:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800fbb0:	6978      	ldr	r0, [r7, #20]
 800fbb2:	f7fe f9da 	bl	800df6a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d00c      	beq.n	800fbda <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800fbc0:	68bb      	ldr	r3, [r7, #8]
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d109      	bne.n	800fbda <tcp_free_acked_segments+0x8e>
 800fbc6:	683b      	ldr	r3, [r7, #0]
 800fbc8:	2b00      	cmp	r3, #0
 800fbca:	d106      	bne.n	800fbda <tcp_free_acked_segments+0x8e>
 800fbcc:	4b17      	ldr	r3, [pc, #92]	@ (800fc2c <tcp_free_acked_segments+0xe0>)
 800fbce:	f240 4261 	movw	r2, #1121	@ 0x461
 800fbd2:	491a      	ldr	r1, [pc, #104]	@ (800fc3c <tcp_free_acked_segments+0xf0>)
 800fbd4:	4817      	ldr	r0, [pc, #92]	@ (800fc34 <tcp_free_acked_segments+0xe8>)
 800fbd6:	f005 ff93 	bl	8015b00 <iprintf>
  while (seg_list != NULL &&
 800fbda:	68bb      	ldr	r3, [r7, #8]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d020      	beq.n	800fc22 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800fbe0:	68bb      	ldr	r3, [r7, #8]
 800fbe2:	68db      	ldr	r3, [r3, #12]
 800fbe4:	685b      	ldr	r3, [r3, #4]
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f7fb fc06 	bl	800b3f8 <lwip_htonl>
 800fbec:	4604      	mov	r4, r0
 800fbee:	68bb      	ldr	r3, [r7, #8]
 800fbf0:	891b      	ldrh	r3, [r3, #8]
 800fbf2:	461d      	mov	r5, r3
 800fbf4:	68bb      	ldr	r3, [r7, #8]
 800fbf6:	68db      	ldr	r3, [r3, #12]
 800fbf8:	899b      	ldrh	r3, [r3, #12]
 800fbfa:	b29b      	uxth	r3, r3
 800fbfc:	4618      	mov	r0, r3
 800fbfe:	f7fb fbe5 	bl	800b3cc <lwip_htons>
 800fc02:	4603      	mov	r3, r0
 800fc04:	b2db      	uxtb	r3, r3
 800fc06:	f003 0303 	and.w	r3, r3, #3
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	d001      	beq.n	800fc12 <tcp_free_acked_segments+0xc6>
 800fc0e:	2301      	movs	r3, #1
 800fc10:	e000      	b.n	800fc14 <tcp_free_acked_segments+0xc8>
 800fc12:	2300      	movs	r3, #0
 800fc14:	442b      	add	r3, r5
 800fc16:	18e2      	adds	r2, r4, r3
 800fc18:	4b09      	ldr	r3, [pc, #36]	@ (800fc40 <tcp_free_acked_segments+0xf4>)
 800fc1a:	681b      	ldr	r3, [r3, #0]
 800fc1c:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	dd9c      	ble.n	800fb5c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800fc22:	68bb      	ldr	r3, [r7, #8]
}
 800fc24:	4618      	mov	r0, r3
 800fc26:	3718      	adds	r7, #24
 800fc28:	46bd      	mov	sp, r7
 800fc2a:	bdb0      	pop	{r4, r5, r7, pc}
 800fc2c:	080195b4 	.word	0x080195b4
 800fc30:	0801989c 	.word	0x0801989c
 800fc34:	08019600 	.word	0x08019600
 800fc38:	20008a80 	.word	0x20008a80
 800fc3c:	080198c4 	.word	0x080198c4
 800fc40:	20008a7c 	.word	0x20008a7c

0800fc44 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800fc44:	b5b0      	push	{r4, r5, r7, lr}
 800fc46:	b094      	sub	sp, #80	@ 0x50
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800fc4c:	2300      	movs	r3, #0
 800fc4e:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	d106      	bne.n	800fc64 <tcp_receive+0x20>
 800fc56:	4b91      	ldr	r3, [pc, #580]	@ (800fe9c <tcp_receive+0x258>)
 800fc58:	f240 427b 	movw	r2, #1147	@ 0x47b
 800fc5c:	4990      	ldr	r1, [pc, #576]	@ (800fea0 <tcp_receive+0x25c>)
 800fc5e:	4891      	ldr	r0, [pc, #580]	@ (800fea4 <tcp_receive+0x260>)
 800fc60:	f005 ff4e 	bl	8015b00 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	7d1b      	ldrb	r3, [r3, #20]
 800fc68:	2b03      	cmp	r3, #3
 800fc6a:	d806      	bhi.n	800fc7a <tcp_receive+0x36>
 800fc6c:	4b8b      	ldr	r3, [pc, #556]	@ (800fe9c <tcp_receive+0x258>)
 800fc6e:	f240 427c 	movw	r2, #1148	@ 0x47c
 800fc72:	498d      	ldr	r1, [pc, #564]	@ (800fea8 <tcp_receive+0x264>)
 800fc74:	488b      	ldr	r0, [pc, #556]	@ (800fea4 <tcp_receive+0x260>)
 800fc76:	f005 ff43 	bl	8015b00 <iprintf>

  if (flags & TCP_ACK) {
 800fc7a:	4b8c      	ldr	r3, [pc, #560]	@ (800feac <tcp_receive+0x268>)
 800fc7c:	781b      	ldrb	r3, [r3, #0]
 800fc7e:	f003 0310 	and.w	r3, r3, #16
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	f000 8264 	beq.w	8010150 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fc8e:	461a      	mov	r2, r3
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc94:	4413      	add	r3, r2
 800fc96:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fc9c:	4b84      	ldr	r3, [pc, #528]	@ (800feb0 <tcp_receive+0x26c>)
 800fc9e:	681b      	ldr	r3, [r3, #0]
 800fca0:	1ad3      	subs	r3, r2, r3
 800fca2:	2b00      	cmp	r3, #0
 800fca4:	db1b      	blt.n	800fcde <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800fcaa:	4b81      	ldr	r3, [pc, #516]	@ (800feb0 <tcp_receive+0x26c>)
 800fcac:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800fcae:	429a      	cmp	r2, r3
 800fcb0:	d106      	bne.n	800fcc0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fcb6:	4b7f      	ldr	r3, [pc, #508]	@ (800feb4 <tcp_receive+0x270>)
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	1ad3      	subs	r3, r2, r3
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	db0e      	blt.n	800fcde <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fcc0:	687b      	ldr	r3, [r7, #4]
 800fcc2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800fcc4:	4b7b      	ldr	r3, [pc, #492]	@ (800feb4 <tcp_receive+0x270>)
 800fcc6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800fcc8:	429a      	cmp	r2, r3
 800fcca:	d125      	bne.n	800fd18 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800fccc:	4b7a      	ldr	r3, [pc, #488]	@ (800feb8 <tcp_receive+0x274>)
 800fcce:	681b      	ldr	r3, [r3, #0]
 800fcd0:	89db      	ldrh	r3, [r3, #14]
 800fcd2:	b29a      	uxth	r2, r3
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fcda:	429a      	cmp	r2, r3
 800fcdc:	d91c      	bls.n	800fd18 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800fcde:	4b76      	ldr	r3, [pc, #472]	@ (800feb8 <tcp_receive+0x274>)
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	89db      	ldrh	r3, [r3, #14]
 800fce4:	b29a      	uxth	r2, r3
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800fcf2:	687b      	ldr	r3, [r7, #4]
 800fcf4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800fcf8:	429a      	cmp	r2, r3
 800fcfa:	d205      	bcs.n	800fd08 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800fd02:	687b      	ldr	r3, [r7, #4]
 800fd04:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 800fd08:	4b69      	ldr	r3, [pc, #420]	@ (800feb0 <tcp_receive+0x26c>)
 800fd0a:	681a      	ldr	r2, [r3, #0]
 800fd0c:	687b      	ldr	r3, [r7, #4]
 800fd0e:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 800fd10:	4b68      	ldr	r3, [pc, #416]	@ (800feb4 <tcp_receive+0x270>)
 800fd12:	681a      	ldr	r2, [r3, #0]
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800fd18:	4b66      	ldr	r3, [pc, #408]	@ (800feb4 <tcp_receive+0x270>)
 800fd1a:	681a      	ldr	r2, [r3, #0]
 800fd1c:	687b      	ldr	r3, [r7, #4]
 800fd1e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fd20:	1ad3      	subs	r3, r2, r3
 800fd22:	2b00      	cmp	r3, #0
 800fd24:	dc58      	bgt.n	800fdd8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800fd26:	4b65      	ldr	r3, [pc, #404]	@ (800febc <tcp_receive+0x278>)
 800fd28:	881b      	ldrh	r3, [r3, #0]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d14b      	bne.n	800fdc6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd32:	687a      	ldr	r2, [r7, #4]
 800fd34:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 800fd38:	4413      	add	r3, r2
 800fd3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fd3c:	429a      	cmp	r2, r3
 800fd3e:	d142      	bne.n	800fdc6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800fd40:	687b      	ldr	r3, [r7, #4]
 800fd42:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	db3d      	blt.n	800fdc6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fd4e:	4b59      	ldr	r3, [pc, #356]	@ (800feb4 <tcp_receive+0x270>)
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	429a      	cmp	r2, r3
 800fd54:	d137      	bne.n	800fdc6 <tcp_receive+0x182>
              found_dupack = 1;
 800fd56:	2301      	movs	r3, #1
 800fd58:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fd60:	2bff      	cmp	r3, #255	@ 0xff
 800fd62:	d007      	beq.n	800fd74 <tcp_receive+0x130>
                ++pcb->dupacks;
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fd6a:	3301      	adds	r3, #1
 800fd6c:	b2da      	uxtb	r2, r3
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fd7a:	2b03      	cmp	r3, #3
 800fd7c:	d91b      	bls.n	800fdb6 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fd88:	4413      	add	r3, r2
 800fd8a:	b29a      	uxth	r2, r3
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fd92:	429a      	cmp	r2, r3
 800fd94:	d30a      	bcc.n	800fdac <tcp_receive+0x168>
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fda0:	4413      	add	r3, r2
 800fda2:	b29a      	uxth	r2, r3
 800fda4:	687b      	ldr	r3, [r7, #4]
 800fda6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fdaa:	e004      	b.n	800fdb6 <tcp_receive+0x172>
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fdb2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 800fdb6:	687b      	ldr	r3, [r7, #4]
 800fdb8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800fdbc:	2b02      	cmp	r3, #2
 800fdbe:	d902      	bls.n	800fdc6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800fdc0:	6878      	ldr	r0, [r7, #4]
 800fdc2:	f001 fee7 	bl	8011b94 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800fdc6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	f040 8161 	bne.w	8010090 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800fdce:	687b      	ldr	r3, [r7, #4]
 800fdd0:	2200      	movs	r2, #0
 800fdd2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fdd6:	e15b      	b.n	8010090 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fdd8:	4b36      	ldr	r3, [pc, #216]	@ (800feb4 <tcp_receive+0x270>)
 800fdda:	681a      	ldr	r2, [r3, #0]
 800fddc:	687b      	ldr	r3, [r7, #4]
 800fdde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fde0:	1ad3      	subs	r3, r2, r3
 800fde2:	3b01      	subs	r3, #1
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	f2c0 814e 	blt.w	8010086 <tcp_receive+0x442>
 800fdea:	4b32      	ldr	r3, [pc, #200]	@ (800feb4 <tcp_receive+0x270>)
 800fdec:	681a      	ldr	r2, [r3, #0]
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800fdf2:	1ad3      	subs	r3, r2, r3
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	f300 8146 	bgt.w	8010086 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	8b5b      	ldrh	r3, [r3, #26]
 800fdfe:	f003 0304 	and.w	r3, r3, #4
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	d010      	beq.n	800fe28 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800fe06:	687b      	ldr	r3, [r7, #4]
 800fe08:	8b5b      	ldrh	r3, [r3, #26]
 800fe0a:	f023 0304 	bic.w	r3, r3, #4
 800fe0e:	b29a      	uxth	r2, r3
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800fe14:	687b      	ldr	r3, [r7, #4]
 800fe16:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800fe20:	687b      	ldr	r3, [r7, #4]
 800fe22:	2200      	movs	r2, #0
 800fe24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	2200      	movs	r2, #0
 800fe2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fe36:	10db      	asrs	r3, r3, #3
 800fe38:	b21b      	sxth	r3, r3
 800fe3a:	b29a      	uxth	r2, r3
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fe42:	b29b      	uxth	r3, r3
 800fe44:	4413      	add	r3, r2
 800fe46:	b29b      	uxth	r3, r3
 800fe48:	b21a      	sxth	r2, r3
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800fe50:	4b18      	ldr	r3, [pc, #96]	@ (800feb4 <tcp_receive+0x270>)
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	b29a      	uxth	r2, r3
 800fe56:	687b      	ldr	r3, [r7, #4]
 800fe58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe5a:	b29b      	uxth	r3, r3
 800fe5c:	1ad3      	subs	r3, r2, r3
 800fe5e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	2200      	movs	r2, #0
 800fe64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800fe68:	4b12      	ldr	r3, [pc, #72]	@ (800feb4 <tcp_receive+0x270>)
 800fe6a:	681a      	ldr	r2, [r3, #0]
 800fe6c:	687b      	ldr	r3, [r7, #4]
 800fe6e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	7d1b      	ldrb	r3, [r3, #20]
 800fe74:	2b03      	cmp	r3, #3
 800fe76:	f240 8097 	bls.w	800ffa8 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800fe7a:	687b      	ldr	r3, [r7, #4]
 800fe7c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800fe86:	429a      	cmp	r2, r3
 800fe88:	d245      	bcs.n	800ff16 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800fe8a:	687b      	ldr	r3, [r7, #4]
 800fe8c:	8b5b      	ldrh	r3, [r3, #26]
 800fe8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d014      	beq.n	800fec0 <tcp_receive+0x27c>
 800fe96:	2301      	movs	r3, #1
 800fe98:	e013      	b.n	800fec2 <tcp_receive+0x27e>
 800fe9a:	bf00      	nop
 800fe9c:	080195b4 	.word	0x080195b4
 800fea0:	080198e4 	.word	0x080198e4
 800fea4:	08019600 	.word	0x08019600
 800fea8:	08019900 	.word	0x08019900
 800feac:	20008a84 	.word	0x20008a84
 800feb0:	20008a78 	.word	0x20008a78
 800feb4:	20008a7c 	.word	0x20008a7c
 800feb8:	20008a68 	.word	0x20008a68
 800febc:	20008a82 	.word	0x20008a82
 800fec0:	2302      	movs	r3, #2
 800fec2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800fec6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800feca:	b29a      	uxth	r2, r3
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fed0:	fb12 f303 	smulbb	r3, r2, r3
 800fed4:	b29b      	uxth	r3, r3
 800fed6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fed8:	4293      	cmp	r3, r2
 800feda:	bf28      	it	cs
 800fedc:	4613      	movcs	r3, r2
 800fede:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800fee0:	687b      	ldr	r3, [r7, #4]
 800fee2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fee6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fee8:	4413      	add	r3, r2
 800feea:	b29a      	uxth	r2, r3
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fef2:	429a      	cmp	r2, r3
 800fef4:	d309      	bcc.n	800ff0a <tcp_receive+0x2c6>
 800fef6:	687b      	ldr	r3, [r7, #4]
 800fef8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fefc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fefe:	4413      	add	r3, r2
 800ff00:	b29a      	uxth	r2, r3
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800ff08:	e04e      	b.n	800ffa8 <tcp_receive+0x364>
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ff10:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800ff14:	e048      	b.n	800ffa8 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800ff16:	687b      	ldr	r3, [r7, #4]
 800ff18:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800ff1c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ff1e:	4413      	add	r3, r2
 800ff20:	b29a      	uxth	r2, r3
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800ff28:	429a      	cmp	r2, r3
 800ff2a:	d309      	bcc.n	800ff40 <tcp_receive+0x2fc>
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800ff32:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800ff34:	4413      	add	r3, r2
 800ff36:	b29a      	uxth	r2, r3
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800ff3e:	e004      	b.n	800ff4a <tcp_receive+0x306>
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ff46:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800ff50:	687b      	ldr	r3, [r7, #4]
 800ff52:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800ff56:	429a      	cmp	r2, r3
 800ff58:	d326      	bcc.n	800ffa8 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800ff5a:	687b      	ldr	r3, [r7, #4]
 800ff5c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800ff60:	687b      	ldr	r3, [r7, #4]
 800ff62:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800ff66:	1ad3      	subs	r3, r2, r3
 800ff68:	b29a      	uxth	r2, r3
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800ff70:	687b      	ldr	r3, [r7, #4]
 800ff72:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ff7a:	4413      	add	r3, r2
 800ff7c:	b29a      	uxth	r2, r3
 800ff7e:	687b      	ldr	r3, [r7, #4]
 800ff80:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800ff84:	429a      	cmp	r2, r3
 800ff86:	d30a      	bcc.n	800ff9e <tcp_receive+0x35a>
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800ff92:	4413      	add	r3, r2
 800ff94:	b29a      	uxth	r2, r3
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800ff9c:	e004      	b.n	800ffa8 <tcp_receive+0x364>
 800ff9e:	687b      	ldr	r3, [r7, #4]
 800ffa0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ffa4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800ffa8:	687b      	ldr	r3, [r7, #4]
 800ffaa:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ffb0:	4a98      	ldr	r2, [pc, #608]	@ (8010214 <tcp_receive+0x5d0>)
 800ffb2:	6878      	ldr	r0, [r7, #4]
 800ffb4:	f7ff fdca 	bl	800fb4c <tcp_free_acked_segments>
 800ffb8:	4602      	mov	r2, r0
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800ffbe:	687b      	ldr	r3, [r7, #4]
 800ffc0:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ffc6:	4a94      	ldr	r2, [pc, #592]	@ (8010218 <tcp_receive+0x5d4>)
 800ffc8:	6878      	ldr	r0, [r7, #4]
 800ffca:	f7ff fdbf 	bl	800fb4c <tcp_free_acked_segments>
 800ffce:	4602      	mov	r2, r0
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800ffd8:	2b00      	cmp	r3, #0
 800ffda:	d104      	bne.n	800ffe6 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ffe2:	861a      	strh	r2, [r3, #48]	@ 0x30
 800ffe4:	e002      	b.n	800ffec <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	2200      	movs	r2, #0
 800ffea:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	2200      	movs	r2, #0
 800fff0:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800fff2:	687b      	ldr	r3, [r7, #4]
 800fff4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	d103      	bne.n	8010002 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	2200      	movs	r2, #0
 800fffe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 8010002:	687b      	ldr	r3, [r7, #4]
 8010004:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 8010008:	4b84      	ldr	r3, [pc, #528]	@ (801021c <tcp_receive+0x5d8>)
 801000a:	881b      	ldrh	r3, [r3, #0]
 801000c:	4413      	add	r3, r2
 801000e:	b29a      	uxth	r2, r3
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	8b5b      	ldrh	r3, [r3, #26]
 801001a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801001e:	2b00      	cmp	r3, #0
 8010020:	d035      	beq.n	801008e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 8010022:	687b      	ldr	r3, [r7, #4]
 8010024:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010026:	2b00      	cmp	r3, #0
 8010028:	d118      	bne.n	801005c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 801002a:	687b      	ldr	r3, [r7, #4]
 801002c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801002e:	2b00      	cmp	r3, #0
 8010030:	d00c      	beq.n	801004c <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010036:	687b      	ldr	r3, [r7, #4]
 8010038:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801003a:	68db      	ldr	r3, [r3, #12]
 801003c:	685b      	ldr	r3, [r3, #4]
 801003e:	4618      	mov	r0, r3
 8010040:	f7fb f9da 	bl	800b3f8 <lwip_htonl>
 8010044:	4603      	mov	r3, r0
 8010046:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8010048:	2b00      	cmp	r3, #0
 801004a:	dc20      	bgt.n	801008e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	8b5b      	ldrh	r3, [r3, #26]
 8010050:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8010054:	b29a      	uxth	r2, r3
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801005a:	e018      	b.n	801008e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8010060:	687b      	ldr	r3, [r7, #4]
 8010062:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010064:	68db      	ldr	r3, [r3, #12]
 8010066:	685b      	ldr	r3, [r3, #4]
 8010068:	4618      	mov	r0, r3
 801006a:	f7fb f9c5 	bl	800b3f8 <lwip_htonl>
 801006e:	4603      	mov	r3, r0
 8010070:	1ae3      	subs	r3, r4, r3
 8010072:	2b00      	cmp	r3, #0
 8010074:	dc0b      	bgt.n	801008e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	8b5b      	ldrh	r3, [r3, #26]
 801007a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801007e:	b29a      	uxth	r2, r3
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8010084:	e003      	b.n	801008e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 8010086:	6878      	ldr	r0, [r7, #4]
 8010088:	f001 ff70 	bl	8011f6c <tcp_send_empty_ack>
 801008c:	e000      	b.n	8010090 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801008e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 8010090:	687b      	ldr	r3, [r7, #4]
 8010092:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010094:	2b00      	cmp	r3, #0
 8010096:	d05b      	beq.n	8010150 <tcp_receive+0x50c>
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801009c:	4b60      	ldr	r3, [pc, #384]	@ (8010220 <tcp_receive+0x5dc>)
 801009e:	681b      	ldr	r3, [r3, #0]
 80100a0:	1ad3      	subs	r3, r2, r3
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	da54      	bge.n	8010150 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80100a6:	4b5f      	ldr	r3, [pc, #380]	@ (8010224 <tcp_receive+0x5e0>)
 80100a8:	681b      	ldr	r3, [r3, #0]
 80100aa:	b29a      	uxth	r2, r3
 80100ac:	687b      	ldr	r3, [r7, #4]
 80100ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80100b0:	b29b      	uxth	r3, r3
 80100b2:	1ad3      	subs	r3, r2, r3
 80100b4:	b29b      	uxth	r3, r3
 80100b6:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80100ba:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80100c4:	10db      	asrs	r3, r3, #3
 80100c6:	b21b      	sxth	r3, r3
 80100c8:	b29b      	uxth	r3, r3
 80100ca:	1ad3      	subs	r3, r2, r3
 80100cc:	b29b      	uxth	r3, r3
 80100ce:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 80100d2:	687b      	ldr	r3, [r7, #4]
 80100d4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 80100d8:	b29a      	uxth	r2, r3
 80100da:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80100de:	4413      	add	r3, r2
 80100e0:	b29b      	uxth	r3, r3
 80100e2:	b21a      	sxth	r2, r3
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 80100e8:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 80100ec:	2b00      	cmp	r3, #0
 80100ee:	da05      	bge.n	80100fc <tcp_receive+0x4b8>
        m = (s16_t) - m;
 80100f0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80100f4:	425b      	negs	r3, r3
 80100f6:	b29b      	uxth	r3, r3
 80100f8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 80100fc:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8010106:	109b      	asrs	r3, r3, #2
 8010108:	b21b      	sxth	r3, r3
 801010a:	b29b      	uxth	r3, r3
 801010c:	1ad3      	subs	r3, r2, r3
 801010e:	b29b      	uxth	r3, r3
 8010110:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801011a:	b29a      	uxth	r2, r3
 801011c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8010120:	4413      	add	r3, r2
 8010122:	b29b      	uxth	r3, r3
 8010124:	b21a      	sxth	r2, r3
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8010130:	10db      	asrs	r3, r3, #3
 8010132:	b21b      	sxth	r3, r3
 8010134:	b29a      	uxth	r2, r3
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801013c:	b29b      	uxth	r3, r3
 801013e:	4413      	add	r3, r2
 8010140:	b29b      	uxth	r3, r3
 8010142:	b21a      	sxth	r2, r3
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801014a:	687b      	ldr	r3, [r7, #4]
 801014c:	2200      	movs	r2, #0
 801014e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 8010150:	4b35      	ldr	r3, [pc, #212]	@ (8010228 <tcp_receive+0x5e4>)
 8010152:	881b      	ldrh	r3, [r3, #0]
 8010154:	2b00      	cmp	r3, #0
 8010156:	f000 84df 	beq.w	8010b18 <tcp_receive+0xed4>
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	7d1b      	ldrb	r3, [r3, #20]
 801015e:	2b06      	cmp	r3, #6
 8010160:	f200 84da 	bhi.w	8010b18 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8010168:	4b30      	ldr	r3, [pc, #192]	@ (801022c <tcp_receive+0x5e8>)
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	1ad3      	subs	r3, r2, r3
 801016e:	3b01      	subs	r3, #1
 8010170:	2b00      	cmp	r3, #0
 8010172:	f2c0 808f 	blt.w	8010294 <tcp_receive+0x650>
 8010176:	687b      	ldr	r3, [r7, #4]
 8010178:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801017a:	4b2b      	ldr	r3, [pc, #172]	@ (8010228 <tcp_receive+0x5e4>)
 801017c:	881b      	ldrh	r3, [r3, #0]
 801017e:	4619      	mov	r1, r3
 8010180:	4b2a      	ldr	r3, [pc, #168]	@ (801022c <tcp_receive+0x5e8>)
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	440b      	add	r3, r1
 8010186:	1ad3      	subs	r3, r2, r3
 8010188:	3301      	adds	r3, #1
 801018a:	2b00      	cmp	r3, #0
 801018c:	f300 8082 	bgt.w	8010294 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 8010190:	4b27      	ldr	r3, [pc, #156]	@ (8010230 <tcp_receive+0x5ec>)
 8010192:	685b      	ldr	r3, [r3, #4]
 8010194:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 8010196:	687b      	ldr	r3, [r7, #4]
 8010198:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801019a:	4b24      	ldr	r3, [pc, #144]	@ (801022c <tcp_receive+0x5e8>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	1ad3      	subs	r3, r2, r3
 80101a0:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80101a2:	4b23      	ldr	r3, [pc, #140]	@ (8010230 <tcp_receive+0x5ec>)
 80101a4:	685b      	ldr	r3, [r3, #4]
 80101a6:	2b00      	cmp	r3, #0
 80101a8:	d106      	bne.n	80101b8 <tcp_receive+0x574>
 80101aa:	4b22      	ldr	r3, [pc, #136]	@ (8010234 <tcp_receive+0x5f0>)
 80101ac:	f240 5294 	movw	r2, #1428	@ 0x594
 80101b0:	4921      	ldr	r1, [pc, #132]	@ (8010238 <tcp_receive+0x5f4>)
 80101b2:	4822      	ldr	r0, [pc, #136]	@ (801023c <tcp_receive+0x5f8>)
 80101b4:	f005 fca4 	bl	8015b00 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80101b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101ba:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80101be:	4293      	cmp	r3, r2
 80101c0:	d906      	bls.n	80101d0 <tcp_receive+0x58c>
 80101c2:	4b1c      	ldr	r3, [pc, #112]	@ (8010234 <tcp_receive+0x5f0>)
 80101c4:	f240 5295 	movw	r2, #1429	@ 0x595
 80101c8:	491d      	ldr	r1, [pc, #116]	@ (8010240 <tcp_receive+0x5fc>)
 80101ca:	481c      	ldr	r0, [pc, #112]	@ (801023c <tcp_receive+0x5f8>)
 80101cc:	f005 fc98 	bl	8015b00 <iprintf>
      off = (u16_t)off32;
 80101d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101d2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 80101d6:	4b16      	ldr	r3, [pc, #88]	@ (8010230 <tcp_receive+0x5ec>)
 80101d8:	685b      	ldr	r3, [r3, #4]
 80101da:	891b      	ldrh	r3, [r3, #8]
 80101dc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80101e0:	429a      	cmp	r2, r3
 80101e2:	d906      	bls.n	80101f2 <tcp_receive+0x5ae>
 80101e4:	4b13      	ldr	r3, [pc, #76]	@ (8010234 <tcp_receive+0x5f0>)
 80101e6:	f240 5297 	movw	r2, #1431	@ 0x597
 80101ea:	4916      	ldr	r1, [pc, #88]	@ (8010244 <tcp_receive+0x600>)
 80101ec:	4813      	ldr	r0, [pc, #76]	@ (801023c <tcp_receive+0x5f8>)
 80101ee:	f005 fc87 	bl	8015b00 <iprintf>
      inseg.len -= off;
 80101f2:	4b0f      	ldr	r3, [pc, #60]	@ (8010230 <tcp_receive+0x5ec>)
 80101f4:	891a      	ldrh	r2, [r3, #8]
 80101f6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80101fa:	1ad3      	subs	r3, r2, r3
 80101fc:	b29a      	uxth	r2, r3
 80101fe:	4b0c      	ldr	r3, [pc, #48]	@ (8010230 <tcp_receive+0x5ec>)
 8010200:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 8010202:	4b0b      	ldr	r3, [pc, #44]	@ (8010230 <tcp_receive+0x5ec>)
 8010204:	685b      	ldr	r3, [r3, #4]
 8010206:	891a      	ldrh	r2, [r3, #8]
 8010208:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801020c:	1ad3      	subs	r3, r2, r3
 801020e:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 8010210:	e02a      	b.n	8010268 <tcp_receive+0x624>
 8010212:	bf00      	nop
 8010214:	0801991c 	.word	0x0801991c
 8010218:	08019924 	.word	0x08019924
 801021c:	20008a80 	.word	0x20008a80
 8010220:	20008a7c 	.word	0x20008a7c
 8010224:	20008a40 	.word	0x20008a40
 8010228:	20008a82 	.word	0x20008a82
 801022c:	20008a78 	.word	0x20008a78
 8010230:	20008a58 	.word	0x20008a58
 8010234:	080195b4 	.word	0x080195b4
 8010238:	0801992c 	.word	0x0801992c
 801023c:	08019600 	.word	0x08019600
 8010240:	0801993c 	.word	0x0801993c
 8010244:	0801994c 	.word	0x0801994c
        off -= p->len;
 8010248:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801024a:	895b      	ldrh	r3, [r3, #10]
 801024c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010250:	1ad3      	subs	r3, r2, r3
 8010252:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 8010256:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010258:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801025a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801025c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801025e:	2200      	movs	r2, #0
 8010260:	815a      	strh	r2, [r3, #10]
        p = p->next;
 8010262:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010264:	681b      	ldr	r3, [r3, #0]
 8010266:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 8010268:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801026a:	895b      	ldrh	r3, [r3, #10]
 801026c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8010270:	429a      	cmp	r2, r3
 8010272:	d8e9      	bhi.n	8010248 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 8010274:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010278:	4619      	mov	r1, r3
 801027a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801027c:	f7fc fb7a 	bl	800c974 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010284:	4a90      	ldr	r2, [pc, #576]	@ (80104c8 <tcp_receive+0x884>)
 8010286:	6013      	str	r3, [r2, #0]
 8010288:	4b90      	ldr	r3, [pc, #576]	@ (80104cc <tcp_receive+0x888>)
 801028a:	68db      	ldr	r3, [r3, #12]
 801028c:	4a8e      	ldr	r2, [pc, #568]	@ (80104c8 <tcp_receive+0x884>)
 801028e:	6812      	ldr	r2, [r2, #0]
 8010290:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 8010292:	e00d      	b.n	80102b0 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 8010294:	4b8c      	ldr	r3, [pc, #560]	@ (80104c8 <tcp_receive+0x884>)
 8010296:	681a      	ldr	r2, [r3, #0]
 8010298:	687b      	ldr	r3, [r7, #4]
 801029a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801029c:	1ad3      	subs	r3, r2, r3
 801029e:	2b00      	cmp	r3, #0
 80102a0:	da06      	bge.n	80102b0 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	8b5b      	ldrh	r3, [r3, #26]
 80102a6:	f043 0302 	orr.w	r3, r3, #2
 80102aa:	b29a      	uxth	r2, r3
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80102b0:	4b85      	ldr	r3, [pc, #532]	@ (80104c8 <tcp_receive+0x884>)
 80102b2:	681a      	ldr	r2, [r3, #0]
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102b8:	1ad3      	subs	r3, r2, r3
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	f2c0 8427 	blt.w	8010b0e <tcp_receive+0xeca>
 80102c0:	4b81      	ldr	r3, [pc, #516]	@ (80104c8 <tcp_receive+0x884>)
 80102c2:	681a      	ldr	r2, [r3, #0]
 80102c4:	687b      	ldr	r3, [r7, #4]
 80102c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80102c8:	6879      	ldr	r1, [r7, #4]
 80102ca:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80102cc:	440b      	add	r3, r1
 80102ce:	1ad3      	subs	r3, r2, r3
 80102d0:	3301      	adds	r3, #1
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	f300 841b 	bgt.w	8010b0e <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80102dc:	4b7a      	ldr	r3, [pc, #488]	@ (80104c8 <tcp_receive+0x884>)
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	429a      	cmp	r2, r3
 80102e2:	f040 8298 	bne.w	8010816 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 80102e6:	4b79      	ldr	r3, [pc, #484]	@ (80104cc <tcp_receive+0x888>)
 80102e8:	891c      	ldrh	r4, [r3, #8]
 80102ea:	4b78      	ldr	r3, [pc, #480]	@ (80104cc <tcp_receive+0x888>)
 80102ec:	68db      	ldr	r3, [r3, #12]
 80102ee:	899b      	ldrh	r3, [r3, #12]
 80102f0:	b29b      	uxth	r3, r3
 80102f2:	4618      	mov	r0, r3
 80102f4:	f7fb f86a 	bl	800b3cc <lwip_htons>
 80102f8:	4603      	mov	r3, r0
 80102fa:	b2db      	uxtb	r3, r3
 80102fc:	f003 0303 	and.w	r3, r3, #3
 8010300:	2b00      	cmp	r3, #0
 8010302:	d001      	beq.n	8010308 <tcp_receive+0x6c4>
 8010304:	2301      	movs	r3, #1
 8010306:	e000      	b.n	801030a <tcp_receive+0x6c6>
 8010308:	2300      	movs	r3, #0
 801030a:	4423      	add	r3, r4
 801030c:	b29a      	uxth	r2, r3
 801030e:	4b70      	ldr	r3, [pc, #448]	@ (80104d0 <tcp_receive+0x88c>)
 8010310:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010316:	4b6e      	ldr	r3, [pc, #440]	@ (80104d0 <tcp_receive+0x88c>)
 8010318:	881b      	ldrh	r3, [r3, #0]
 801031a:	429a      	cmp	r2, r3
 801031c:	d274      	bcs.n	8010408 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801031e:	4b6b      	ldr	r3, [pc, #428]	@ (80104cc <tcp_receive+0x888>)
 8010320:	68db      	ldr	r3, [r3, #12]
 8010322:	899b      	ldrh	r3, [r3, #12]
 8010324:	b29b      	uxth	r3, r3
 8010326:	4618      	mov	r0, r3
 8010328:	f7fb f850 	bl	800b3cc <lwip_htons>
 801032c:	4603      	mov	r3, r0
 801032e:	b2db      	uxtb	r3, r3
 8010330:	f003 0301 	and.w	r3, r3, #1
 8010334:	2b00      	cmp	r3, #0
 8010336:	d01e      	beq.n	8010376 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8010338:	4b64      	ldr	r3, [pc, #400]	@ (80104cc <tcp_receive+0x888>)
 801033a:	68db      	ldr	r3, [r3, #12]
 801033c:	899b      	ldrh	r3, [r3, #12]
 801033e:	b29b      	uxth	r3, r3
 8010340:	b21b      	sxth	r3, r3
 8010342:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010346:	b21c      	sxth	r4, r3
 8010348:	4b60      	ldr	r3, [pc, #384]	@ (80104cc <tcp_receive+0x888>)
 801034a:	68db      	ldr	r3, [r3, #12]
 801034c:	899b      	ldrh	r3, [r3, #12]
 801034e:	b29b      	uxth	r3, r3
 8010350:	4618      	mov	r0, r3
 8010352:	f7fb f83b 	bl	800b3cc <lwip_htons>
 8010356:	4603      	mov	r3, r0
 8010358:	b2db      	uxtb	r3, r3
 801035a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801035e:	b29b      	uxth	r3, r3
 8010360:	4618      	mov	r0, r3
 8010362:	f7fb f833 	bl	800b3cc <lwip_htons>
 8010366:	4603      	mov	r3, r0
 8010368:	b21b      	sxth	r3, r3
 801036a:	4323      	orrs	r3, r4
 801036c:	b21a      	sxth	r2, r3
 801036e:	4b57      	ldr	r3, [pc, #348]	@ (80104cc <tcp_receive+0x888>)
 8010370:	68db      	ldr	r3, [r3, #12]
 8010372:	b292      	uxth	r2, r2
 8010374:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8010376:	687b      	ldr	r3, [r7, #4]
 8010378:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801037a:	4b54      	ldr	r3, [pc, #336]	@ (80104cc <tcp_receive+0x888>)
 801037c:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801037e:	4b53      	ldr	r3, [pc, #332]	@ (80104cc <tcp_receive+0x888>)
 8010380:	68db      	ldr	r3, [r3, #12]
 8010382:	899b      	ldrh	r3, [r3, #12]
 8010384:	b29b      	uxth	r3, r3
 8010386:	4618      	mov	r0, r3
 8010388:	f7fb f820 	bl	800b3cc <lwip_htons>
 801038c:	4603      	mov	r3, r0
 801038e:	b2db      	uxtb	r3, r3
 8010390:	f003 0302 	and.w	r3, r3, #2
 8010394:	2b00      	cmp	r3, #0
 8010396:	d005      	beq.n	80103a4 <tcp_receive+0x760>
            inseg.len -= 1;
 8010398:	4b4c      	ldr	r3, [pc, #304]	@ (80104cc <tcp_receive+0x888>)
 801039a:	891b      	ldrh	r3, [r3, #8]
 801039c:	3b01      	subs	r3, #1
 801039e:	b29a      	uxth	r2, r3
 80103a0:	4b4a      	ldr	r3, [pc, #296]	@ (80104cc <tcp_receive+0x888>)
 80103a2:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 80103a4:	4b49      	ldr	r3, [pc, #292]	@ (80104cc <tcp_receive+0x888>)
 80103a6:	685b      	ldr	r3, [r3, #4]
 80103a8:	4a48      	ldr	r2, [pc, #288]	@ (80104cc <tcp_receive+0x888>)
 80103aa:	8912      	ldrh	r2, [r2, #8]
 80103ac:	4611      	mov	r1, r2
 80103ae:	4618      	mov	r0, r3
 80103b0:	f7fc f9e0 	bl	800c774 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 80103b4:	4b45      	ldr	r3, [pc, #276]	@ (80104cc <tcp_receive+0x888>)
 80103b6:	891c      	ldrh	r4, [r3, #8]
 80103b8:	4b44      	ldr	r3, [pc, #272]	@ (80104cc <tcp_receive+0x888>)
 80103ba:	68db      	ldr	r3, [r3, #12]
 80103bc:	899b      	ldrh	r3, [r3, #12]
 80103be:	b29b      	uxth	r3, r3
 80103c0:	4618      	mov	r0, r3
 80103c2:	f7fb f803 	bl	800b3cc <lwip_htons>
 80103c6:	4603      	mov	r3, r0
 80103c8:	b2db      	uxtb	r3, r3
 80103ca:	f003 0303 	and.w	r3, r3, #3
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	d001      	beq.n	80103d6 <tcp_receive+0x792>
 80103d2:	2301      	movs	r3, #1
 80103d4:	e000      	b.n	80103d8 <tcp_receive+0x794>
 80103d6:	2300      	movs	r3, #0
 80103d8:	4423      	add	r3, r4
 80103da:	b29a      	uxth	r2, r3
 80103dc:	4b3c      	ldr	r3, [pc, #240]	@ (80104d0 <tcp_receive+0x88c>)
 80103de:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80103e0:	4b3b      	ldr	r3, [pc, #236]	@ (80104d0 <tcp_receive+0x88c>)
 80103e2:	881b      	ldrh	r3, [r3, #0]
 80103e4:	461a      	mov	r2, r3
 80103e6:	4b38      	ldr	r3, [pc, #224]	@ (80104c8 <tcp_receive+0x884>)
 80103e8:	681b      	ldr	r3, [r3, #0]
 80103ea:	441a      	add	r2, r3
 80103ec:	687b      	ldr	r3, [r7, #4]
 80103ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103f0:	6879      	ldr	r1, [r7, #4]
 80103f2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80103f4:	440b      	add	r3, r1
 80103f6:	429a      	cmp	r2, r3
 80103f8:	d006      	beq.n	8010408 <tcp_receive+0x7c4>
 80103fa:	4b36      	ldr	r3, [pc, #216]	@ (80104d4 <tcp_receive+0x890>)
 80103fc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 8010400:	4935      	ldr	r1, [pc, #212]	@ (80104d8 <tcp_receive+0x894>)
 8010402:	4836      	ldr	r0, [pc, #216]	@ (80104dc <tcp_receive+0x898>)
 8010404:	f005 fb7c 	bl	8015b00 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801040c:	2b00      	cmp	r3, #0
 801040e:	f000 80e6 	beq.w	80105de <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010412:	4b2e      	ldr	r3, [pc, #184]	@ (80104cc <tcp_receive+0x888>)
 8010414:	68db      	ldr	r3, [r3, #12]
 8010416:	899b      	ldrh	r3, [r3, #12]
 8010418:	b29b      	uxth	r3, r3
 801041a:	4618      	mov	r0, r3
 801041c:	f7fa ffd6 	bl	800b3cc <lwip_htons>
 8010420:	4603      	mov	r3, r0
 8010422:	b2db      	uxtb	r3, r3
 8010424:	f003 0301 	and.w	r3, r3, #1
 8010428:	2b00      	cmp	r3, #0
 801042a:	d010      	beq.n	801044e <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801042c:	e00a      	b.n	8010444 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010432:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010438:	681a      	ldr	r2, [r3, #0]
 801043a:	687b      	ldr	r3, [r7, #4]
 801043c:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 801043e:	68f8      	ldr	r0, [r7, #12]
 8010440:	f7fd fd93 	bl	800df6a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010448:	2b00      	cmp	r3, #0
 801044a:	d1f0      	bne.n	801042e <tcp_receive+0x7ea>
 801044c:	e0c7      	b.n	80105de <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010452:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8010454:	e051      	b.n	80104fa <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010456:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010458:	68db      	ldr	r3, [r3, #12]
 801045a:	899b      	ldrh	r3, [r3, #12]
 801045c:	b29b      	uxth	r3, r3
 801045e:	4618      	mov	r0, r3
 8010460:	f7fa ffb4 	bl	800b3cc <lwip_htons>
 8010464:	4603      	mov	r3, r0
 8010466:	b2db      	uxtb	r3, r3
 8010468:	f003 0301 	and.w	r3, r3, #1
 801046c:	2b00      	cmp	r3, #0
 801046e:	d03c      	beq.n	80104ea <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010470:	4b16      	ldr	r3, [pc, #88]	@ (80104cc <tcp_receive+0x888>)
 8010472:	68db      	ldr	r3, [r3, #12]
 8010474:	899b      	ldrh	r3, [r3, #12]
 8010476:	b29b      	uxth	r3, r3
 8010478:	4618      	mov	r0, r3
 801047a:	f7fa ffa7 	bl	800b3cc <lwip_htons>
 801047e:	4603      	mov	r3, r0
 8010480:	b2db      	uxtb	r3, r3
 8010482:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010486:	2b00      	cmp	r3, #0
 8010488:	d12f      	bne.n	80104ea <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801048a:	4b10      	ldr	r3, [pc, #64]	@ (80104cc <tcp_receive+0x888>)
 801048c:	68db      	ldr	r3, [r3, #12]
 801048e:	899b      	ldrh	r3, [r3, #12]
 8010490:	b29c      	uxth	r4, r3
 8010492:	2001      	movs	r0, #1
 8010494:	f7fa ff9a 	bl	800b3cc <lwip_htons>
 8010498:	4603      	mov	r3, r0
 801049a:	461a      	mov	r2, r3
 801049c:	4b0b      	ldr	r3, [pc, #44]	@ (80104cc <tcp_receive+0x888>)
 801049e:	68db      	ldr	r3, [r3, #12]
 80104a0:	4322      	orrs	r2, r4
 80104a2:	b292      	uxth	r2, r2
 80104a4:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 80104a6:	4b09      	ldr	r3, [pc, #36]	@ (80104cc <tcp_receive+0x888>)
 80104a8:	891c      	ldrh	r4, [r3, #8]
 80104aa:	4b08      	ldr	r3, [pc, #32]	@ (80104cc <tcp_receive+0x888>)
 80104ac:	68db      	ldr	r3, [r3, #12]
 80104ae:	899b      	ldrh	r3, [r3, #12]
 80104b0:	b29b      	uxth	r3, r3
 80104b2:	4618      	mov	r0, r3
 80104b4:	f7fa ff8a 	bl	800b3cc <lwip_htons>
 80104b8:	4603      	mov	r3, r0
 80104ba:	b2db      	uxtb	r3, r3
 80104bc:	f003 0303 	and.w	r3, r3, #3
 80104c0:	2b00      	cmp	r3, #0
 80104c2:	d00d      	beq.n	80104e0 <tcp_receive+0x89c>
 80104c4:	2301      	movs	r3, #1
 80104c6:	e00c      	b.n	80104e2 <tcp_receive+0x89e>
 80104c8:	20008a78 	.word	0x20008a78
 80104cc:	20008a58 	.word	0x20008a58
 80104d0:	20008a82 	.word	0x20008a82
 80104d4:	080195b4 	.word	0x080195b4
 80104d8:	0801995c 	.word	0x0801995c
 80104dc:	08019600 	.word	0x08019600
 80104e0:	2300      	movs	r3, #0
 80104e2:	4423      	add	r3, r4
 80104e4:	b29a      	uxth	r2, r3
 80104e6:	4b98      	ldr	r3, [pc, #608]	@ (8010748 <tcp_receive+0xb04>)
 80104e8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80104ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104ec:	613b      	str	r3, [r7, #16]
              next = next->next;
 80104ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104f0:	681b      	ldr	r3, [r3, #0]
 80104f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 80104f4:	6938      	ldr	r0, [r7, #16]
 80104f6:	f7fd fd38 	bl	800df6a <tcp_seg_free>
            while (next &&
 80104fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d00e      	beq.n	801051e <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8010500:	4b91      	ldr	r3, [pc, #580]	@ (8010748 <tcp_receive+0xb04>)
 8010502:	881b      	ldrh	r3, [r3, #0]
 8010504:	461a      	mov	r2, r3
 8010506:	4b91      	ldr	r3, [pc, #580]	@ (801074c <tcp_receive+0xb08>)
 8010508:	681b      	ldr	r3, [r3, #0]
 801050a:	441a      	add	r2, r3
 801050c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801050e:	68db      	ldr	r3, [r3, #12]
 8010510:	685b      	ldr	r3, [r3, #4]
 8010512:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010514:	8909      	ldrh	r1, [r1, #8]
 8010516:	440b      	add	r3, r1
 8010518:	1ad3      	subs	r3, r2, r3
            while (next &&
 801051a:	2b00      	cmp	r3, #0
 801051c:	da9b      	bge.n	8010456 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801051e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010520:	2b00      	cmp	r3, #0
 8010522:	d059      	beq.n	80105d8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8010524:	4b88      	ldr	r3, [pc, #544]	@ (8010748 <tcp_receive+0xb04>)
 8010526:	881b      	ldrh	r3, [r3, #0]
 8010528:	461a      	mov	r2, r3
 801052a:	4b88      	ldr	r3, [pc, #544]	@ (801074c <tcp_receive+0xb08>)
 801052c:	681b      	ldr	r3, [r3, #0]
 801052e:	441a      	add	r2, r3
 8010530:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010532:	68db      	ldr	r3, [r3, #12]
 8010534:	685b      	ldr	r3, [r3, #4]
 8010536:	1ad3      	subs	r3, r2, r3
            if (next &&
 8010538:	2b00      	cmp	r3, #0
 801053a:	dd4d      	ble.n	80105d8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801053c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801053e:	68db      	ldr	r3, [r3, #12]
 8010540:	685b      	ldr	r3, [r3, #4]
 8010542:	b29a      	uxth	r2, r3
 8010544:	4b81      	ldr	r3, [pc, #516]	@ (801074c <tcp_receive+0xb08>)
 8010546:	681b      	ldr	r3, [r3, #0]
 8010548:	b29b      	uxth	r3, r3
 801054a:	1ad3      	subs	r3, r2, r3
 801054c:	b29a      	uxth	r2, r3
 801054e:	4b80      	ldr	r3, [pc, #512]	@ (8010750 <tcp_receive+0xb0c>)
 8010550:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010552:	4b7f      	ldr	r3, [pc, #508]	@ (8010750 <tcp_receive+0xb0c>)
 8010554:	68db      	ldr	r3, [r3, #12]
 8010556:	899b      	ldrh	r3, [r3, #12]
 8010558:	b29b      	uxth	r3, r3
 801055a:	4618      	mov	r0, r3
 801055c:	f7fa ff36 	bl	800b3cc <lwip_htons>
 8010560:	4603      	mov	r3, r0
 8010562:	b2db      	uxtb	r3, r3
 8010564:	f003 0302 	and.w	r3, r3, #2
 8010568:	2b00      	cmp	r3, #0
 801056a:	d005      	beq.n	8010578 <tcp_receive+0x934>
                inseg.len -= 1;
 801056c:	4b78      	ldr	r3, [pc, #480]	@ (8010750 <tcp_receive+0xb0c>)
 801056e:	891b      	ldrh	r3, [r3, #8]
 8010570:	3b01      	subs	r3, #1
 8010572:	b29a      	uxth	r2, r3
 8010574:	4b76      	ldr	r3, [pc, #472]	@ (8010750 <tcp_receive+0xb0c>)
 8010576:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8010578:	4b75      	ldr	r3, [pc, #468]	@ (8010750 <tcp_receive+0xb0c>)
 801057a:	685b      	ldr	r3, [r3, #4]
 801057c:	4a74      	ldr	r2, [pc, #464]	@ (8010750 <tcp_receive+0xb0c>)
 801057e:	8912      	ldrh	r2, [r2, #8]
 8010580:	4611      	mov	r1, r2
 8010582:	4618      	mov	r0, r3
 8010584:	f7fc f8f6 	bl	800c774 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8010588:	4b71      	ldr	r3, [pc, #452]	@ (8010750 <tcp_receive+0xb0c>)
 801058a:	891c      	ldrh	r4, [r3, #8]
 801058c:	4b70      	ldr	r3, [pc, #448]	@ (8010750 <tcp_receive+0xb0c>)
 801058e:	68db      	ldr	r3, [r3, #12]
 8010590:	899b      	ldrh	r3, [r3, #12]
 8010592:	b29b      	uxth	r3, r3
 8010594:	4618      	mov	r0, r3
 8010596:	f7fa ff19 	bl	800b3cc <lwip_htons>
 801059a:	4603      	mov	r3, r0
 801059c:	b2db      	uxtb	r3, r3
 801059e:	f003 0303 	and.w	r3, r3, #3
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d001      	beq.n	80105aa <tcp_receive+0x966>
 80105a6:	2301      	movs	r3, #1
 80105a8:	e000      	b.n	80105ac <tcp_receive+0x968>
 80105aa:	2300      	movs	r3, #0
 80105ac:	4423      	add	r3, r4
 80105ae:	b29a      	uxth	r2, r3
 80105b0:	4b65      	ldr	r3, [pc, #404]	@ (8010748 <tcp_receive+0xb04>)
 80105b2:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 80105b4:	4b64      	ldr	r3, [pc, #400]	@ (8010748 <tcp_receive+0xb04>)
 80105b6:	881b      	ldrh	r3, [r3, #0]
 80105b8:	461a      	mov	r2, r3
 80105ba:	4b64      	ldr	r3, [pc, #400]	@ (801074c <tcp_receive+0xb08>)
 80105bc:	681b      	ldr	r3, [r3, #0]
 80105be:	441a      	add	r2, r3
 80105c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80105c2:	68db      	ldr	r3, [r3, #12]
 80105c4:	685b      	ldr	r3, [r3, #4]
 80105c6:	429a      	cmp	r2, r3
 80105c8:	d006      	beq.n	80105d8 <tcp_receive+0x994>
 80105ca:	4b62      	ldr	r3, [pc, #392]	@ (8010754 <tcp_receive+0xb10>)
 80105cc:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 80105d0:	4961      	ldr	r1, [pc, #388]	@ (8010758 <tcp_receive+0xb14>)
 80105d2:	4862      	ldr	r0, [pc, #392]	@ (801075c <tcp_receive+0xb18>)
 80105d4:	f005 fa94 	bl	8015b00 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80105d8:	687b      	ldr	r3, [r7, #4]
 80105da:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80105dc:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80105de:	4b5a      	ldr	r3, [pc, #360]	@ (8010748 <tcp_receive+0xb04>)
 80105e0:	881b      	ldrh	r3, [r3, #0]
 80105e2:	461a      	mov	r2, r3
 80105e4:	4b59      	ldr	r3, [pc, #356]	@ (801074c <tcp_receive+0xb08>)
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	441a      	add	r2, r3
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80105f2:	4b55      	ldr	r3, [pc, #340]	@ (8010748 <tcp_receive+0xb04>)
 80105f4:	881b      	ldrh	r3, [r3, #0]
 80105f6:	429a      	cmp	r2, r3
 80105f8:	d206      	bcs.n	8010608 <tcp_receive+0x9c4>
 80105fa:	4b56      	ldr	r3, [pc, #344]	@ (8010754 <tcp_receive+0xb10>)
 80105fc:	f240 6207 	movw	r2, #1543	@ 0x607
 8010600:	4957      	ldr	r1, [pc, #348]	@ (8010760 <tcp_receive+0xb1c>)
 8010602:	4856      	ldr	r0, [pc, #344]	@ (801075c <tcp_receive+0xb18>)
 8010604:	f005 fa7c 	bl	8015b00 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801060c:	4b4e      	ldr	r3, [pc, #312]	@ (8010748 <tcp_receive+0xb04>)
 801060e:	881b      	ldrh	r3, [r3, #0]
 8010610:	1ad3      	subs	r3, r2, r3
 8010612:	b29a      	uxth	r2, r3
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8010618:	6878      	ldr	r0, [r7, #4]
 801061a:	f7fc ffc5 	bl	800d5a8 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801061e:	4b4c      	ldr	r3, [pc, #304]	@ (8010750 <tcp_receive+0xb0c>)
 8010620:	685b      	ldr	r3, [r3, #4]
 8010622:	891b      	ldrh	r3, [r3, #8]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d006      	beq.n	8010636 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8010628:	4b49      	ldr	r3, [pc, #292]	@ (8010750 <tcp_receive+0xb0c>)
 801062a:	685b      	ldr	r3, [r3, #4]
 801062c:	4a4d      	ldr	r2, [pc, #308]	@ (8010764 <tcp_receive+0xb20>)
 801062e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010630:	4b47      	ldr	r3, [pc, #284]	@ (8010750 <tcp_receive+0xb0c>)
 8010632:	2200      	movs	r2, #0
 8010634:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010636:	4b46      	ldr	r3, [pc, #280]	@ (8010750 <tcp_receive+0xb0c>)
 8010638:	68db      	ldr	r3, [r3, #12]
 801063a:	899b      	ldrh	r3, [r3, #12]
 801063c:	b29b      	uxth	r3, r3
 801063e:	4618      	mov	r0, r3
 8010640:	f7fa fec4 	bl	800b3cc <lwip_htons>
 8010644:	4603      	mov	r3, r0
 8010646:	b2db      	uxtb	r3, r3
 8010648:	f003 0301 	and.w	r3, r3, #1
 801064c:	2b00      	cmp	r3, #0
 801064e:	f000 80b8 	beq.w	80107c2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8010652:	4b45      	ldr	r3, [pc, #276]	@ (8010768 <tcp_receive+0xb24>)
 8010654:	781b      	ldrb	r3, [r3, #0]
 8010656:	f043 0320 	orr.w	r3, r3, #32
 801065a:	b2da      	uxtb	r2, r3
 801065c:	4b42      	ldr	r3, [pc, #264]	@ (8010768 <tcp_receive+0xb24>)
 801065e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8010660:	e0af      	b.n	80107c2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8010662:	687b      	ldr	r3, [r7, #4]
 8010664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010666:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8010668:	687b      	ldr	r3, [r7, #4]
 801066a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801066c:	68db      	ldr	r3, [r3, #12]
 801066e:	685b      	ldr	r3, [r3, #4]
 8010670:	4a36      	ldr	r2, [pc, #216]	@ (801074c <tcp_receive+0xb08>)
 8010672:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010674:	68bb      	ldr	r3, [r7, #8]
 8010676:	891b      	ldrh	r3, [r3, #8]
 8010678:	461c      	mov	r4, r3
 801067a:	68bb      	ldr	r3, [r7, #8]
 801067c:	68db      	ldr	r3, [r3, #12]
 801067e:	899b      	ldrh	r3, [r3, #12]
 8010680:	b29b      	uxth	r3, r3
 8010682:	4618      	mov	r0, r3
 8010684:	f7fa fea2 	bl	800b3cc <lwip_htons>
 8010688:	4603      	mov	r3, r0
 801068a:	b2db      	uxtb	r3, r3
 801068c:	f003 0303 	and.w	r3, r3, #3
 8010690:	2b00      	cmp	r3, #0
 8010692:	d001      	beq.n	8010698 <tcp_receive+0xa54>
 8010694:	2301      	movs	r3, #1
 8010696:	e000      	b.n	801069a <tcp_receive+0xa56>
 8010698:	2300      	movs	r3, #0
 801069a:	191a      	adds	r2, r3, r4
 801069c:	687b      	ldr	r3, [r7, #4]
 801069e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106a0:	441a      	add	r2, r3
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80106aa:	461c      	mov	r4, r3
 80106ac:	68bb      	ldr	r3, [r7, #8]
 80106ae:	891b      	ldrh	r3, [r3, #8]
 80106b0:	461d      	mov	r5, r3
 80106b2:	68bb      	ldr	r3, [r7, #8]
 80106b4:	68db      	ldr	r3, [r3, #12]
 80106b6:	899b      	ldrh	r3, [r3, #12]
 80106b8:	b29b      	uxth	r3, r3
 80106ba:	4618      	mov	r0, r3
 80106bc:	f7fa fe86 	bl	800b3cc <lwip_htons>
 80106c0:	4603      	mov	r3, r0
 80106c2:	b2db      	uxtb	r3, r3
 80106c4:	f003 0303 	and.w	r3, r3, #3
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	d001      	beq.n	80106d0 <tcp_receive+0xa8c>
 80106cc:	2301      	movs	r3, #1
 80106ce:	e000      	b.n	80106d2 <tcp_receive+0xa8e>
 80106d0:	2300      	movs	r3, #0
 80106d2:	442b      	add	r3, r5
 80106d4:	429c      	cmp	r4, r3
 80106d6:	d206      	bcs.n	80106e6 <tcp_receive+0xaa2>
 80106d8:	4b1e      	ldr	r3, [pc, #120]	@ (8010754 <tcp_receive+0xb10>)
 80106da:	f240 622b 	movw	r2, #1579	@ 0x62b
 80106de:	4923      	ldr	r1, [pc, #140]	@ (801076c <tcp_receive+0xb28>)
 80106e0:	481e      	ldr	r0, [pc, #120]	@ (801075c <tcp_receive+0xb18>)
 80106e2:	f005 fa0d 	bl	8015b00 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80106e6:	68bb      	ldr	r3, [r7, #8]
 80106e8:	891b      	ldrh	r3, [r3, #8]
 80106ea:	461c      	mov	r4, r3
 80106ec:	68bb      	ldr	r3, [r7, #8]
 80106ee:	68db      	ldr	r3, [r3, #12]
 80106f0:	899b      	ldrh	r3, [r3, #12]
 80106f2:	b29b      	uxth	r3, r3
 80106f4:	4618      	mov	r0, r3
 80106f6:	f7fa fe69 	bl	800b3cc <lwip_htons>
 80106fa:	4603      	mov	r3, r0
 80106fc:	b2db      	uxtb	r3, r3
 80106fe:	f003 0303 	and.w	r3, r3, #3
 8010702:	2b00      	cmp	r3, #0
 8010704:	d001      	beq.n	801070a <tcp_receive+0xac6>
 8010706:	2301      	movs	r3, #1
 8010708:	e000      	b.n	801070c <tcp_receive+0xac8>
 801070a:	2300      	movs	r3, #0
 801070c:	1919      	adds	r1, r3, r4
 801070e:	687b      	ldr	r3, [r7, #4]
 8010710:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 8010712:	b28b      	uxth	r3, r1
 8010714:	1ad3      	subs	r3, r2, r3
 8010716:	b29a      	uxth	r2, r3
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801071c:	6878      	ldr	r0, [r7, #4]
 801071e:	f7fc ff43 	bl	800d5a8 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8010722:	68bb      	ldr	r3, [r7, #8]
 8010724:	685b      	ldr	r3, [r3, #4]
 8010726:	891b      	ldrh	r3, [r3, #8]
 8010728:	2b00      	cmp	r3, #0
 801072a:	d028      	beq.n	801077e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801072c:	4b0d      	ldr	r3, [pc, #52]	@ (8010764 <tcp_receive+0xb20>)
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	2b00      	cmp	r3, #0
 8010732:	d01d      	beq.n	8010770 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8010734:	4b0b      	ldr	r3, [pc, #44]	@ (8010764 <tcp_receive+0xb20>)
 8010736:	681a      	ldr	r2, [r3, #0]
 8010738:	68bb      	ldr	r3, [r7, #8]
 801073a:	685b      	ldr	r3, [r3, #4]
 801073c:	4619      	mov	r1, r3
 801073e:	4610      	mov	r0, r2
 8010740:	f7fc fa60 	bl	800cc04 <pbuf_cat>
 8010744:	e018      	b.n	8010778 <tcp_receive+0xb34>
 8010746:	bf00      	nop
 8010748:	20008a82 	.word	0x20008a82
 801074c:	20008a78 	.word	0x20008a78
 8010750:	20008a58 	.word	0x20008a58
 8010754:	080195b4 	.word	0x080195b4
 8010758:	08019994 	.word	0x08019994
 801075c:	08019600 	.word	0x08019600
 8010760:	080199d0 	.word	0x080199d0
 8010764:	20008a88 	.word	0x20008a88
 8010768:	20008a85 	.word	0x20008a85
 801076c:	080199f0 	.word	0x080199f0
            } else {
              recv_data = cseg->p;
 8010770:	68bb      	ldr	r3, [r7, #8]
 8010772:	685b      	ldr	r3, [r3, #4]
 8010774:	4a70      	ldr	r2, [pc, #448]	@ (8010938 <tcp_receive+0xcf4>)
 8010776:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8010778:	68bb      	ldr	r3, [r7, #8]
 801077a:	2200      	movs	r2, #0
 801077c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801077e:	68bb      	ldr	r3, [r7, #8]
 8010780:	68db      	ldr	r3, [r3, #12]
 8010782:	899b      	ldrh	r3, [r3, #12]
 8010784:	b29b      	uxth	r3, r3
 8010786:	4618      	mov	r0, r3
 8010788:	f7fa fe20 	bl	800b3cc <lwip_htons>
 801078c:	4603      	mov	r3, r0
 801078e:	b2db      	uxtb	r3, r3
 8010790:	f003 0301 	and.w	r3, r3, #1
 8010794:	2b00      	cmp	r3, #0
 8010796:	d00d      	beq.n	80107b4 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8010798:	4b68      	ldr	r3, [pc, #416]	@ (801093c <tcp_receive+0xcf8>)
 801079a:	781b      	ldrb	r3, [r3, #0]
 801079c:	f043 0320 	orr.w	r3, r3, #32
 80107a0:	b2da      	uxtb	r2, r3
 80107a2:	4b66      	ldr	r3, [pc, #408]	@ (801093c <tcp_receive+0xcf8>)
 80107a4:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 80107a6:	687b      	ldr	r3, [r7, #4]
 80107a8:	7d1b      	ldrb	r3, [r3, #20]
 80107aa:	2b04      	cmp	r3, #4
 80107ac:	d102      	bne.n	80107b4 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	2207      	movs	r2, #7
 80107b2:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 80107b4:	68bb      	ldr	r3, [r7, #8]
 80107b6:	681a      	ldr	r2, [r3, #0]
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 80107bc:	68b8      	ldr	r0, [r7, #8]
 80107be:	f7fd fbd4 	bl	800df6a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80107c6:	2b00      	cmp	r3, #0
 80107c8:	d008      	beq.n	80107dc <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80107ca:	687b      	ldr	r3, [r7, #4]
 80107cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80107ce:	68db      	ldr	r3, [r3, #12]
 80107d0:	685a      	ldr	r2, [r3, #4]
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 80107d6:	429a      	cmp	r2, r3
 80107d8:	f43f af43 	beq.w	8010662 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80107dc:	687b      	ldr	r3, [r7, #4]
 80107de:	8b5b      	ldrh	r3, [r3, #26]
 80107e0:	f003 0301 	and.w	r3, r3, #1
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d00e      	beq.n	8010806 <tcp_receive+0xbc2>
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	8b5b      	ldrh	r3, [r3, #26]
 80107ec:	f023 0301 	bic.w	r3, r3, #1
 80107f0:	b29a      	uxth	r2, r3
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	835a      	strh	r2, [r3, #26]
 80107f6:	687b      	ldr	r3, [r7, #4]
 80107f8:	8b5b      	ldrh	r3, [r3, #26]
 80107fa:	f043 0302 	orr.w	r3, r3, #2
 80107fe:	b29a      	uxth	r2, r3
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010804:	e187      	b.n	8010b16 <tcp_receive+0xed2>
        tcp_ack(pcb);
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	8b5b      	ldrh	r3, [r3, #26]
 801080a:	f043 0301 	orr.w	r3, r3, #1
 801080e:	b29a      	uxth	r2, r3
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8010814:	e17f      	b.n	8010b16 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8010816:	687b      	ldr	r3, [r7, #4]
 8010818:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801081a:	2b00      	cmp	r3, #0
 801081c:	d106      	bne.n	801082c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801081e:	4848      	ldr	r0, [pc, #288]	@ (8010940 <tcp_receive+0xcfc>)
 8010820:	f7fd fbbc 	bl	800df9c <tcp_seg_copy>
 8010824:	4602      	mov	r2, r0
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	675a      	str	r2, [r3, #116]	@ 0x74
 801082a:	e16c      	b.n	8010b06 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801082c:	2300      	movs	r3, #0
 801082e:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010834:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010836:	e156      	b.n	8010ae6 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8010838:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801083a:	68db      	ldr	r3, [r3, #12]
 801083c:	685a      	ldr	r2, [r3, #4]
 801083e:	4b41      	ldr	r3, [pc, #260]	@ (8010944 <tcp_receive+0xd00>)
 8010840:	681b      	ldr	r3, [r3, #0]
 8010842:	429a      	cmp	r2, r3
 8010844:	d11d      	bne.n	8010882 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8010846:	4b3e      	ldr	r3, [pc, #248]	@ (8010940 <tcp_receive+0xcfc>)
 8010848:	891a      	ldrh	r2, [r3, #8]
 801084a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801084c:	891b      	ldrh	r3, [r3, #8]
 801084e:	429a      	cmp	r2, r3
 8010850:	f240 814e 	bls.w	8010af0 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010854:	483a      	ldr	r0, [pc, #232]	@ (8010940 <tcp_receive+0xcfc>)
 8010856:	f7fd fba1 	bl	800df9c <tcp_seg_copy>
 801085a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801085c:	697b      	ldr	r3, [r7, #20]
 801085e:	2b00      	cmp	r3, #0
 8010860:	f000 8148 	beq.w	8010af4 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8010864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010866:	2b00      	cmp	r3, #0
 8010868:	d003      	beq.n	8010872 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801086a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801086c:	697a      	ldr	r2, [r7, #20]
 801086e:	601a      	str	r2, [r3, #0]
 8010870:	e002      	b.n	8010878 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	697a      	ldr	r2, [r7, #20]
 8010876:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8010878:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801087a:	6978      	ldr	r0, [r7, #20]
 801087c:	f7ff f8de 	bl	800fa3c <tcp_oos_insert_segment>
                }
                break;
 8010880:	e138      	b.n	8010af4 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8010882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010884:	2b00      	cmp	r3, #0
 8010886:	d117      	bne.n	80108b8 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8010888:	4b2e      	ldr	r3, [pc, #184]	@ (8010944 <tcp_receive+0xd00>)
 801088a:	681a      	ldr	r2, [r3, #0]
 801088c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801088e:	68db      	ldr	r3, [r3, #12]
 8010890:	685b      	ldr	r3, [r3, #4]
 8010892:	1ad3      	subs	r3, r2, r3
 8010894:	2b00      	cmp	r3, #0
 8010896:	da57      	bge.n	8010948 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010898:	4829      	ldr	r0, [pc, #164]	@ (8010940 <tcp_receive+0xcfc>)
 801089a:	f7fd fb7f 	bl	800df9c <tcp_seg_copy>
 801089e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 80108a0:	69bb      	ldr	r3, [r7, #24]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	f000 8128 	beq.w	8010af8 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	69ba      	ldr	r2, [r7, #24]
 80108ac:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 80108ae:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80108b0:	69b8      	ldr	r0, [r7, #24]
 80108b2:	f7ff f8c3 	bl	800fa3c <tcp_oos_insert_segment>
                  }
                  break;
 80108b6:	e11f      	b.n	8010af8 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 80108b8:	4b22      	ldr	r3, [pc, #136]	@ (8010944 <tcp_receive+0xd00>)
 80108ba:	681a      	ldr	r2, [r3, #0]
 80108bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108be:	68db      	ldr	r3, [r3, #12]
 80108c0:	685b      	ldr	r3, [r3, #4]
 80108c2:	1ad3      	subs	r3, r2, r3
 80108c4:	3b01      	subs	r3, #1
 80108c6:	2b00      	cmp	r3, #0
 80108c8:	db3e      	blt.n	8010948 <tcp_receive+0xd04>
 80108ca:	4b1e      	ldr	r3, [pc, #120]	@ (8010944 <tcp_receive+0xd00>)
 80108cc:	681a      	ldr	r2, [r3, #0]
 80108ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108d0:	68db      	ldr	r3, [r3, #12]
 80108d2:	685b      	ldr	r3, [r3, #4]
 80108d4:	1ad3      	subs	r3, r2, r3
 80108d6:	3301      	adds	r3, #1
 80108d8:	2b00      	cmp	r3, #0
 80108da:	dc35      	bgt.n	8010948 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80108dc:	4818      	ldr	r0, [pc, #96]	@ (8010940 <tcp_receive+0xcfc>)
 80108de:	f7fd fb5d 	bl	800df9c <tcp_seg_copy>
 80108e2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80108e4:	69fb      	ldr	r3, [r7, #28]
 80108e6:	2b00      	cmp	r3, #0
 80108e8:	f000 8108 	beq.w	8010afc <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80108ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80108ee:	68db      	ldr	r3, [r3, #12]
 80108f0:	685b      	ldr	r3, [r3, #4]
 80108f2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80108f4:	8912      	ldrh	r2, [r2, #8]
 80108f6:	441a      	add	r2, r3
 80108f8:	4b12      	ldr	r3, [pc, #72]	@ (8010944 <tcp_receive+0xd00>)
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	1ad3      	subs	r3, r2, r3
 80108fe:	2b00      	cmp	r3, #0
 8010900:	dd12      	ble.n	8010928 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 8010902:	4b10      	ldr	r3, [pc, #64]	@ (8010944 <tcp_receive+0xd00>)
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	b29a      	uxth	r2, r3
 8010908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801090a:	68db      	ldr	r3, [r3, #12]
 801090c:	685b      	ldr	r3, [r3, #4]
 801090e:	b29b      	uxth	r3, r3
 8010910:	1ad3      	subs	r3, r2, r3
 8010912:	b29a      	uxth	r2, r3
 8010914:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010916:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8010918:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801091a:	685a      	ldr	r2, [r3, #4]
 801091c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801091e:	891b      	ldrh	r3, [r3, #8]
 8010920:	4619      	mov	r1, r3
 8010922:	4610      	mov	r0, r2
 8010924:	f7fb ff26 	bl	800c774 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8010928:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801092a:	69fa      	ldr	r2, [r7, #28]
 801092c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801092e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010930:	69f8      	ldr	r0, [r7, #28]
 8010932:	f7ff f883 	bl	800fa3c <tcp_oos_insert_segment>
                  }
                  break;
 8010936:	e0e1      	b.n	8010afc <tcp_receive+0xeb8>
 8010938:	20008a88 	.word	0x20008a88
 801093c:	20008a85 	.word	0x20008a85
 8010940:	20008a58 	.word	0x20008a58
 8010944:	20008a78 	.word	0x20008a78
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8010948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801094a:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801094c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801094e:	681b      	ldr	r3, [r3, #0]
 8010950:	2b00      	cmp	r3, #0
 8010952:	f040 80c5 	bne.w	8010ae0 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8010956:	4b7f      	ldr	r3, [pc, #508]	@ (8010b54 <tcp_receive+0xf10>)
 8010958:	681a      	ldr	r2, [r3, #0]
 801095a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801095c:	68db      	ldr	r3, [r3, #12]
 801095e:	685b      	ldr	r3, [r3, #4]
 8010960:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8010962:	2b00      	cmp	r3, #0
 8010964:	f340 80bc 	ble.w	8010ae0 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010968:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801096a:	68db      	ldr	r3, [r3, #12]
 801096c:	899b      	ldrh	r3, [r3, #12]
 801096e:	b29b      	uxth	r3, r3
 8010970:	4618      	mov	r0, r3
 8010972:	f7fa fd2b 	bl	800b3cc <lwip_htons>
 8010976:	4603      	mov	r3, r0
 8010978:	b2db      	uxtb	r3, r3
 801097a:	f003 0301 	and.w	r3, r3, #1
 801097e:	2b00      	cmp	r3, #0
 8010980:	f040 80be 	bne.w	8010b00 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8010984:	4874      	ldr	r0, [pc, #464]	@ (8010b58 <tcp_receive+0xf14>)
 8010986:	f7fd fb09 	bl	800df9c <tcp_seg_copy>
 801098a:	4602      	mov	r2, r0
 801098c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801098e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8010990:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010992:	681b      	ldr	r3, [r3, #0]
 8010994:	2b00      	cmp	r3, #0
 8010996:	f000 80b5 	beq.w	8010b04 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801099a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801099c:	68db      	ldr	r3, [r3, #12]
 801099e:	685b      	ldr	r3, [r3, #4]
 80109a0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80109a2:	8912      	ldrh	r2, [r2, #8]
 80109a4:	441a      	add	r2, r3
 80109a6:	4b6b      	ldr	r3, [pc, #428]	@ (8010b54 <tcp_receive+0xf10>)
 80109a8:	681b      	ldr	r3, [r3, #0]
 80109aa:	1ad3      	subs	r3, r2, r3
 80109ac:	2b00      	cmp	r3, #0
 80109ae:	dd12      	ble.n	80109d6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80109b0:	4b68      	ldr	r3, [pc, #416]	@ (8010b54 <tcp_receive+0xf10>)
 80109b2:	681b      	ldr	r3, [r3, #0]
 80109b4:	b29a      	uxth	r2, r3
 80109b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109b8:	68db      	ldr	r3, [r3, #12]
 80109ba:	685b      	ldr	r3, [r3, #4]
 80109bc:	b29b      	uxth	r3, r3
 80109be:	1ad3      	subs	r3, r2, r3
 80109c0:	b29a      	uxth	r2, r3
 80109c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109c4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80109c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109c8:	685a      	ldr	r2, [r3, #4]
 80109ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109cc:	891b      	ldrh	r3, [r3, #8]
 80109ce:	4619      	mov	r1, r3
 80109d0:	4610      	mov	r0, r2
 80109d2:	f7fb fecf 	bl	800c774 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80109d6:	4b61      	ldr	r3, [pc, #388]	@ (8010b5c <tcp_receive+0xf18>)
 80109d8:	881b      	ldrh	r3, [r3, #0]
 80109da:	461a      	mov	r2, r3
 80109dc:	4b5d      	ldr	r3, [pc, #372]	@ (8010b54 <tcp_receive+0xf10>)
 80109de:	681b      	ldr	r3, [r3, #0]
 80109e0:	441a      	add	r2, r3
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80109e6:	6879      	ldr	r1, [r7, #4]
 80109e8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80109ea:	440b      	add	r3, r1
 80109ec:	1ad3      	subs	r3, r2, r3
 80109ee:	2b00      	cmp	r3, #0
 80109f0:	f340 8088 	ble.w	8010b04 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80109f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109f6:	681b      	ldr	r3, [r3, #0]
 80109f8:	68db      	ldr	r3, [r3, #12]
 80109fa:	899b      	ldrh	r3, [r3, #12]
 80109fc:	b29b      	uxth	r3, r3
 80109fe:	4618      	mov	r0, r3
 8010a00:	f7fa fce4 	bl	800b3cc <lwip_htons>
 8010a04:	4603      	mov	r3, r0
 8010a06:	b2db      	uxtb	r3, r3
 8010a08:	f003 0301 	and.w	r3, r3, #1
 8010a0c:	2b00      	cmp	r3, #0
 8010a0e:	d021      	beq.n	8010a54 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 8010a10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a12:	681b      	ldr	r3, [r3, #0]
 8010a14:	68db      	ldr	r3, [r3, #12]
 8010a16:	899b      	ldrh	r3, [r3, #12]
 8010a18:	b29b      	uxth	r3, r3
 8010a1a:	b21b      	sxth	r3, r3
 8010a1c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010a20:	b21c      	sxth	r4, r3
 8010a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a24:	681b      	ldr	r3, [r3, #0]
 8010a26:	68db      	ldr	r3, [r3, #12]
 8010a28:	899b      	ldrh	r3, [r3, #12]
 8010a2a:	b29b      	uxth	r3, r3
 8010a2c:	4618      	mov	r0, r3
 8010a2e:	f7fa fccd 	bl	800b3cc <lwip_htons>
 8010a32:	4603      	mov	r3, r0
 8010a34:	b2db      	uxtb	r3, r3
 8010a36:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 8010a3a:	b29b      	uxth	r3, r3
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	f7fa fcc5 	bl	800b3cc <lwip_htons>
 8010a42:	4603      	mov	r3, r0
 8010a44:	b21b      	sxth	r3, r3
 8010a46:	4323      	orrs	r3, r4
 8010a48:	b21a      	sxth	r2, r3
 8010a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a4c:	681b      	ldr	r3, [r3, #0]
 8010a4e:	68db      	ldr	r3, [r3, #12]
 8010a50:	b292      	uxth	r2, r2
 8010a52:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8010a54:	687b      	ldr	r3, [r7, #4]
 8010a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010a58:	b29a      	uxth	r2, r3
 8010a5a:	687b      	ldr	r3, [r7, #4]
 8010a5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8010a5e:	4413      	add	r3, r2
 8010a60:	b299      	uxth	r1, r3
 8010a62:	4b3c      	ldr	r3, [pc, #240]	@ (8010b54 <tcp_receive+0xf10>)
 8010a64:	681b      	ldr	r3, [r3, #0]
 8010a66:	b29a      	uxth	r2, r3
 8010a68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a6a:	681b      	ldr	r3, [r3, #0]
 8010a6c:	1a8a      	subs	r2, r1, r2
 8010a6e:	b292      	uxth	r2, r2
 8010a70:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8010a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	685a      	ldr	r2, [r3, #4]
 8010a78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a7a:	681b      	ldr	r3, [r3, #0]
 8010a7c:	891b      	ldrh	r3, [r3, #8]
 8010a7e:	4619      	mov	r1, r3
 8010a80:	4610      	mov	r0, r2
 8010a82:	f7fb fe77 	bl	800c774 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8010a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a88:	681b      	ldr	r3, [r3, #0]
 8010a8a:	891c      	ldrh	r4, [r3, #8]
 8010a8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a8e:	681b      	ldr	r3, [r3, #0]
 8010a90:	68db      	ldr	r3, [r3, #12]
 8010a92:	899b      	ldrh	r3, [r3, #12]
 8010a94:	b29b      	uxth	r3, r3
 8010a96:	4618      	mov	r0, r3
 8010a98:	f7fa fc98 	bl	800b3cc <lwip_htons>
 8010a9c:	4603      	mov	r3, r0
 8010a9e:	b2db      	uxtb	r3, r3
 8010aa0:	f003 0303 	and.w	r3, r3, #3
 8010aa4:	2b00      	cmp	r3, #0
 8010aa6:	d001      	beq.n	8010aac <tcp_receive+0xe68>
 8010aa8:	2301      	movs	r3, #1
 8010aaa:	e000      	b.n	8010aae <tcp_receive+0xe6a>
 8010aac:	2300      	movs	r3, #0
 8010aae:	4423      	add	r3, r4
 8010ab0:	b29a      	uxth	r2, r3
 8010ab2:	4b2a      	ldr	r3, [pc, #168]	@ (8010b5c <tcp_receive+0xf18>)
 8010ab4:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010ab6:	4b29      	ldr	r3, [pc, #164]	@ (8010b5c <tcp_receive+0xf18>)
 8010ab8:	881b      	ldrh	r3, [r3, #0]
 8010aba:	461a      	mov	r2, r3
 8010abc:	4b25      	ldr	r3, [pc, #148]	@ (8010b54 <tcp_receive+0xf10>)
 8010abe:	681b      	ldr	r3, [r3, #0]
 8010ac0:	441a      	add	r2, r3
 8010ac2:	687b      	ldr	r3, [r7, #4]
 8010ac4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ac6:	6879      	ldr	r1, [r7, #4]
 8010ac8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010aca:	440b      	add	r3, r1
 8010acc:	429a      	cmp	r2, r3
 8010ace:	d019      	beq.n	8010b04 <tcp_receive+0xec0>
 8010ad0:	4b23      	ldr	r3, [pc, #140]	@ (8010b60 <tcp_receive+0xf1c>)
 8010ad2:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 8010ad6:	4923      	ldr	r1, [pc, #140]	@ (8010b64 <tcp_receive+0xf20>)
 8010ad8:	4823      	ldr	r0, [pc, #140]	@ (8010b68 <tcp_receive+0xf24>)
 8010ada:	f005 f811 	bl	8015b00 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 8010ade:	e011      	b.n	8010b04 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ae2:	681b      	ldr	r3, [r3, #0]
 8010ae4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	f47f aea5 	bne.w	8010838 <tcp_receive+0xbf4>
 8010aee:	e00a      	b.n	8010b06 <tcp_receive+0xec2>
                break;
 8010af0:	bf00      	nop
 8010af2:	e008      	b.n	8010b06 <tcp_receive+0xec2>
                break;
 8010af4:	bf00      	nop
 8010af6:	e006      	b.n	8010b06 <tcp_receive+0xec2>
                  break;
 8010af8:	bf00      	nop
 8010afa:	e004      	b.n	8010b06 <tcp_receive+0xec2>
                  break;
 8010afc:	bf00      	nop
 8010afe:	e002      	b.n	8010b06 <tcp_receive+0xec2>
                  break;
 8010b00:	bf00      	nop
 8010b02:	e000      	b.n	8010b06 <tcp_receive+0xec2>
                break;
 8010b04:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8010b06:	6878      	ldr	r0, [r7, #4]
 8010b08:	f001 fa30 	bl	8011f6c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 8010b0c:	e003      	b.n	8010b16 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 8010b0e:	6878      	ldr	r0, [r7, #4]
 8010b10:	f001 fa2c 	bl	8011f6c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8010b14:	e01a      	b.n	8010b4c <tcp_receive+0xf08>
 8010b16:	e019      	b.n	8010b4c <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8010b18:	4b0e      	ldr	r3, [pc, #56]	@ (8010b54 <tcp_receive+0xf10>)
 8010b1a:	681a      	ldr	r2, [r3, #0]
 8010b1c:	687b      	ldr	r3, [r7, #4]
 8010b1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b20:	1ad3      	subs	r3, r2, r3
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	db0a      	blt.n	8010b3c <tcp_receive+0xef8>
 8010b26:	4b0b      	ldr	r3, [pc, #44]	@ (8010b54 <tcp_receive+0xf10>)
 8010b28:	681a      	ldr	r2, [r3, #0]
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b2e:	6879      	ldr	r1, [r7, #4]
 8010b30:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010b32:	440b      	add	r3, r1
 8010b34:	1ad3      	subs	r3, r2, r3
 8010b36:	3301      	adds	r3, #1
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	dd07      	ble.n	8010b4c <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 8010b3c:	687b      	ldr	r3, [r7, #4]
 8010b3e:	8b5b      	ldrh	r3, [r3, #26]
 8010b40:	f043 0302 	orr.w	r3, r3, #2
 8010b44:	b29a      	uxth	r2, r3
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8010b4a:	e7ff      	b.n	8010b4c <tcp_receive+0xf08>
 8010b4c:	bf00      	nop
 8010b4e:	3750      	adds	r7, #80	@ 0x50
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bdb0      	pop	{r4, r5, r7, pc}
 8010b54:	20008a78 	.word	0x20008a78
 8010b58:	20008a58 	.word	0x20008a58
 8010b5c:	20008a82 	.word	0x20008a82
 8010b60:	080195b4 	.word	0x080195b4
 8010b64:	0801995c 	.word	0x0801995c
 8010b68:	08019600 	.word	0x08019600

08010b6c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 8010b6c:	b480      	push	{r7}
 8010b6e:	b083      	sub	sp, #12
 8010b70:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8010b72:	4b15      	ldr	r3, [pc, #84]	@ (8010bc8 <tcp_get_next_optbyte+0x5c>)
 8010b74:	881b      	ldrh	r3, [r3, #0]
 8010b76:	1c5a      	adds	r2, r3, #1
 8010b78:	b291      	uxth	r1, r2
 8010b7a:	4a13      	ldr	r2, [pc, #76]	@ (8010bc8 <tcp_get_next_optbyte+0x5c>)
 8010b7c:	8011      	strh	r1, [r2, #0]
 8010b7e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8010b80:	4b12      	ldr	r3, [pc, #72]	@ (8010bcc <tcp_get_next_optbyte+0x60>)
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d004      	beq.n	8010b92 <tcp_get_next_optbyte+0x26>
 8010b88:	4b11      	ldr	r3, [pc, #68]	@ (8010bd0 <tcp_get_next_optbyte+0x64>)
 8010b8a:	881b      	ldrh	r3, [r3, #0]
 8010b8c:	88fa      	ldrh	r2, [r7, #6]
 8010b8e:	429a      	cmp	r2, r3
 8010b90:	d208      	bcs.n	8010ba4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8010b92:	4b10      	ldr	r3, [pc, #64]	@ (8010bd4 <tcp_get_next_optbyte+0x68>)
 8010b94:	681b      	ldr	r3, [r3, #0]
 8010b96:	3314      	adds	r3, #20
 8010b98:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 8010b9a:	88fb      	ldrh	r3, [r7, #6]
 8010b9c:	683a      	ldr	r2, [r7, #0]
 8010b9e:	4413      	add	r3, r2
 8010ba0:	781b      	ldrb	r3, [r3, #0]
 8010ba2:	e00b      	b.n	8010bbc <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8010ba4:	88fb      	ldrh	r3, [r7, #6]
 8010ba6:	b2da      	uxtb	r2, r3
 8010ba8:	4b09      	ldr	r3, [pc, #36]	@ (8010bd0 <tcp_get_next_optbyte+0x64>)
 8010baa:	881b      	ldrh	r3, [r3, #0]
 8010bac:	b2db      	uxtb	r3, r3
 8010bae:	1ad3      	subs	r3, r2, r3
 8010bb0:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8010bb2:	4b06      	ldr	r3, [pc, #24]	@ (8010bcc <tcp_get_next_optbyte+0x60>)
 8010bb4:	681a      	ldr	r2, [r3, #0]
 8010bb6:	797b      	ldrb	r3, [r7, #5]
 8010bb8:	4413      	add	r3, r2
 8010bba:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010bbc:	4618      	mov	r0, r3
 8010bbe:	370c      	adds	r7, #12
 8010bc0:	46bd      	mov	sp, r7
 8010bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bc6:	4770      	bx	lr
 8010bc8:	20008a74 	.word	0x20008a74
 8010bcc:	20008a70 	.word	0x20008a70
 8010bd0:	20008a6e 	.word	0x20008a6e
 8010bd4:	20008a68 	.word	0x20008a68

08010bd8 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8010bd8:	b580      	push	{r7, lr}
 8010bda:	b084      	sub	sp, #16
 8010bdc:	af00      	add	r7, sp, #0
 8010bde:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	2b00      	cmp	r3, #0
 8010be4:	d106      	bne.n	8010bf4 <tcp_parseopt+0x1c>
 8010be6:	4b32      	ldr	r3, [pc, #200]	@ (8010cb0 <tcp_parseopt+0xd8>)
 8010be8:	f240 727d 	movw	r2, #1917	@ 0x77d
 8010bec:	4931      	ldr	r1, [pc, #196]	@ (8010cb4 <tcp_parseopt+0xdc>)
 8010bee:	4832      	ldr	r0, [pc, #200]	@ (8010cb8 <tcp_parseopt+0xe0>)
 8010bf0:	f004 ff86 	bl	8015b00 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8010bf4:	4b31      	ldr	r3, [pc, #196]	@ (8010cbc <tcp_parseopt+0xe4>)
 8010bf6:	881b      	ldrh	r3, [r3, #0]
 8010bf8:	2b00      	cmp	r3, #0
 8010bfa:	d056      	beq.n	8010caa <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010bfc:	4b30      	ldr	r3, [pc, #192]	@ (8010cc0 <tcp_parseopt+0xe8>)
 8010bfe:	2200      	movs	r2, #0
 8010c00:	801a      	strh	r2, [r3, #0]
 8010c02:	e046      	b.n	8010c92 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 8010c04:	f7ff ffb2 	bl	8010b6c <tcp_get_next_optbyte>
 8010c08:	4603      	mov	r3, r0
 8010c0a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 8010c0c:	7bfb      	ldrb	r3, [r7, #15]
 8010c0e:	2b02      	cmp	r3, #2
 8010c10:	d006      	beq.n	8010c20 <tcp_parseopt+0x48>
 8010c12:	2b02      	cmp	r3, #2
 8010c14:	dc2a      	bgt.n	8010c6c <tcp_parseopt+0x94>
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d042      	beq.n	8010ca0 <tcp_parseopt+0xc8>
 8010c1a:	2b01      	cmp	r3, #1
 8010c1c:	d038      	beq.n	8010c90 <tcp_parseopt+0xb8>
 8010c1e:	e025      	b.n	8010c6c <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010c20:	f7ff ffa4 	bl	8010b6c <tcp_get_next_optbyte>
 8010c24:	4603      	mov	r3, r0
 8010c26:	2b04      	cmp	r3, #4
 8010c28:	d13c      	bne.n	8010ca4 <tcp_parseopt+0xcc>
 8010c2a:	4b25      	ldr	r3, [pc, #148]	@ (8010cc0 <tcp_parseopt+0xe8>)
 8010c2c:	881b      	ldrh	r3, [r3, #0]
 8010c2e:	3301      	adds	r3, #1
 8010c30:	4a22      	ldr	r2, [pc, #136]	@ (8010cbc <tcp_parseopt+0xe4>)
 8010c32:	8812      	ldrh	r2, [r2, #0]
 8010c34:	4293      	cmp	r3, r2
 8010c36:	da35      	bge.n	8010ca4 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8010c38:	f7ff ff98 	bl	8010b6c <tcp_get_next_optbyte>
 8010c3c:	4603      	mov	r3, r0
 8010c3e:	021b      	lsls	r3, r3, #8
 8010c40:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8010c42:	f7ff ff93 	bl	8010b6c <tcp_get_next_optbyte>
 8010c46:	4603      	mov	r3, r0
 8010c48:	461a      	mov	r2, r3
 8010c4a:	89bb      	ldrh	r3, [r7, #12]
 8010c4c:	4313      	orrs	r3, r2
 8010c4e:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8010c50:	89bb      	ldrh	r3, [r7, #12]
 8010c52:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8010c56:	d804      	bhi.n	8010c62 <tcp_parseopt+0x8a>
 8010c58:	89bb      	ldrh	r3, [r7, #12]
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d001      	beq.n	8010c62 <tcp_parseopt+0x8a>
 8010c5e:	89ba      	ldrh	r2, [r7, #12]
 8010c60:	e001      	b.n	8010c66 <tcp_parseopt+0x8e>
 8010c62:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 8010c6a:	e012      	b.n	8010c92 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 8010c6c:	f7ff ff7e 	bl	8010b6c <tcp_get_next_optbyte>
 8010c70:	4603      	mov	r3, r0
 8010c72:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8010c74:	7afb      	ldrb	r3, [r7, #11]
 8010c76:	2b01      	cmp	r3, #1
 8010c78:	d916      	bls.n	8010ca8 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 8010c7a:	7afb      	ldrb	r3, [r7, #11]
 8010c7c:	b29a      	uxth	r2, r3
 8010c7e:	4b10      	ldr	r3, [pc, #64]	@ (8010cc0 <tcp_parseopt+0xe8>)
 8010c80:	881b      	ldrh	r3, [r3, #0]
 8010c82:	4413      	add	r3, r2
 8010c84:	b29b      	uxth	r3, r3
 8010c86:	3b02      	subs	r3, #2
 8010c88:	b29a      	uxth	r2, r3
 8010c8a:	4b0d      	ldr	r3, [pc, #52]	@ (8010cc0 <tcp_parseopt+0xe8>)
 8010c8c:	801a      	strh	r2, [r3, #0]
 8010c8e:	e000      	b.n	8010c92 <tcp_parseopt+0xba>
          break;
 8010c90:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010c92:	4b0b      	ldr	r3, [pc, #44]	@ (8010cc0 <tcp_parseopt+0xe8>)
 8010c94:	881a      	ldrh	r2, [r3, #0]
 8010c96:	4b09      	ldr	r3, [pc, #36]	@ (8010cbc <tcp_parseopt+0xe4>)
 8010c98:	881b      	ldrh	r3, [r3, #0]
 8010c9a:	429a      	cmp	r2, r3
 8010c9c:	d3b2      	bcc.n	8010c04 <tcp_parseopt+0x2c>
 8010c9e:	e004      	b.n	8010caa <tcp_parseopt+0xd2>
          return;
 8010ca0:	bf00      	nop
 8010ca2:	e002      	b.n	8010caa <tcp_parseopt+0xd2>
            return;
 8010ca4:	bf00      	nop
 8010ca6:	e000      	b.n	8010caa <tcp_parseopt+0xd2>
            return;
 8010ca8:	bf00      	nop
      }
    }
  }
}
 8010caa:	3710      	adds	r7, #16
 8010cac:	46bd      	mov	sp, r7
 8010cae:	bd80      	pop	{r7, pc}
 8010cb0:	080195b4 	.word	0x080195b4
 8010cb4:	08019a18 	.word	0x08019a18
 8010cb8:	08019600 	.word	0x08019600
 8010cbc:	20008a6c 	.word	0x20008a6c
 8010cc0:	20008a74 	.word	0x20008a74

08010cc4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8010cc4:	b480      	push	{r7}
 8010cc6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8010cc8:	4b05      	ldr	r3, [pc, #20]	@ (8010ce0 <tcp_trigger_input_pcb_close+0x1c>)
 8010cca:	781b      	ldrb	r3, [r3, #0]
 8010ccc:	f043 0310 	orr.w	r3, r3, #16
 8010cd0:	b2da      	uxtb	r2, r3
 8010cd2:	4b03      	ldr	r3, [pc, #12]	@ (8010ce0 <tcp_trigger_input_pcb_close+0x1c>)
 8010cd4:	701a      	strb	r2, [r3, #0]
}
 8010cd6:	bf00      	nop
 8010cd8:	46bd      	mov	sp, r7
 8010cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cde:	4770      	bx	lr
 8010ce0:	20008a85 	.word	0x20008a85

08010ce4 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	b084      	sub	sp, #16
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	60f8      	str	r0, [r7, #12]
 8010cec:	60b9      	str	r1, [r7, #8]
 8010cee:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	2b00      	cmp	r3, #0
 8010cf4:	d00a      	beq.n	8010d0c <tcp_route+0x28>
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	7a1b      	ldrb	r3, [r3, #8]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d006      	beq.n	8010d0c <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	7a1b      	ldrb	r3, [r3, #8]
 8010d02:	4618      	mov	r0, r3
 8010d04:	f7fb fb5c 	bl	800c3c0 <netif_get_by_index>
 8010d08:	4603      	mov	r3, r0
 8010d0a:	e003      	b.n	8010d14 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8010d0c:	6878      	ldr	r0, [r7, #4]
 8010d0e:	f002 ffb5 	bl	8013c7c <ip4_route>
 8010d12:	4603      	mov	r3, r0
  }
}
 8010d14:	4618      	mov	r0, r3
 8010d16:	3710      	adds	r7, #16
 8010d18:	46bd      	mov	sp, r7
 8010d1a:	bd80      	pop	{r7, pc}

08010d1c <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8010d1c:	b590      	push	{r4, r7, lr}
 8010d1e:	b087      	sub	sp, #28
 8010d20:	af00      	add	r7, sp, #0
 8010d22:	60f8      	str	r0, [r7, #12]
 8010d24:	60b9      	str	r1, [r7, #8]
 8010d26:	603b      	str	r3, [r7, #0]
 8010d28:	4613      	mov	r3, r2
 8010d2a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	2b00      	cmp	r3, #0
 8010d30:	d105      	bne.n	8010d3e <tcp_create_segment+0x22>
 8010d32:	4b43      	ldr	r3, [pc, #268]	@ (8010e40 <tcp_create_segment+0x124>)
 8010d34:	22a3      	movs	r2, #163	@ 0xa3
 8010d36:	4943      	ldr	r1, [pc, #268]	@ (8010e44 <tcp_create_segment+0x128>)
 8010d38:	4843      	ldr	r0, [pc, #268]	@ (8010e48 <tcp_create_segment+0x12c>)
 8010d3a:	f004 fee1 	bl	8015b00 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 8010d3e:	68bb      	ldr	r3, [r7, #8]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d105      	bne.n	8010d50 <tcp_create_segment+0x34>
 8010d44:	4b3e      	ldr	r3, [pc, #248]	@ (8010e40 <tcp_create_segment+0x124>)
 8010d46:	22a4      	movs	r2, #164	@ 0xa4
 8010d48:	4940      	ldr	r1, [pc, #256]	@ (8010e4c <tcp_create_segment+0x130>)
 8010d4a:	483f      	ldr	r0, [pc, #252]	@ (8010e48 <tcp_create_segment+0x12c>)
 8010d4c:	f004 fed8 	bl	8015b00 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010d50:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010d54:	009b      	lsls	r3, r3, #2
 8010d56:	b2db      	uxtb	r3, r3
 8010d58:	f003 0304 	and.w	r3, r3, #4
 8010d5c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 8010d5e:	2003      	movs	r0, #3
 8010d60:	f7fa ffa8 	bl	800bcb4 <memp_malloc>
 8010d64:	6138      	str	r0, [r7, #16]
 8010d66:	693b      	ldr	r3, [r7, #16]
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d104      	bne.n	8010d76 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 8010d6c:	68b8      	ldr	r0, [r7, #8]
 8010d6e:	f7fb fe87 	bl	800ca80 <pbuf_free>
    return NULL;
 8010d72:	2300      	movs	r3, #0
 8010d74:	e060      	b.n	8010e38 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8010d76:	693b      	ldr	r3, [r7, #16]
 8010d78:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8010d7c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 8010d7e:	693b      	ldr	r3, [r7, #16]
 8010d80:	2200      	movs	r2, #0
 8010d82:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8010d84:	693b      	ldr	r3, [r7, #16]
 8010d86:	68ba      	ldr	r2, [r7, #8]
 8010d88:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 8010d8a:	68bb      	ldr	r3, [r7, #8]
 8010d8c:	891a      	ldrh	r2, [r3, #8]
 8010d8e:	7dfb      	ldrb	r3, [r7, #23]
 8010d90:	b29b      	uxth	r3, r3
 8010d92:	429a      	cmp	r2, r3
 8010d94:	d205      	bcs.n	8010da2 <tcp_create_segment+0x86>
 8010d96:	4b2a      	ldr	r3, [pc, #168]	@ (8010e40 <tcp_create_segment+0x124>)
 8010d98:	22b0      	movs	r2, #176	@ 0xb0
 8010d9a:	492d      	ldr	r1, [pc, #180]	@ (8010e50 <tcp_create_segment+0x134>)
 8010d9c:	482a      	ldr	r0, [pc, #168]	@ (8010e48 <tcp_create_segment+0x12c>)
 8010d9e:	f004 feaf 	bl	8015b00 <iprintf>
  seg->len = p->tot_len - optlen;
 8010da2:	68bb      	ldr	r3, [r7, #8]
 8010da4:	891a      	ldrh	r2, [r3, #8]
 8010da6:	7dfb      	ldrb	r3, [r7, #23]
 8010da8:	b29b      	uxth	r3, r3
 8010daa:	1ad3      	subs	r3, r2, r3
 8010dac:	b29a      	uxth	r2, r3
 8010dae:	693b      	ldr	r3, [r7, #16]
 8010db0:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8010db2:	2114      	movs	r1, #20
 8010db4:	68b8      	ldr	r0, [r7, #8]
 8010db6:	f7fb fdcd 	bl	800c954 <pbuf_add_header>
 8010dba:	4603      	mov	r3, r0
 8010dbc:	2b00      	cmp	r3, #0
 8010dbe:	d004      	beq.n	8010dca <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 8010dc0:	6938      	ldr	r0, [r7, #16]
 8010dc2:	f7fd f8d2 	bl	800df6a <tcp_seg_free>
    return NULL;
 8010dc6:	2300      	movs	r3, #0
 8010dc8:	e036      	b.n	8010e38 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8010dca:	693b      	ldr	r3, [r7, #16]
 8010dcc:	685b      	ldr	r3, [r3, #4]
 8010dce:	685a      	ldr	r2, [r3, #4]
 8010dd0:	693b      	ldr	r3, [r7, #16]
 8010dd2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8010dd4:	68fb      	ldr	r3, [r7, #12]
 8010dd6:	8ada      	ldrh	r2, [r3, #22]
 8010dd8:	693b      	ldr	r3, [r7, #16]
 8010dda:	68dc      	ldr	r4, [r3, #12]
 8010ddc:	4610      	mov	r0, r2
 8010dde:	f7fa faf5 	bl	800b3cc <lwip_htons>
 8010de2:	4603      	mov	r3, r0
 8010de4:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	8b1a      	ldrh	r2, [r3, #24]
 8010dea:	693b      	ldr	r3, [r7, #16]
 8010dec:	68dc      	ldr	r4, [r3, #12]
 8010dee:	4610      	mov	r0, r2
 8010df0:	f7fa faec 	bl	800b3cc <lwip_htons>
 8010df4:	4603      	mov	r3, r0
 8010df6:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8010df8:	693b      	ldr	r3, [r7, #16]
 8010dfa:	68dc      	ldr	r4, [r3, #12]
 8010dfc:	6838      	ldr	r0, [r7, #0]
 8010dfe:	f7fa fafb 	bl	800b3f8 <lwip_htonl>
 8010e02:	4603      	mov	r3, r0
 8010e04:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8010e06:	7dfb      	ldrb	r3, [r7, #23]
 8010e08:	089b      	lsrs	r3, r3, #2
 8010e0a:	b2db      	uxtb	r3, r3
 8010e0c:	3305      	adds	r3, #5
 8010e0e:	b29b      	uxth	r3, r3
 8010e10:	031b      	lsls	r3, r3, #12
 8010e12:	b29a      	uxth	r2, r3
 8010e14:	79fb      	ldrb	r3, [r7, #7]
 8010e16:	b29b      	uxth	r3, r3
 8010e18:	4313      	orrs	r3, r2
 8010e1a:	b29a      	uxth	r2, r3
 8010e1c:	693b      	ldr	r3, [r7, #16]
 8010e1e:	68dc      	ldr	r4, [r3, #12]
 8010e20:	4610      	mov	r0, r2
 8010e22:	f7fa fad3 	bl	800b3cc <lwip_htons>
 8010e26:	4603      	mov	r3, r0
 8010e28:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010e2a:	693b      	ldr	r3, [r7, #16]
 8010e2c:	68db      	ldr	r3, [r3, #12]
 8010e2e:	2200      	movs	r2, #0
 8010e30:	749a      	strb	r2, [r3, #18]
 8010e32:	2200      	movs	r2, #0
 8010e34:	74da      	strb	r2, [r3, #19]
  return seg;
 8010e36:	693b      	ldr	r3, [r7, #16]
}
 8010e38:	4618      	mov	r0, r3
 8010e3a:	371c      	adds	r7, #28
 8010e3c:	46bd      	mov	sp, r7
 8010e3e:	bd90      	pop	{r4, r7, pc}
 8010e40:	08019a34 	.word	0x08019a34
 8010e44:	08019a68 	.word	0x08019a68
 8010e48:	08019a88 	.word	0x08019a88
 8010e4c:	08019ab0 	.word	0x08019ab0
 8010e50:	08019ad4 	.word	0x08019ad4

08010e54 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8010e54:	b590      	push	{r4, r7, lr}
 8010e56:	b08b      	sub	sp, #44	@ 0x2c
 8010e58:	af02      	add	r7, sp, #8
 8010e5a:	6078      	str	r0, [r7, #4]
 8010e5c:	460b      	mov	r3, r1
 8010e5e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010e60:	2300      	movs	r3, #0
 8010e62:	61fb      	str	r3, [r7, #28]
 8010e64:	2300      	movs	r3, #0
 8010e66:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010e68:	2300      	movs	r3, #0
 8010e6a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d106      	bne.n	8010e80 <tcp_split_unsent_seg+0x2c>
 8010e72:	4b95      	ldr	r3, [pc, #596]	@ (80110c8 <tcp_split_unsent_seg+0x274>)
 8010e74:	f240 324b 	movw	r2, #843	@ 0x34b
 8010e78:	4994      	ldr	r1, [pc, #592]	@ (80110cc <tcp_split_unsent_seg+0x278>)
 8010e7a:	4895      	ldr	r0, [pc, #596]	@ (80110d0 <tcp_split_unsent_seg+0x27c>)
 8010e7c:	f004 fe40 	bl	8015b00 <iprintf>

  useg = pcb->unsent;
 8010e80:	687b      	ldr	r3, [r7, #4]
 8010e82:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e84:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8010e86:	697b      	ldr	r3, [r7, #20]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d102      	bne.n	8010e92 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8010e8c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8010e90:	e116      	b.n	80110c0 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8010e92:	887b      	ldrh	r3, [r7, #2]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d109      	bne.n	8010eac <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010e98:	4b8b      	ldr	r3, [pc, #556]	@ (80110c8 <tcp_split_unsent_seg+0x274>)
 8010e9a:	f240 3253 	movw	r2, #851	@ 0x353
 8010e9e:	498d      	ldr	r1, [pc, #564]	@ (80110d4 <tcp_split_unsent_seg+0x280>)
 8010ea0:	488b      	ldr	r0, [pc, #556]	@ (80110d0 <tcp_split_unsent_seg+0x27c>)
 8010ea2:	f004 fe2d 	bl	8015b00 <iprintf>
    return ERR_VAL;
 8010ea6:	f06f 0305 	mvn.w	r3, #5
 8010eaa:	e109      	b.n	80110c0 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8010eac:	697b      	ldr	r3, [r7, #20]
 8010eae:	891b      	ldrh	r3, [r3, #8]
 8010eb0:	887a      	ldrh	r2, [r7, #2]
 8010eb2:	429a      	cmp	r2, r3
 8010eb4:	d301      	bcc.n	8010eba <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8010eb6:	2300      	movs	r3, #0
 8010eb8:	e102      	b.n	80110c0 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010ebe:	887a      	ldrh	r2, [r7, #2]
 8010ec0:	429a      	cmp	r2, r3
 8010ec2:	d906      	bls.n	8010ed2 <tcp_split_unsent_seg+0x7e>
 8010ec4:	4b80      	ldr	r3, [pc, #512]	@ (80110c8 <tcp_split_unsent_seg+0x274>)
 8010ec6:	f240 325b 	movw	r2, #859	@ 0x35b
 8010eca:	4983      	ldr	r1, [pc, #524]	@ (80110d8 <tcp_split_unsent_seg+0x284>)
 8010ecc:	4880      	ldr	r0, [pc, #512]	@ (80110d0 <tcp_split_unsent_seg+0x27c>)
 8010ece:	f004 fe17 	bl	8015b00 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010ed2:	697b      	ldr	r3, [r7, #20]
 8010ed4:	891b      	ldrh	r3, [r3, #8]
 8010ed6:	2b00      	cmp	r3, #0
 8010ed8:	d106      	bne.n	8010ee8 <tcp_split_unsent_seg+0x94>
 8010eda:	4b7b      	ldr	r3, [pc, #492]	@ (80110c8 <tcp_split_unsent_seg+0x274>)
 8010edc:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8010ee0:	497e      	ldr	r1, [pc, #504]	@ (80110dc <tcp_split_unsent_seg+0x288>)
 8010ee2:	487b      	ldr	r0, [pc, #492]	@ (80110d0 <tcp_split_unsent_seg+0x27c>)
 8010ee4:	f004 fe0c 	bl	8015b00 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010ee8:	697b      	ldr	r3, [r7, #20]
 8010eea:	7a9b      	ldrb	r3, [r3, #10]
 8010eec:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010eee:	7bfb      	ldrb	r3, [r7, #15]
 8010ef0:	009b      	lsls	r3, r3, #2
 8010ef2:	b2db      	uxtb	r3, r3
 8010ef4:	f003 0304 	and.w	r3, r3, #4
 8010ef8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010efa:	697b      	ldr	r3, [r7, #20]
 8010efc:	891a      	ldrh	r2, [r3, #8]
 8010efe:	887b      	ldrh	r3, [r7, #2]
 8010f00:	1ad3      	subs	r3, r2, r3
 8010f02:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8010f04:	7bbb      	ldrb	r3, [r7, #14]
 8010f06:	b29a      	uxth	r2, r3
 8010f08:	89bb      	ldrh	r3, [r7, #12]
 8010f0a:	4413      	add	r3, r2
 8010f0c:	b29b      	uxth	r3, r3
 8010f0e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010f12:	4619      	mov	r1, r3
 8010f14:	2036      	movs	r0, #54	@ 0x36
 8010f16:	f7fb facf 	bl	800c4b8 <pbuf_alloc>
 8010f1a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010f1c:	693b      	ldr	r3, [r7, #16]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	f000 80b7 	beq.w	8011092 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8010f24:	697b      	ldr	r3, [r7, #20]
 8010f26:	685b      	ldr	r3, [r3, #4]
 8010f28:	891a      	ldrh	r2, [r3, #8]
 8010f2a:	697b      	ldr	r3, [r7, #20]
 8010f2c:	891b      	ldrh	r3, [r3, #8]
 8010f2e:	1ad3      	subs	r3, r2, r3
 8010f30:	b29a      	uxth	r2, r3
 8010f32:	887b      	ldrh	r3, [r7, #2]
 8010f34:	4413      	add	r3, r2
 8010f36:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010f38:	697b      	ldr	r3, [r7, #20]
 8010f3a:	6858      	ldr	r0, [r3, #4]
 8010f3c:	693b      	ldr	r3, [r7, #16]
 8010f3e:	685a      	ldr	r2, [r3, #4]
 8010f40:	7bbb      	ldrb	r3, [r7, #14]
 8010f42:	18d1      	adds	r1, r2, r3
 8010f44:	897b      	ldrh	r3, [r7, #10]
 8010f46:	89ba      	ldrh	r2, [r7, #12]
 8010f48:	f7fb ff84 	bl	800ce54 <pbuf_copy_partial>
 8010f4c:	4603      	mov	r3, r0
 8010f4e:	461a      	mov	r2, r3
 8010f50:	89bb      	ldrh	r3, [r7, #12]
 8010f52:	4293      	cmp	r3, r2
 8010f54:	f040 809f 	bne.w	8011096 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010f58:	697b      	ldr	r3, [r7, #20]
 8010f5a:	68db      	ldr	r3, [r3, #12]
 8010f5c:	899b      	ldrh	r3, [r3, #12]
 8010f5e:	b29b      	uxth	r3, r3
 8010f60:	4618      	mov	r0, r3
 8010f62:	f7fa fa33 	bl	800b3cc <lwip_htons>
 8010f66:	4603      	mov	r3, r0
 8010f68:	b2db      	uxtb	r3, r3
 8010f6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010f6e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010f70:	2300      	movs	r3, #0
 8010f72:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8010f74:	7efb      	ldrb	r3, [r7, #27]
 8010f76:	f003 0308 	and.w	r3, r3, #8
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d007      	beq.n	8010f8e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010f7e:	7efb      	ldrb	r3, [r7, #27]
 8010f80:	f023 0308 	bic.w	r3, r3, #8
 8010f84:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8010f86:	7ebb      	ldrb	r3, [r7, #26]
 8010f88:	f043 0308 	orr.w	r3, r3, #8
 8010f8c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8010f8e:	7efb      	ldrb	r3, [r7, #27]
 8010f90:	f003 0301 	and.w	r3, r3, #1
 8010f94:	2b00      	cmp	r3, #0
 8010f96:	d007      	beq.n	8010fa8 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8010f98:	7efb      	ldrb	r3, [r7, #27]
 8010f9a:	f023 0301 	bic.w	r3, r3, #1
 8010f9e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8010fa0:	7ebb      	ldrb	r3, [r7, #26]
 8010fa2:	f043 0301 	orr.w	r3, r3, #1
 8010fa6:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010fa8:	697b      	ldr	r3, [r7, #20]
 8010faa:	68db      	ldr	r3, [r3, #12]
 8010fac:	685b      	ldr	r3, [r3, #4]
 8010fae:	4618      	mov	r0, r3
 8010fb0:	f7fa fa22 	bl	800b3f8 <lwip_htonl>
 8010fb4:	4602      	mov	r2, r0
 8010fb6:	887b      	ldrh	r3, [r7, #2]
 8010fb8:	18d1      	adds	r1, r2, r3
 8010fba:	7eba      	ldrb	r2, [r7, #26]
 8010fbc:	7bfb      	ldrb	r3, [r7, #15]
 8010fbe:	9300      	str	r3, [sp, #0]
 8010fc0:	460b      	mov	r3, r1
 8010fc2:	6939      	ldr	r1, [r7, #16]
 8010fc4:	6878      	ldr	r0, [r7, #4]
 8010fc6:	f7ff fea9 	bl	8010d1c <tcp_create_segment>
 8010fca:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8010fcc:	69fb      	ldr	r3, [r7, #28]
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d063      	beq.n	801109a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8010fd2:	697b      	ldr	r3, [r7, #20]
 8010fd4:	685b      	ldr	r3, [r3, #4]
 8010fd6:	4618      	mov	r0, r3
 8010fd8:	f7fb fdda 	bl	800cb90 <pbuf_clen>
 8010fdc:	4603      	mov	r3, r0
 8010fde:	461a      	mov	r2, r3
 8010fe0:	687b      	ldr	r3, [r7, #4]
 8010fe2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010fe6:	1a9b      	subs	r3, r3, r2
 8010fe8:	b29a      	uxth	r2, r3
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010ff0:	697b      	ldr	r3, [r7, #20]
 8010ff2:	6858      	ldr	r0, [r3, #4]
 8010ff4:	697b      	ldr	r3, [r7, #20]
 8010ff6:	685b      	ldr	r3, [r3, #4]
 8010ff8:	891a      	ldrh	r2, [r3, #8]
 8010ffa:	89bb      	ldrh	r3, [r7, #12]
 8010ffc:	1ad3      	subs	r3, r2, r3
 8010ffe:	b29b      	uxth	r3, r3
 8011000:	4619      	mov	r1, r3
 8011002:	f7fb fbb7 	bl	800c774 <pbuf_realloc>
  useg->len -= remainder;
 8011006:	697b      	ldr	r3, [r7, #20]
 8011008:	891a      	ldrh	r2, [r3, #8]
 801100a:	89bb      	ldrh	r3, [r7, #12]
 801100c:	1ad3      	subs	r3, r2, r3
 801100e:	b29a      	uxth	r2, r3
 8011010:	697b      	ldr	r3, [r7, #20]
 8011012:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8011014:	697b      	ldr	r3, [r7, #20]
 8011016:	68db      	ldr	r3, [r3, #12]
 8011018:	899b      	ldrh	r3, [r3, #12]
 801101a:	b29c      	uxth	r4, r3
 801101c:	7efb      	ldrb	r3, [r7, #27]
 801101e:	b29b      	uxth	r3, r3
 8011020:	4618      	mov	r0, r3
 8011022:	f7fa f9d3 	bl	800b3cc <lwip_htons>
 8011026:	4603      	mov	r3, r0
 8011028:	461a      	mov	r2, r3
 801102a:	697b      	ldr	r3, [r7, #20]
 801102c:	68db      	ldr	r3, [r3, #12]
 801102e:	4322      	orrs	r2, r4
 8011030:	b292      	uxth	r2, r2
 8011032:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8011034:	697b      	ldr	r3, [r7, #20]
 8011036:	685b      	ldr	r3, [r3, #4]
 8011038:	4618      	mov	r0, r3
 801103a:	f7fb fda9 	bl	800cb90 <pbuf_clen>
 801103e:	4603      	mov	r3, r0
 8011040:	461a      	mov	r2, r3
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011048:	4413      	add	r3, r2
 801104a:	b29a      	uxth	r2, r3
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8011052:	69fb      	ldr	r3, [r7, #28]
 8011054:	685b      	ldr	r3, [r3, #4]
 8011056:	4618      	mov	r0, r3
 8011058:	f7fb fd9a 	bl	800cb90 <pbuf_clen>
 801105c:	4603      	mov	r3, r0
 801105e:	461a      	mov	r2, r3
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011066:	4413      	add	r3, r2
 8011068:	b29a      	uxth	r2, r3
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8011070:	697b      	ldr	r3, [r7, #20]
 8011072:	681a      	ldr	r2, [r3, #0]
 8011074:	69fb      	ldr	r3, [r7, #28]
 8011076:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8011078:	697b      	ldr	r3, [r7, #20]
 801107a:	69fa      	ldr	r2, [r7, #28]
 801107c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801107e:	69fb      	ldr	r3, [r7, #28]
 8011080:	681b      	ldr	r3, [r3, #0]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d103      	bne.n	801108e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	2200      	movs	r2, #0
 801108a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801108e:	2300      	movs	r3, #0
 8011090:	e016      	b.n	80110c0 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8011092:	bf00      	nop
 8011094:	e002      	b.n	801109c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8011096:	bf00      	nop
 8011098:	e000      	b.n	801109c <tcp_split_unsent_seg+0x248>
    goto memerr;
 801109a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801109c:	69fb      	ldr	r3, [r7, #28]
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d006      	beq.n	80110b0 <tcp_split_unsent_seg+0x25c>
 80110a2:	4b09      	ldr	r3, [pc, #36]	@ (80110c8 <tcp_split_unsent_seg+0x274>)
 80110a4:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 80110a8:	490d      	ldr	r1, [pc, #52]	@ (80110e0 <tcp_split_unsent_seg+0x28c>)
 80110aa:	4809      	ldr	r0, [pc, #36]	@ (80110d0 <tcp_split_unsent_seg+0x27c>)
 80110ac:	f004 fd28 	bl	8015b00 <iprintf>
  if (p != NULL) {
 80110b0:	693b      	ldr	r3, [r7, #16]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d002      	beq.n	80110bc <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 80110b6:	6938      	ldr	r0, [r7, #16]
 80110b8:	f7fb fce2 	bl	800ca80 <pbuf_free>
  }

  return ERR_MEM;
 80110bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80110c0:	4618      	mov	r0, r3
 80110c2:	3724      	adds	r7, #36	@ 0x24
 80110c4:	46bd      	mov	sp, r7
 80110c6:	bd90      	pop	{r4, r7, pc}
 80110c8:	08019a34 	.word	0x08019a34
 80110cc:	08019dc8 	.word	0x08019dc8
 80110d0:	08019a88 	.word	0x08019a88
 80110d4:	08019dec 	.word	0x08019dec
 80110d8:	08019e10 	.word	0x08019e10
 80110dc:	08019e20 	.word	0x08019e20
 80110e0:	08019e30 	.word	0x08019e30

080110e4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 80110e4:	b590      	push	{r4, r7, lr}
 80110e6:	b085      	sub	sp, #20
 80110e8:	af00      	add	r7, sp, #0
 80110ea:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	d106      	bne.n	8011100 <tcp_send_fin+0x1c>
 80110f2:	4b21      	ldr	r3, [pc, #132]	@ (8011178 <tcp_send_fin+0x94>)
 80110f4:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 80110f8:	4920      	ldr	r1, [pc, #128]	@ (801117c <tcp_send_fin+0x98>)
 80110fa:	4821      	ldr	r0, [pc, #132]	@ (8011180 <tcp_send_fin+0x9c>)
 80110fc:	f004 fd00 	bl	8015b00 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8011100:	687b      	ldr	r3, [r7, #4]
 8011102:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011104:	2b00      	cmp	r3, #0
 8011106:	d02e      	beq.n	8011166 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011108:	687b      	ldr	r3, [r7, #4]
 801110a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801110c:	60fb      	str	r3, [r7, #12]
 801110e:	e002      	b.n	8011116 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8011110:	68fb      	ldr	r3, [r7, #12]
 8011112:	681b      	ldr	r3, [r3, #0]
 8011114:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8011116:	68fb      	ldr	r3, [r7, #12]
 8011118:	681b      	ldr	r3, [r3, #0]
 801111a:	2b00      	cmp	r3, #0
 801111c:	d1f8      	bne.n	8011110 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801111e:	68fb      	ldr	r3, [r7, #12]
 8011120:	68db      	ldr	r3, [r3, #12]
 8011122:	899b      	ldrh	r3, [r3, #12]
 8011124:	b29b      	uxth	r3, r3
 8011126:	4618      	mov	r0, r3
 8011128:	f7fa f950 	bl	800b3cc <lwip_htons>
 801112c:	4603      	mov	r3, r0
 801112e:	b2db      	uxtb	r3, r3
 8011130:	f003 0307 	and.w	r3, r3, #7
 8011134:	2b00      	cmp	r3, #0
 8011136:	d116      	bne.n	8011166 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	68db      	ldr	r3, [r3, #12]
 801113c:	899b      	ldrh	r3, [r3, #12]
 801113e:	b29c      	uxth	r4, r3
 8011140:	2001      	movs	r0, #1
 8011142:	f7fa f943 	bl	800b3cc <lwip_htons>
 8011146:	4603      	mov	r3, r0
 8011148:	461a      	mov	r2, r3
 801114a:	68fb      	ldr	r3, [r7, #12]
 801114c:	68db      	ldr	r3, [r3, #12]
 801114e:	4322      	orrs	r2, r4
 8011150:	b292      	uxth	r2, r2
 8011152:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	8b5b      	ldrh	r3, [r3, #26]
 8011158:	f043 0320 	orr.w	r3, r3, #32
 801115c:	b29a      	uxth	r2, r3
 801115e:	687b      	ldr	r3, [r7, #4]
 8011160:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8011162:	2300      	movs	r3, #0
 8011164:	e004      	b.n	8011170 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8011166:	2101      	movs	r1, #1
 8011168:	6878      	ldr	r0, [r7, #4]
 801116a:	f000 f80b 	bl	8011184 <tcp_enqueue_flags>
 801116e:	4603      	mov	r3, r0
}
 8011170:	4618      	mov	r0, r3
 8011172:	3714      	adds	r7, #20
 8011174:	46bd      	mov	sp, r7
 8011176:	bd90      	pop	{r4, r7, pc}
 8011178:	08019a34 	.word	0x08019a34
 801117c:	08019e3c 	.word	0x08019e3c
 8011180:	08019a88 	.word	0x08019a88

08011184 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8011184:	b580      	push	{r7, lr}
 8011186:	b08a      	sub	sp, #40	@ 0x28
 8011188:	af02      	add	r7, sp, #8
 801118a:	6078      	str	r0, [r7, #4]
 801118c:	460b      	mov	r3, r1
 801118e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8011190:	2300      	movs	r3, #0
 8011192:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8011194:	2300      	movs	r3, #0
 8011196:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8011198:	78fb      	ldrb	r3, [r7, #3]
 801119a:	f003 0303 	and.w	r3, r3, #3
 801119e:	2b00      	cmp	r3, #0
 80111a0:	d106      	bne.n	80111b0 <tcp_enqueue_flags+0x2c>
 80111a2:	4b67      	ldr	r3, [pc, #412]	@ (8011340 <tcp_enqueue_flags+0x1bc>)
 80111a4:	f240 4211 	movw	r2, #1041	@ 0x411
 80111a8:	4966      	ldr	r1, [pc, #408]	@ (8011344 <tcp_enqueue_flags+0x1c0>)
 80111aa:	4867      	ldr	r0, [pc, #412]	@ (8011348 <tcp_enqueue_flags+0x1c4>)
 80111ac:	f004 fca8 	bl	8015b00 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 80111b0:	687b      	ldr	r3, [r7, #4]
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d106      	bne.n	80111c4 <tcp_enqueue_flags+0x40>
 80111b6:	4b62      	ldr	r3, [pc, #392]	@ (8011340 <tcp_enqueue_flags+0x1bc>)
 80111b8:	f240 4213 	movw	r2, #1043	@ 0x413
 80111bc:	4963      	ldr	r1, [pc, #396]	@ (801134c <tcp_enqueue_flags+0x1c8>)
 80111be:	4862      	ldr	r0, [pc, #392]	@ (8011348 <tcp_enqueue_flags+0x1c4>)
 80111c0:	f004 fc9e 	bl	8015b00 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 80111c4:	78fb      	ldrb	r3, [r7, #3]
 80111c6:	f003 0302 	and.w	r3, r3, #2
 80111ca:	2b00      	cmp	r3, #0
 80111cc:	d001      	beq.n	80111d2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 80111ce:	2301      	movs	r3, #1
 80111d0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 80111d2:	7ffb      	ldrb	r3, [r7, #31]
 80111d4:	009b      	lsls	r3, r3, #2
 80111d6:	b2db      	uxtb	r3, r3
 80111d8:	f003 0304 	and.w	r3, r3, #4
 80111dc:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 80111de:	7dfb      	ldrb	r3, [r7, #23]
 80111e0:	b29b      	uxth	r3, r3
 80111e2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80111e6:	4619      	mov	r1, r3
 80111e8:	2036      	movs	r0, #54	@ 0x36
 80111ea:	f7fb f965 	bl	800c4b8 <pbuf_alloc>
 80111ee:	6138      	str	r0, [r7, #16]
 80111f0:	693b      	ldr	r3, [r7, #16]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d109      	bne.n	801120a <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80111f6:	687b      	ldr	r3, [r7, #4]
 80111f8:	8b5b      	ldrh	r3, [r3, #26]
 80111fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80111fe:	b29a      	uxth	r2, r3
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8011204:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011208:	e095      	b.n	8011336 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801120a:	693b      	ldr	r3, [r7, #16]
 801120c:	895a      	ldrh	r2, [r3, #10]
 801120e:	7dfb      	ldrb	r3, [r7, #23]
 8011210:	b29b      	uxth	r3, r3
 8011212:	429a      	cmp	r2, r3
 8011214:	d206      	bcs.n	8011224 <tcp_enqueue_flags+0xa0>
 8011216:	4b4a      	ldr	r3, [pc, #296]	@ (8011340 <tcp_enqueue_flags+0x1bc>)
 8011218:	f240 4239 	movw	r2, #1081	@ 0x439
 801121c:	494c      	ldr	r1, [pc, #304]	@ (8011350 <tcp_enqueue_flags+0x1cc>)
 801121e:	484a      	ldr	r0, [pc, #296]	@ (8011348 <tcp_enqueue_flags+0x1c4>)
 8011220:	f004 fc6e 	bl	8015b00 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8011224:	687b      	ldr	r3, [r7, #4]
 8011226:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8011228:	78fa      	ldrb	r2, [r7, #3]
 801122a:	7ffb      	ldrb	r3, [r7, #31]
 801122c:	9300      	str	r3, [sp, #0]
 801122e:	460b      	mov	r3, r1
 8011230:	6939      	ldr	r1, [r7, #16]
 8011232:	6878      	ldr	r0, [r7, #4]
 8011234:	f7ff fd72 	bl	8010d1c <tcp_create_segment>
 8011238:	60f8      	str	r0, [r7, #12]
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	2b00      	cmp	r3, #0
 801123e:	d109      	bne.n	8011254 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	8b5b      	ldrh	r3, [r3, #26]
 8011244:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011248:	b29a      	uxth	r2, r3
 801124a:	687b      	ldr	r3, [r7, #4]
 801124c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801124e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011252:	e070      	b.n	8011336 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8011254:	68fb      	ldr	r3, [r7, #12]
 8011256:	68db      	ldr	r3, [r3, #12]
 8011258:	f003 0303 	and.w	r3, r3, #3
 801125c:	2b00      	cmp	r3, #0
 801125e:	d006      	beq.n	801126e <tcp_enqueue_flags+0xea>
 8011260:	4b37      	ldr	r3, [pc, #220]	@ (8011340 <tcp_enqueue_flags+0x1bc>)
 8011262:	f240 4242 	movw	r2, #1090	@ 0x442
 8011266:	493b      	ldr	r1, [pc, #236]	@ (8011354 <tcp_enqueue_flags+0x1d0>)
 8011268:	4837      	ldr	r0, [pc, #220]	@ (8011348 <tcp_enqueue_flags+0x1c4>)
 801126a:	f004 fc49 	bl	8015b00 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801126e:	68fb      	ldr	r3, [r7, #12]
 8011270:	891b      	ldrh	r3, [r3, #8]
 8011272:	2b00      	cmp	r3, #0
 8011274:	d006      	beq.n	8011284 <tcp_enqueue_flags+0x100>
 8011276:	4b32      	ldr	r3, [pc, #200]	@ (8011340 <tcp_enqueue_flags+0x1bc>)
 8011278:	f240 4243 	movw	r2, #1091	@ 0x443
 801127c:	4936      	ldr	r1, [pc, #216]	@ (8011358 <tcp_enqueue_flags+0x1d4>)
 801127e:	4832      	ldr	r0, [pc, #200]	@ (8011348 <tcp_enqueue_flags+0x1c4>)
 8011280:	f004 fc3e 	bl	8015b00 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8011284:	687b      	ldr	r3, [r7, #4]
 8011286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011288:	2b00      	cmp	r3, #0
 801128a:	d103      	bne.n	8011294 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801128c:	687b      	ldr	r3, [r7, #4]
 801128e:	68fa      	ldr	r2, [r7, #12]
 8011290:	66da      	str	r2, [r3, #108]	@ 0x6c
 8011292:	e00d      	b.n	80112b0 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8011294:	687b      	ldr	r3, [r7, #4]
 8011296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011298:	61bb      	str	r3, [r7, #24]
 801129a:	e002      	b.n	80112a2 <tcp_enqueue_flags+0x11e>
 801129c:	69bb      	ldr	r3, [r7, #24]
 801129e:	681b      	ldr	r3, [r3, #0]
 80112a0:	61bb      	str	r3, [r7, #24]
 80112a2:	69bb      	ldr	r3, [r7, #24]
 80112a4:	681b      	ldr	r3, [r3, #0]
 80112a6:	2b00      	cmp	r3, #0
 80112a8:	d1f8      	bne.n	801129c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 80112aa:	69bb      	ldr	r3, [r7, #24]
 80112ac:	68fa      	ldr	r2, [r7, #12]
 80112ae:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 80112b0:	687b      	ldr	r3, [r7, #4]
 80112b2:	2200      	movs	r2, #0
 80112b4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 80112b8:	78fb      	ldrb	r3, [r7, #3]
 80112ba:	f003 0302 	and.w	r3, r3, #2
 80112be:	2b00      	cmp	r3, #0
 80112c0:	d104      	bne.n	80112cc <tcp_enqueue_flags+0x148>
 80112c2:	78fb      	ldrb	r3, [r7, #3]
 80112c4:	f003 0301 	and.w	r3, r3, #1
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d004      	beq.n	80112d6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 80112cc:	687b      	ldr	r3, [r7, #4]
 80112ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80112d0:	1c5a      	adds	r2, r3, #1
 80112d2:	687b      	ldr	r3, [r7, #4]
 80112d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 80112d6:	78fb      	ldrb	r3, [r7, #3]
 80112d8:	f003 0301 	and.w	r3, r3, #1
 80112dc:	2b00      	cmp	r3, #0
 80112de:	d006      	beq.n	80112ee <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 80112e0:	687b      	ldr	r3, [r7, #4]
 80112e2:	8b5b      	ldrh	r3, [r3, #26]
 80112e4:	f043 0320 	orr.w	r3, r3, #32
 80112e8:	b29a      	uxth	r2, r3
 80112ea:	687b      	ldr	r3, [r7, #4]
 80112ec:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 80112ee:	68fb      	ldr	r3, [r7, #12]
 80112f0:	685b      	ldr	r3, [r3, #4]
 80112f2:	4618      	mov	r0, r3
 80112f4:	f7fb fc4c 	bl	800cb90 <pbuf_clen>
 80112f8:	4603      	mov	r3, r0
 80112fa:	461a      	mov	r2, r3
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011302:	4413      	add	r3, r2
 8011304:	b29a      	uxth	r2, r3
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8011312:	2b00      	cmp	r3, #0
 8011314:	d00e      	beq.n	8011334 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801131a:	2b00      	cmp	r3, #0
 801131c:	d10a      	bne.n	8011334 <tcp_enqueue_flags+0x1b0>
 801131e:	687b      	ldr	r3, [r7, #4]
 8011320:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011322:	2b00      	cmp	r3, #0
 8011324:	d106      	bne.n	8011334 <tcp_enqueue_flags+0x1b0>
 8011326:	4b06      	ldr	r3, [pc, #24]	@ (8011340 <tcp_enqueue_flags+0x1bc>)
 8011328:	f240 4265 	movw	r2, #1125	@ 0x465
 801132c:	490b      	ldr	r1, [pc, #44]	@ (801135c <tcp_enqueue_flags+0x1d8>)
 801132e:	4806      	ldr	r0, [pc, #24]	@ (8011348 <tcp_enqueue_flags+0x1c4>)
 8011330:	f004 fbe6 	bl	8015b00 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8011334:	2300      	movs	r3, #0
}
 8011336:	4618      	mov	r0, r3
 8011338:	3720      	adds	r7, #32
 801133a:	46bd      	mov	sp, r7
 801133c:	bd80      	pop	{r7, pc}
 801133e:	bf00      	nop
 8011340:	08019a34 	.word	0x08019a34
 8011344:	08019e58 	.word	0x08019e58
 8011348:	08019a88 	.word	0x08019a88
 801134c:	08019eb0 	.word	0x08019eb0
 8011350:	08019ed0 	.word	0x08019ed0
 8011354:	08019f0c 	.word	0x08019f0c
 8011358:	08019f24 	.word	0x08019f24
 801135c:	08019f50 	.word	0x08019f50

08011360 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8011360:	b5b0      	push	{r4, r5, r7, lr}
 8011362:	b08a      	sub	sp, #40	@ 0x28
 8011364:	af00      	add	r7, sp, #0
 8011366:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	2b00      	cmp	r3, #0
 801136c:	d106      	bne.n	801137c <tcp_output+0x1c>
 801136e:	4b8a      	ldr	r3, [pc, #552]	@ (8011598 <tcp_output+0x238>)
 8011370:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8011374:	4989      	ldr	r1, [pc, #548]	@ (801159c <tcp_output+0x23c>)
 8011376:	488a      	ldr	r0, [pc, #552]	@ (80115a0 <tcp_output+0x240>)
 8011378:	f004 fbc2 	bl	8015b00 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801137c:	687b      	ldr	r3, [r7, #4]
 801137e:	7d1b      	ldrb	r3, [r3, #20]
 8011380:	2b01      	cmp	r3, #1
 8011382:	d106      	bne.n	8011392 <tcp_output+0x32>
 8011384:	4b84      	ldr	r3, [pc, #528]	@ (8011598 <tcp_output+0x238>)
 8011386:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801138a:	4986      	ldr	r1, [pc, #536]	@ (80115a4 <tcp_output+0x244>)
 801138c:	4884      	ldr	r0, [pc, #528]	@ (80115a0 <tcp_output+0x240>)
 801138e:	f004 fbb7 	bl	8015b00 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8011392:	4b85      	ldr	r3, [pc, #532]	@ (80115a8 <tcp_output+0x248>)
 8011394:	681b      	ldr	r3, [r3, #0]
 8011396:	687a      	ldr	r2, [r7, #4]
 8011398:	429a      	cmp	r2, r3
 801139a:	d101      	bne.n	80113a0 <tcp_output+0x40>
    return ERR_OK;
 801139c:	2300      	movs	r3, #0
 801139e:	e1ce      	b.n	801173e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 80113a0:	687b      	ldr	r3, [r7, #4]
 80113a2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 80113a6:	687b      	ldr	r3, [r7, #4]
 80113a8:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80113ac:	4293      	cmp	r3, r2
 80113ae:	bf28      	it	cs
 80113b0:	4613      	movcs	r3, r2
 80113b2:	b29b      	uxth	r3, r3
 80113b4:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80113ba:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 80113bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80113be:	2b00      	cmp	r3, #0
 80113c0:	d10b      	bne.n	80113da <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	8b5b      	ldrh	r3, [r3, #26]
 80113c6:	f003 0302 	and.w	r3, r3, #2
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	f000 81aa 	beq.w	8011724 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 80113d0:	6878      	ldr	r0, [r7, #4]
 80113d2:	f000 fdcb 	bl	8011f6c <tcp_send_empty_ack>
 80113d6:	4603      	mov	r3, r0
 80113d8:	e1b1      	b.n	801173e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 80113da:	6879      	ldr	r1, [r7, #4]
 80113dc:	687b      	ldr	r3, [r7, #4]
 80113de:	3304      	adds	r3, #4
 80113e0:	461a      	mov	r2, r3
 80113e2:	6878      	ldr	r0, [r7, #4]
 80113e4:	f7ff fc7e 	bl	8010ce4 <tcp_route>
 80113e8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 80113ea:	697b      	ldr	r3, [r7, #20]
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d102      	bne.n	80113f6 <tcp_output+0x96>
    return ERR_RTE;
 80113f0:	f06f 0303 	mvn.w	r3, #3
 80113f4:	e1a3      	b.n	801173e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	d003      	beq.n	8011404 <tcp_output+0xa4>
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	2b00      	cmp	r3, #0
 8011402:	d111      	bne.n	8011428 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8011404:	697b      	ldr	r3, [r7, #20]
 8011406:	2b00      	cmp	r3, #0
 8011408:	d002      	beq.n	8011410 <tcp_output+0xb0>
 801140a:	697b      	ldr	r3, [r7, #20]
 801140c:	3304      	adds	r3, #4
 801140e:	e000      	b.n	8011412 <tcp_output+0xb2>
 8011410:	2300      	movs	r3, #0
 8011412:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8011414:	693b      	ldr	r3, [r7, #16]
 8011416:	2b00      	cmp	r3, #0
 8011418:	d102      	bne.n	8011420 <tcp_output+0xc0>
      return ERR_RTE;
 801141a:	f06f 0303 	mvn.w	r3, #3
 801141e:	e18e      	b.n	801173e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011420:	693b      	ldr	r3, [r7, #16]
 8011422:	681a      	ldr	r2, [r3, #0]
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8011428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801142a:	68db      	ldr	r3, [r3, #12]
 801142c:	685b      	ldr	r3, [r3, #4]
 801142e:	4618      	mov	r0, r3
 8011430:	f7f9 ffe2 	bl	800b3f8 <lwip_htonl>
 8011434:	4602      	mov	r2, r0
 8011436:	687b      	ldr	r3, [r7, #4]
 8011438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801143a:	1ad3      	subs	r3, r2, r3
 801143c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801143e:	8912      	ldrh	r2, [r2, #8]
 8011440:	4413      	add	r3, r2
 8011442:	69ba      	ldr	r2, [r7, #24]
 8011444:	429a      	cmp	r2, r3
 8011446:	d227      	bcs.n	8011498 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011448:	687b      	ldr	r3, [r7, #4]
 801144a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801144e:	461a      	mov	r2, r3
 8011450:	69bb      	ldr	r3, [r7, #24]
 8011452:	4293      	cmp	r3, r2
 8011454:	d114      	bne.n	8011480 <tcp_output+0x120>
 8011456:	687b      	ldr	r3, [r7, #4]
 8011458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801145a:	2b00      	cmp	r3, #0
 801145c:	d110      	bne.n	8011480 <tcp_output+0x120>
 801145e:	687b      	ldr	r3, [r7, #4]
 8011460:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8011464:	2b00      	cmp	r3, #0
 8011466:	d10b      	bne.n	8011480 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8011468:	687b      	ldr	r3, [r7, #4]
 801146a:	2200      	movs	r2, #0
 801146c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	2201      	movs	r2, #1
 8011474:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8011478:	687b      	ldr	r3, [r7, #4]
 801147a:	2200      	movs	r2, #0
 801147c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8011480:	687b      	ldr	r3, [r7, #4]
 8011482:	8b5b      	ldrh	r3, [r3, #26]
 8011484:	f003 0302 	and.w	r3, r3, #2
 8011488:	2b00      	cmp	r3, #0
 801148a:	f000 814d 	beq.w	8011728 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801148e:	6878      	ldr	r0, [r7, #4]
 8011490:	f000 fd6c 	bl	8011f6c <tcp_send_empty_ack>
 8011494:	4603      	mov	r3, r0
 8011496:	e152      	b.n	801173e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	2200      	movs	r2, #0
 801149c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80114a4:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 80114a6:	6a3b      	ldr	r3, [r7, #32]
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	f000 811c 	beq.w	80116e6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 80114ae:	e002      	b.n	80114b6 <tcp_output+0x156>
 80114b0:	6a3b      	ldr	r3, [r7, #32]
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	623b      	str	r3, [r7, #32]
 80114b6:	6a3b      	ldr	r3, [r7, #32]
 80114b8:	681b      	ldr	r3, [r3, #0]
 80114ba:	2b00      	cmp	r3, #0
 80114bc:	d1f8      	bne.n	80114b0 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 80114be:	e112      	b.n	80116e6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80114c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114c2:	68db      	ldr	r3, [r3, #12]
 80114c4:	899b      	ldrh	r3, [r3, #12]
 80114c6:	b29b      	uxth	r3, r3
 80114c8:	4618      	mov	r0, r3
 80114ca:	f7f9 ff7f 	bl	800b3cc <lwip_htons>
 80114ce:	4603      	mov	r3, r0
 80114d0:	b2db      	uxtb	r3, r3
 80114d2:	f003 0304 	and.w	r3, r3, #4
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d006      	beq.n	80114e8 <tcp_output+0x188>
 80114da:	4b2f      	ldr	r3, [pc, #188]	@ (8011598 <tcp_output+0x238>)
 80114dc:	f240 5236 	movw	r2, #1334	@ 0x536
 80114e0:	4932      	ldr	r1, [pc, #200]	@ (80115ac <tcp_output+0x24c>)
 80114e2:	482f      	ldr	r0, [pc, #188]	@ (80115a0 <tcp_output+0x240>)
 80114e4:	f004 fb0c 	bl	8015b00 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80114e8:	687b      	ldr	r3, [r7, #4]
 80114ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d01f      	beq.n	8011530 <tcp_output+0x1d0>
 80114f0:	687b      	ldr	r3, [r7, #4]
 80114f2:	8b5b      	ldrh	r3, [r3, #26]
 80114f4:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80114f8:	2b00      	cmp	r3, #0
 80114fa:	d119      	bne.n	8011530 <tcp_output+0x1d0>
 80114fc:	687b      	ldr	r3, [r7, #4]
 80114fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011500:	2b00      	cmp	r3, #0
 8011502:	d00b      	beq.n	801151c <tcp_output+0x1bc>
 8011504:	687b      	ldr	r3, [r7, #4]
 8011506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	2b00      	cmp	r3, #0
 801150c:	d110      	bne.n	8011530 <tcp_output+0x1d0>
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011512:	891a      	ldrh	r2, [r3, #8]
 8011514:	687b      	ldr	r3, [r7, #4]
 8011516:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011518:	429a      	cmp	r2, r3
 801151a:	d209      	bcs.n	8011530 <tcp_output+0x1d0>
 801151c:	687b      	ldr	r3, [r7, #4]
 801151e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011522:	2b00      	cmp	r3, #0
 8011524:	d004      	beq.n	8011530 <tcp_output+0x1d0>
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801152c:	2b08      	cmp	r3, #8
 801152e:	d901      	bls.n	8011534 <tcp_output+0x1d4>
 8011530:	2301      	movs	r3, #1
 8011532:	e000      	b.n	8011536 <tcp_output+0x1d6>
 8011534:	2300      	movs	r3, #0
 8011536:	2b00      	cmp	r3, #0
 8011538:	d106      	bne.n	8011548 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801153a:	687b      	ldr	r3, [r7, #4]
 801153c:	8b5b      	ldrh	r3, [r3, #26]
 801153e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011542:	2b00      	cmp	r3, #0
 8011544:	f000 80e4 	beq.w	8011710 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	7d1b      	ldrb	r3, [r3, #20]
 801154c:	2b02      	cmp	r3, #2
 801154e:	d00d      	beq.n	801156c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011550:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011552:	68db      	ldr	r3, [r3, #12]
 8011554:	899b      	ldrh	r3, [r3, #12]
 8011556:	b29c      	uxth	r4, r3
 8011558:	2010      	movs	r0, #16
 801155a:	f7f9 ff37 	bl	800b3cc <lwip_htons>
 801155e:	4603      	mov	r3, r0
 8011560:	461a      	mov	r2, r3
 8011562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011564:	68db      	ldr	r3, [r3, #12]
 8011566:	4322      	orrs	r2, r4
 8011568:	b292      	uxth	r2, r2
 801156a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801156c:	697a      	ldr	r2, [r7, #20]
 801156e:	6879      	ldr	r1, [r7, #4]
 8011570:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011572:	f000 f909 	bl	8011788 <tcp_output_segment>
 8011576:	4603      	mov	r3, r0
 8011578:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801157a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801157e:	2b00      	cmp	r3, #0
 8011580:	d016      	beq.n	80115b0 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011582:	687b      	ldr	r3, [r7, #4]
 8011584:	8b5b      	ldrh	r3, [r3, #26]
 8011586:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801158a:	b29a      	uxth	r2, r3
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	835a      	strh	r2, [r3, #26]
      return err;
 8011590:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011594:	e0d3      	b.n	801173e <tcp_output+0x3de>
 8011596:	bf00      	nop
 8011598:	08019a34 	.word	0x08019a34
 801159c:	08019f78 	.word	0x08019f78
 80115a0:	08019a88 	.word	0x08019a88
 80115a4:	08019f90 	.word	0x08019f90
 80115a8:	20008a8c 	.word	0x20008a8c
 80115ac:	08019fb8 	.word	0x08019fb8
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 80115b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115b2:	681a      	ldr	r2, [r3, #0]
 80115b4:	687b      	ldr	r3, [r7, #4]
 80115b6:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	7d1b      	ldrb	r3, [r3, #20]
 80115bc:	2b02      	cmp	r3, #2
 80115be:	d006      	beq.n	80115ce <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	8b5b      	ldrh	r3, [r3, #26]
 80115c4:	f023 0303 	bic.w	r3, r3, #3
 80115c8:	b29a      	uxth	r2, r3
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80115ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115d0:	68db      	ldr	r3, [r3, #12]
 80115d2:	685b      	ldr	r3, [r3, #4]
 80115d4:	4618      	mov	r0, r3
 80115d6:	f7f9 ff0f 	bl	800b3f8 <lwip_htonl>
 80115da:	4604      	mov	r4, r0
 80115dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115de:	891b      	ldrh	r3, [r3, #8]
 80115e0:	461d      	mov	r5, r3
 80115e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115e4:	68db      	ldr	r3, [r3, #12]
 80115e6:	899b      	ldrh	r3, [r3, #12]
 80115e8:	b29b      	uxth	r3, r3
 80115ea:	4618      	mov	r0, r3
 80115ec:	f7f9 feee 	bl	800b3cc <lwip_htons>
 80115f0:	4603      	mov	r3, r0
 80115f2:	b2db      	uxtb	r3, r3
 80115f4:	f003 0303 	and.w	r3, r3, #3
 80115f8:	2b00      	cmp	r3, #0
 80115fa:	d001      	beq.n	8011600 <tcp_output+0x2a0>
 80115fc:	2301      	movs	r3, #1
 80115fe:	e000      	b.n	8011602 <tcp_output+0x2a2>
 8011600:	2300      	movs	r3, #0
 8011602:	442b      	add	r3, r5
 8011604:	4423      	add	r3, r4
 8011606:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801160c:	68bb      	ldr	r3, [r7, #8]
 801160e:	1ad3      	subs	r3, r2, r3
 8011610:	2b00      	cmp	r3, #0
 8011612:	da02      	bge.n	801161a <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 8011614:	687b      	ldr	r3, [r7, #4]
 8011616:	68ba      	ldr	r2, [r7, #8]
 8011618:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801161a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801161c:	891b      	ldrh	r3, [r3, #8]
 801161e:	461c      	mov	r4, r3
 8011620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011622:	68db      	ldr	r3, [r3, #12]
 8011624:	899b      	ldrh	r3, [r3, #12]
 8011626:	b29b      	uxth	r3, r3
 8011628:	4618      	mov	r0, r3
 801162a:	f7f9 fecf 	bl	800b3cc <lwip_htons>
 801162e:	4603      	mov	r3, r0
 8011630:	b2db      	uxtb	r3, r3
 8011632:	f003 0303 	and.w	r3, r3, #3
 8011636:	2b00      	cmp	r3, #0
 8011638:	d001      	beq.n	801163e <tcp_output+0x2de>
 801163a:	2301      	movs	r3, #1
 801163c:	e000      	b.n	8011640 <tcp_output+0x2e0>
 801163e:	2300      	movs	r3, #0
 8011640:	4423      	add	r3, r4
 8011642:	2b00      	cmp	r3, #0
 8011644:	d049      	beq.n	80116da <tcp_output+0x37a>
      seg->next = NULL;
 8011646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011648:	2200      	movs	r2, #0
 801164a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801164c:	687b      	ldr	r3, [r7, #4]
 801164e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011650:	2b00      	cmp	r3, #0
 8011652:	d105      	bne.n	8011660 <tcp_output+0x300>
        pcb->unacked = seg;
 8011654:	687b      	ldr	r3, [r7, #4]
 8011656:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011658:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801165a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801165c:	623b      	str	r3, [r7, #32]
 801165e:	e03f      	b.n	80116e0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8011660:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011662:	68db      	ldr	r3, [r3, #12]
 8011664:	685b      	ldr	r3, [r3, #4]
 8011666:	4618      	mov	r0, r3
 8011668:	f7f9 fec6 	bl	800b3f8 <lwip_htonl>
 801166c:	4604      	mov	r4, r0
 801166e:	6a3b      	ldr	r3, [r7, #32]
 8011670:	68db      	ldr	r3, [r3, #12]
 8011672:	685b      	ldr	r3, [r3, #4]
 8011674:	4618      	mov	r0, r3
 8011676:	f7f9 febf 	bl	800b3f8 <lwip_htonl>
 801167a:	4603      	mov	r3, r0
 801167c:	1ae3      	subs	r3, r4, r3
 801167e:	2b00      	cmp	r3, #0
 8011680:	da24      	bge.n	80116cc <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8011682:	687b      	ldr	r3, [r7, #4]
 8011684:	3370      	adds	r3, #112	@ 0x70
 8011686:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011688:	e002      	b.n	8011690 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801168a:	69fb      	ldr	r3, [r7, #28]
 801168c:	681b      	ldr	r3, [r3, #0]
 801168e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011690:	69fb      	ldr	r3, [r7, #28]
 8011692:	681b      	ldr	r3, [r3, #0]
 8011694:	2b00      	cmp	r3, #0
 8011696:	d011      	beq.n	80116bc <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011698:	69fb      	ldr	r3, [r7, #28]
 801169a:	681b      	ldr	r3, [r3, #0]
 801169c:	68db      	ldr	r3, [r3, #12]
 801169e:	685b      	ldr	r3, [r3, #4]
 80116a0:	4618      	mov	r0, r3
 80116a2:	f7f9 fea9 	bl	800b3f8 <lwip_htonl>
 80116a6:	4604      	mov	r4, r0
 80116a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116aa:	68db      	ldr	r3, [r3, #12]
 80116ac:	685b      	ldr	r3, [r3, #4]
 80116ae:	4618      	mov	r0, r3
 80116b0:	f7f9 fea2 	bl	800b3f8 <lwip_htonl>
 80116b4:	4603      	mov	r3, r0
 80116b6:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	dbe6      	blt.n	801168a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 80116bc:	69fb      	ldr	r3, [r7, #28]
 80116be:	681a      	ldr	r2, [r3, #0]
 80116c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116c2:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80116c4:	69fb      	ldr	r3, [r7, #28]
 80116c6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116c8:	601a      	str	r2, [r3, #0]
 80116ca:	e009      	b.n	80116e0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80116cc:	6a3b      	ldr	r3, [r7, #32]
 80116ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116d0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80116d2:	6a3b      	ldr	r3, [r7, #32]
 80116d4:	681b      	ldr	r3, [r3, #0]
 80116d6:	623b      	str	r3, [r7, #32]
 80116d8:	e002      	b.n	80116e0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80116da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80116dc:	f7fc fc45 	bl	800df6a <tcp_seg_free>
    }
    seg = pcb->unsent;
 80116e0:	687b      	ldr	r3, [r7, #4]
 80116e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80116e4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80116e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e8:	2b00      	cmp	r3, #0
 80116ea:	d012      	beq.n	8011712 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80116ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ee:	68db      	ldr	r3, [r3, #12]
 80116f0:	685b      	ldr	r3, [r3, #4]
 80116f2:	4618      	mov	r0, r3
 80116f4:	f7f9 fe80 	bl	800b3f8 <lwip_htonl>
 80116f8:	4602      	mov	r2, r0
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80116fe:	1ad3      	subs	r3, r2, r3
 8011700:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011702:	8912      	ldrh	r2, [r2, #8]
 8011704:	4413      	add	r3, r2
  while (seg != NULL &&
 8011706:	69ba      	ldr	r2, [r7, #24]
 8011708:	429a      	cmp	r2, r3
 801170a:	f4bf aed9 	bcs.w	80114c0 <tcp_output+0x160>
 801170e:	e000      	b.n	8011712 <tcp_output+0x3b2>
      break;
 8011710:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011716:	2b00      	cmp	r3, #0
 8011718:	d108      	bne.n	801172c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	2200      	movs	r2, #0
 801171e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8011722:	e004      	b.n	801172e <tcp_output+0x3ce>
    goto output_done;
 8011724:	bf00      	nop
 8011726:	e002      	b.n	801172e <tcp_output+0x3ce>
    goto output_done;
 8011728:	bf00      	nop
 801172a:	e000      	b.n	801172e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801172c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	8b5b      	ldrh	r3, [r3, #26]
 8011732:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011736:	b29a      	uxth	r2, r3
 8011738:	687b      	ldr	r3, [r7, #4]
 801173a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801173c:	2300      	movs	r3, #0
}
 801173e:	4618      	mov	r0, r3
 8011740:	3728      	adds	r7, #40	@ 0x28
 8011742:	46bd      	mov	sp, r7
 8011744:	bdb0      	pop	{r4, r5, r7, pc}
 8011746:	bf00      	nop

08011748 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b082      	sub	sp, #8
 801174c:	af00      	add	r7, sp, #0
 801174e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8011750:	687b      	ldr	r3, [r7, #4]
 8011752:	2b00      	cmp	r3, #0
 8011754:	d106      	bne.n	8011764 <tcp_output_segment_busy+0x1c>
 8011756:	4b09      	ldr	r3, [pc, #36]	@ (801177c <tcp_output_segment_busy+0x34>)
 8011758:	f240 529a 	movw	r2, #1434	@ 0x59a
 801175c:	4908      	ldr	r1, [pc, #32]	@ (8011780 <tcp_output_segment_busy+0x38>)
 801175e:	4809      	ldr	r0, [pc, #36]	@ (8011784 <tcp_output_segment_busy+0x3c>)
 8011760:	f004 f9ce 	bl	8015b00 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8011764:	687b      	ldr	r3, [r7, #4]
 8011766:	685b      	ldr	r3, [r3, #4]
 8011768:	7b9b      	ldrb	r3, [r3, #14]
 801176a:	2b01      	cmp	r3, #1
 801176c:	d001      	beq.n	8011772 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801176e:	2301      	movs	r3, #1
 8011770:	e000      	b.n	8011774 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8011772:	2300      	movs	r3, #0
}
 8011774:	4618      	mov	r0, r3
 8011776:	3708      	adds	r7, #8
 8011778:	46bd      	mov	sp, r7
 801177a:	bd80      	pop	{r7, pc}
 801177c:	08019a34 	.word	0x08019a34
 8011780:	08019fd0 	.word	0x08019fd0
 8011784:	08019a88 	.word	0x08019a88

08011788 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8011788:	b5b0      	push	{r4, r5, r7, lr}
 801178a:	b08c      	sub	sp, #48	@ 0x30
 801178c:	af04      	add	r7, sp, #16
 801178e:	60f8      	str	r0, [r7, #12]
 8011790:	60b9      	str	r1, [r7, #8]
 8011792:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	2b00      	cmp	r3, #0
 8011798:	d106      	bne.n	80117a8 <tcp_output_segment+0x20>
 801179a:	4b64      	ldr	r3, [pc, #400]	@ (801192c <tcp_output_segment+0x1a4>)
 801179c:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 80117a0:	4963      	ldr	r1, [pc, #396]	@ (8011930 <tcp_output_segment+0x1a8>)
 80117a2:	4864      	ldr	r0, [pc, #400]	@ (8011934 <tcp_output_segment+0x1ac>)
 80117a4:	f004 f9ac 	bl	8015b00 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 80117a8:	68bb      	ldr	r3, [r7, #8]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d106      	bne.n	80117bc <tcp_output_segment+0x34>
 80117ae:	4b5f      	ldr	r3, [pc, #380]	@ (801192c <tcp_output_segment+0x1a4>)
 80117b0:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 80117b4:	4960      	ldr	r1, [pc, #384]	@ (8011938 <tcp_output_segment+0x1b0>)
 80117b6:	485f      	ldr	r0, [pc, #380]	@ (8011934 <tcp_output_segment+0x1ac>)
 80117b8:	f004 f9a2 	bl	8015b00 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	2b00      	cmp	r3, #0
 80117c0:	d106      	bne.n	80117d0 <tcp_output_segment+0x48>
 80117c2:	4b5a      	ldr	r3, [pc, #360]	@ (801192c <tcp_output_segment+0x1a4>)
 80117c4:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80117c8:	495c      	ldr	r1, [pc, #368]	@ (801193c <tcp_output_segment+0x1b4>)
 80117ca:	485a      	ldr	r0, [pc, #360]	@ (8011934 <tcp_output_segment+0x1ac>)
 80117cc:	f004 f998 	bl	8015b00 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80117d0:	68f8      	ldr	r0, [r7, #12]
 80117d2:	f7ff ffb9 	bl	8011748 <tcp_output_segment_busy>
 80117d6:	4603      	mov	r3, r0
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d001      	beq.n	80117e0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80117dc:	2300      	movs	r3, #0
 80117de:	e0a1      	b.n	8011924 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80117e0:	68bb      	ldr	r3, [r7, #8]
 80117e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	68dc      	ldr	r4, [r3, #12]
 80117e8:	4610      	mov	r0, r2
 80117ea:	f7f9 fe05 	bl	800b3f8 <lwip_htonl>
 80117ee:	4603      	mov	r3, r0
 80117f0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80117f2:	68bb      	ldr	r3, [r7, #8]
 80117f4:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	68dc      	ldr	r4, [r3, #12]
 80117fa:	4610      	mov	r0, r2
 80117fc:	f7f9 fde6 	bl	800b3cc <lwip_htons>
 8011800:	4603      	mov	r3, r0
 8011802:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011804:	68bb      	ldr	r3, [r7, #8]
 8011806:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011808:	68ba      	ldr	r2, [r7, #8]
 801180a:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801180c:	441a      	add	r2, r3
 801180e:	68bb      	ldr	r3, [r7, #8]
 8011810:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 8011812:	68fb      	ldr	r3, [r7, #12]
 8011814:	68db      	ldr	r3, [r3, #12]
 8011816:	3314      	adds	r3, #20
 8011818:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	7a9b      	ldrb	r3, [r3, #10]
 801181e:	f003 0301 	and.w	r3, r3, #1
 8011822:	2b00      	cmp	r3, #0
 8011824:	d015      	beq.n	8011852 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8011826:	68bb      	ldr	r3, [r7, #8]
 8011828:	3304      	adds	r3, #4
 801182a:	461a      	mov	r2, r3
 801182c:	6879      	ldr	r1, [r7, #4]
 801182e:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8011832:	f7fc fe91 	bl	800e558 <tcp_eff_send_mss_netif>
 8011836:	4603      	mov	r3, r0
 8011838:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801183a:	8b7b      	ldrh	r3, [r7, #26]
 801183c:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8011840:	4618      	mov	r0, r3
 8011842:	f7f9 fdd9 	bl	800b3f8 <lwip_htonl>
 8011846:	4602      	mov	r2, r0
 8011848:	69fb      	ldr	r3, [r7, #28]
 801184a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801184c:	69fb      	ldr	r3, [r7, #28]
 801184e:	3304      	adds	r3, #4
 8011850:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8011852:	68bb      	ldr	r3, [r7, #8]
 8011854:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8011858:	2b00      	cmp	r3, #0
 801185a:	da02      	bge.n	8011862 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801185c:	68bb      	ldr	r3, [r7, #8]
 801185e:	2200      	movs	r2, #0
 8011860:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8011862:	68bb      	ldr	r3, [r7, #8]
 8011864:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011866:	2b00      	cmp	r3, #0
 8011868:	d10c      	bne.n	8011884 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801186a:	4b35      	ldr	r3, [pc, #212]	@ (8011940 <tcp_output_segment+0x1b8>)
 801186c:	681a      	ldr	r2, [r3, #0]
 801186e:	68bb      	ldr	r3, [r7, #8]
 8011870:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	68db      	ldr	r3, [r3, #12]
 8011876:	685b      	ldr	r3, [r3, #4]
 8011878:	4618      	mov	r0, r3
 801187a:	f7f9 fdbd 	bl	800b3f8 <lwip_htonl>
 801187e:	4602      	mov	r2, r0
 8011880:	68bb      	ldr	r3, [r7, #8]
 8011882:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011884:	68fb      	ldr	r3, [r7, #12]
 8011886:	68da      	ldr	r2, [r3, #12]
 8011888:	68fb      	ldr	r3, [r7, #12]
 801188a:	685b      	ldr	r3, [r3, #4]
 801188c:	685b      	ldr	r3, [r3, #4]
 801188e:	1ad3      	subs	r3, r2, r3
 8011890:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	685b      	ldr	r3, [r3, #4]
 8011896:	8959      	ldrh	r1, [r3, #10]
 8011898:	68fb      	ldr	r3, [r7, #12]
 801189a:	685b      	ldr	r3, [r3, #4]
 801189c:	8b3a      	ldrh	r2, [r7, #24]
 801189e:	1a8a      	subs	r2, r1, r2
 80118a0:	b292      	uxth	r2, r2
 80118a2:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	685b      	ldr	r3, [r3, #4]
 80118a8:	8919      	ldrh	r1, [r3, #8]
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	685b      	ldr	r3, [r3, #4]
 80118ae:	8b3a      	ldrh	r2, [r7, #24]
 80118b0:	1a8a      	subs	r2, r1, r2
 80118b2:	b292      	uxth	r2, r2
 80118b4:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 80118b6:	68fb      	ldr	r3, [r7, #12]
 80118b8:	685b      	ldr	r3, [r3, #4]
 80118ba:	68fa      	ldr	r2, [r7, #12]
 80118bc:	68d2      	ldr	r2, [r2, #12]
 80118be:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80118c0:	68fb      	ldr	r3, [r7, #12]
 80118c2:	68db      	ldr	r3, [r3, #12]
 80118c4:	2200      	movs	r2, #0
 80118c6:	741a      	strb	r2, [r3, #16]
 80118c8:	2200      	movs	r2, #0
 80118ca:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	68da      	ldr	r2, [r3, #12]
 80118d0:	68fb      	ldr	r3, [r7, #12]
 80118d2:	7a9b      	ldrb	r3, [r3, #10]
 80118d4:	f003 0301 	and.w	r3, r3, #1
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d001      	beq.n	80118e0 <tcp_output_segment+0x158>
 80118dc:	2318      	movs	r3, #24
 80118de:	e000      	b.n	80118e2 <tcp_output_segment+0x15a>
 80118e0:	2314      	movs	r3, #20
 80118e2:	4413      	add	r3, r2
 80118e4:	69fa      	ldr	r2, [r7, #28]
 80118e6:	429a      	cmp	r2, r3
 80118e8:	d006      	beq.n	80118f8 <tcp_output_segment+0x170>
 80118ea:	4b10      	ldr	r3, [pc, #64]	@ (801192c <tcp_output_segment+0x1a4>)
 80118ec:	f240 621c 	movw	r2, #1564	@ 0x61c
 80118f0:	4914      	ldr	r1, [pc, #80]	@ (8011944 <tcp_output_segment+0x1bc>)
 80118f2:	4810      	ldr	r0, [pc, #64]	@ (8011934 <tcp_output_segment+0x1ac>)
 80118f4:	f004 f904 	bl	8015b00 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80118f8:	68fb      	ldr	r3, [r7, #12]
 80118fa:	6858      	ldr	r0, [r3, #4]
 80118fc:	68b9      	ldr	r1, [r7, #8]
 80118fe:	68bb      	ldr	r3, [r7, #8]
 8011900:	1d1c      	adds	r4, r3, #4
 8011902:	68bb      	ldr	r3, [r7, #8]
 8011904:	7add      	ldrb	r5, [r3, #11]
 8011906:	68bb      	ldr	r3, [r7, #8]
 8011908:	7a9b      	ldrb	r3, [r3, #10]
 801190a:	687a      	ldr	r2, [r7, #4]
 801190c:	9202      	str	r2, [sp, #8]
 801190e:	2206      	movs	r2, #6
 8011910:	9201      	str	r2, [sp, #4]
 8011912:	9300      	str	r3, [sp, #0]
 8011914:	462b      	mov	r3, r5
 8011916:	4622      	mov	r2, r4
 8011918:	f002 fb6e 	bl	8013ff8 <ip4_output_if>
 801191c:	4603      	mov	r3, r0
 801191e:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8011920:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011924:	4618      	mov	r0, r3
 8011926:	3720      	adds	r7, #32
 8011928:	46bd      	mov	sp, r7
 801192a:	bdb0      	pop	{r4, r5, r7, pc}
 801192c:	08019a34 	.word	0x08019a34
 8011930:	08019ff8 	.word	0x08019ff8
 8011934:	08019a88 	.word	0x08019a88
 8011938:	0801a018 	.word	0x0801a018
 801193c:	0801a038 	.word	0x0801a038
 8011940:	20008a40 	.word	0x20008a40
 8011944:	0801a05c 	.word	0x0801a05c

08011948 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8011948:	b5b0      	push	{r4, r5, r7, lr}
 801194a:	b084      	sub	sp, #16
 801194c:	af00      	add	r7, sp, #0
 801194e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	2b00      	cmp	r3, #0
 8011954:	d106      	bne.n	8011964 <tcp_rexmit_rto_prepare+0x1c>
 8011956:	4b31      	ldr	r3, [pc, #196]	@ (8011a1c <tcp_rexmit_rto_prepare+0xd4>)
 8011958:	f240 6263 	movw	r2, #1635	@ 0x663
 801195c:	4930      	ldr	r1, [pc, #192]	@ (8011a20 <tcp_rexmit_rto_prepare+0xd8>)
 801195e:	4831      	ldr	r0, [pc, #196]	@ (8011a24 <tcp_rexmit_rto_prepare+0xdc>)
 8011960:	f004 f8ce 	bl	8015b00 <iprintf>

  if (pcb->unacked == NULL) {
 8011964:	687b      	ldr	r3, [r7, #4]
 8011966:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011968:	2b00      	cmp	r3, #0
 801196a:	d102      	bne.n	8011972 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801196c:	f06f 0305 	mvn.w	r3, #5
 8011970:	e050      	b.n	8011a14 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8011972:	687b      	ldr	r3, [r7, #4]
 8011974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011976:	60fb      	str	r3, [r7, #12]
 8011978:	e00b      	b.n	8011992 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801197a:	68f8      	ldr	r0, [r7, #12]
 801197c:	f7ff fee4 	bl	8011748 <tcp_output_segment_busy>
 8011980:	4603      	mov	r3, r0
 8011982:	2b00      	cmp	r3, #0
 8011984:	d002      	beq.n	801198c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8011986:	f06f 0305 	mvn.w	r3, #5
 801198a:	e043      	b.n	8011a14 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801198c:	68fb      	ldr	r3, [r7, #12]
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	60fb      	str	r3, [r7, #12]
 8011992:	68fb      	ldr	r3, [r7, #12]
 8011994:	681b      	ldr	r3, [r3, #0]
 8011996:	2b00      	cmp	r3, #0
 8011998:	d1ef      	bne.n	801197a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801199a:	68f8      	ldr	r0, [r7, #12]
 801199c:	f7ff fed4 	bl	8011748 <tcp_output_segment_busy>
 80119a0:	4603      	mov	r3, r0
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d002      	beq.n	80119ac <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 80119a6:	f06f 0305 	mvn.w	r3, #5
 80119aa:	e033      	b.n	8011a14 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 80119ac:	687b      	ldr	r3, [r7, #4]
 80119ae:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80119b8:	687b      	ldr	r3, [r7, #4]
 80119ba:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	2200      	movs	r2, #0
 80119c0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	8b5b      	ldrh	r3, [r3, #26]
 80119c6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80119ca:	b29a      	uxth	r2, r3
 80119cc:	687b      	ldr	r3, [r7, #4]
 80119ce:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80119d0:	68fb      	ldr	r3, [r7, #12]
 80119d2:	68db      	ldr	r3, [r3, #12]
 80119d4:	685b      	ldr	r3, [r3, #4]
 80119d6:	4618      	mov	r0, r3
 80119d8:	f7f9 fd0e 	bl	800b3f8 <lwip_htonl>
 80119dc:	4604      	mov	r4, r0
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	891b      	ldrh	r3, [r3, #8]
 80119e2:	461d      	mov	r5, r3
 80119e4:	68fb      	ldr	r3, [r7, #12]
 80119e6:	68db      	ldr	r3, [r3, #12]
 80119e8:	899b      	ldrh	r3, [r3, #12]
 80119ea:	b29b      	uxth	r3, r3
 80119ec:	4618      	mov	r0, r3
 80119ee:	f7f9 fced 	bl	800b3cc <lwip_htons>
 80119f2:	4603      	mov	r3, r0
 80119f4:	b2db      	uxtb	r3, r3
 80119f6:	f003 0303 	and.w	r3, r3, #3
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	d001      	beq.n	8011a02 <tcp_rexmit_rto_prepare+0xba>
 80119fe:	2301      	movs	r3, #1
 8011a00:	e000      	b.n	8011a04 <tcp_rexmit_rto_prepare+0xbc>
 8011a02:	2300      	movs	r3, #0
 8011a04:	442b      	add	r3, r5
 8011a06:	18e2      	adds	r2, r4, r3
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 8011a0c:	687b      	ldr	r3, [r7, #4]
 8011a0e:	2200      	movs	r2, #0
 8011a10:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 8011a12:	2300      	movs	r3, #0
}
 8011a14:	4618      	mov	r0, r3
 8011a16:	3710      	adds	r7, #16
 8011a18:	46bd      	mov	sp, r7
 8011a1a:	bdb0      	pop	{r4, r5, r7, pc}
 8011a1c:	08019a34 	.word	0x08019a34
 8011a20:	0801a070 	.word	0x0801a070
 8011a24:	08019a88 	.word	0x08019a88

08011a28 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b082      	sub	sp, #8
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	2b00      	cmp	r3, #0
 8011a34:	d106      	bne.n	8011a44 <tcp_rexmit_rto_commit+0x1c>
 8011a36:	4b0d      	ldr	r3, [pc, #52]	@ (8011a6c <tcp_rexmit_rto_commit+0x44>)
 8011a38:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 8011a3c:	490c      	ldr	r1, [pc, #48]	@ (8011a70 <tcp_rexmit_rto_commit+0x48>)
 8011a3e:	480d      	ldr	r0, [pc, #52]	@ (8011a74 <tcp_rexmit_rto_commit+0x4c>)
 8011a40:	f004 f85e 	bl	8015b00 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8011a44:	687b      	ldr	r3, [r7, #4]
 8011a46:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011a4a:	2bff      	cmp	r3, #255	@ 0xff
 8011a4c:	d007      	beq.n	8011a5e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 8011a4e:	687b      	ldr	r3, [r7, #4]
 8011a50:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011a54:	3301      	adds	r3, #1
 8011a56:	b2da      	uxtb	r2, r3
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 8011a5e:	6878      	ldr	r0, [r7, #4]
 8011a60:	f7ff fc7e 	bl	8011360 <tcp_output>
}
 8011a64:	bf00      	nop
 8011a66:	3708      	adds	r7, #8
 8011a68:	46bd      	mov	sp, r7
 8011a6a:	bd80      	pop	{r7, pc}
 8011a6c:	08019a34 	.word	0x08019a34
 8011a70:	0801a094 	.word	0x0801a094
 8011a74:	08019a88 	.word	0x08019a88

08011a78 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8011a78:	b580      	push	{r7, lr}
 8011a7a:	b082      	sub	sp, #8
 8011a7c:	af00      	add	r7, sp, #0
 8011a7e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8011a80:	687b      	ldr	r3, [r7, #4]
 8011a82:	2b00      	cmp	r3, #0
 8011a84:	d106      	bne.n	8011a94 <tcp_rexmit_rto+0x1c>
 8011a86:	4b0a      	ldr	r3, [pc, #40]	@ (8011ab0 <tcp_rexmit_rto+0x38>)
 8011a88:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 8011a8c:	4909      	ldr	r1, [pc, #36]	@ (8011ab4 <tcp_rexmit_rto+0x3c>)
 8011a8e:	480a      	ldr	r0, [pc, #40]	@ (8011ab8 <tcp_rexmit_rto+0x40>)
 8011a90:	f004 f836 	bl	8015b00 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8011a94:	6878      	ldr	r0, [r7, #4]
 8011a96:	f7ff ff57 	bl	8011948 <tcp_rexmit_rto_prepare>
 8011a9a:	4603      	mov	r3, r0
 8011a9c:	2b00      	cmp	r3, #0
 8011a9e:	d102      	bne.n	8011aa6 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8011aa0:	6878      	ldr	r0, [r7, #4]
 8011aa2:	f7ff ffc1 	bl	8011a28 <tcp_rexmit_rto_commit>
  }
}
 8011aa6:	bf00      	nop
 8011aa8:	3708      	adds	r7, #8
 8011aaa:	46bd      	mov	sp, r7
 8011aac:	bd80      	pop	{r7, pc}
 8011aae:	bf00      	nop
 8011ab0:	08019a34 	.word	0x08019a34
 8011ab4:	0801a0b8 	.word	0x0801a0b8
 8011ab8:	08019a88 	.word	0x08019a88

08011abc <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 8011abc:	b590      	push	{r4, r7, lr}
 8011abe:	b085      	sub	sp, #20
 8011ac0:	af00      	add	r7, sp, #0
 8011ac2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 8011ac4:	687b      	ldr	r3, [r7, #4]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d106      	bne.n	8011ad8 <tcp_rexmit+0x1c>
 8011aca:	4b2f      	ldr	r3, [pc, #188]	@ (8011b88 <tcp_rexmit+0xcc>)
 8011acc:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 8011ad0:	492e      	ldr	r1, [pc, #184]	@ (8011b8c <tcp_rexmit+0xd0>)
 8011ad2:	482f      	ldr	r0, [pc, #188]	@ (8011b90 <tcp_rexmit+0xd4>)
 8011ad4:	f004 f814 	bl	8015b00 <iprintf>

  if (pcb->unacked == NULL) {
 8011ad8:	687b      	ldr	r3, [r7, #4]
 8011ada:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	d102      	bne.n	8011ae6 <tcp_rexmit+0x2a>
    return ERR_VAL;
 8011ae0:	f06f 0305 	mvn.w	r3, #5
 8011ae4:	e04c      	b.n	8011b80 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011aea:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 8011aec:	68b8      	ldr	r0, [r7, #8]
 8011aee:	f7ff fe2b 	bl	8011748 <tcp_output_segment_busy>
 8011af2:	4603      	mov	r3, r0
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d002      	beq.n	8011afe <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 8011af8:	f06f 0305 	mvn.w	r3, #5
 8011afc:	e040      	b.n	8011b80 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 8011afe:	68bb      	ldr	r3, [r7, #8]
 8011b00:	681a      	ldr	r2, [r3, #0]
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	336c      	adds	r3, #108	@ 0x6c
 8011b0a:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8011b0c:	e002      	b.n	8011b14 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	681b      	ldr	r3, [r3, #0]
 8011b12:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 8011b14:	68fb      	ldr	r3, [r7, #12]
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d011      	beq.n	8011b40 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011b1c:	68fb      	ldr	r3, [r7, #12]
 8011b1e:	681b      	ldr	r3, [r3, #0]
 8011b20:	68db      	ldr	r3, [r3, #12]
 8011b22:	685b      	ldr	r3, [r3, #4]
 8011b24:	4618      	mov	r0, r3
 8011b26:	f7f9 fc67 	bl	800b3f8 <lwip_htonl>
 8011b2a:	4604      	mov	r4, r0
 8011b2c:	68bb      	ldr	r3, [r7, #8]
 8011b2e:	68db      	ldr	r3, [r3, #12]
 8011b30:	685b      	ldr	r3, [r3, #4]
 8011b32:	4618      	mov	r0, r3
 8011b34:	f7f9 fc60 	bl	800b3f8 <lwip_htonl>
 8011b38:	4603      	mov	r3, r0
 8011b3a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 8011b3c:	2b00      	cmp	r3, #0
 8011b3e:	dbe6      	blt.n	8011b0e <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8011b40:	68fb      	ldr	r3, [r7, #12]
 8011b42:	681a      	ldr	r2, [r3, #0]
 8011b44:	68bb      	ldr	r3, [r7, #8]
 8011b46:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	68ba      	ldr	r2, [r7, #8]
 8011b4c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 8011b4e:	68bb      	ldr	r3, [r7, #8]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	2b00      	cmp	r3, #0
 8011b54:	d103      	bne.n	8011b5e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	2200      	movs	r2, #0
 8011b5a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 8011b5e:	687b      	ldr	r3, [r7, #4]
 8011b60:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011b64:	2bff      	cmp	r3, #255	@ 0xff
 8011b66:	d007      	beq.n	8011b78 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8011b68:	687b      	ldr	r3, [r7, #4]
 8011b6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011b6e:	3301      	adds	r3, #1
 8011b70:	b2da      	uxtb	r2, r3
 8011b72:	687b      	ldr	r3, [r7, #4]
 8011b74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8011b78:	687b      	ldr	r3, [r7, #4]
 8011b7a:	2200      	movs	r2, #0
 8011b7c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 8011b7e:	2300      	movs	r3, #0
}
 8011b80:	4618      	mov	r0, r3
 8011b82:	3714      	adds	r7, #20
 8011b84:	46bd      	mov	sp, r7
 8011b86:	bd90      	pop	{r4, r7, pc}
 8011b88:	08019a34 	.word	0x08019a34
 8011b8c:	0801a0d4 	.word	0x0801a0d4
 8011b90:	08019a88 	.word	0x08019a88

08011b94 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8011b94:	b580      	push	{r7, lr}
 8011b96:	b082      	sub	sp, #8
 8011b98:	af00      	add	r7, sp, #0
 8011b9a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 8011b9c:	687b      	ldr	r3, [r7, #4]
 8011b9e:	2b00      	cmp	r3, #0
 8011ba0:	d106      	bne.n	8011bb0 <tcp_rexmit_fast+0x1c>
 8011ba2:	4b2a      	ldr	r3, [pc, #168]	@ (8011c4c <tcp_rexmit_fast+0xb8>)
 8011ba4:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8011ba8:	4929      	ldr	r1, [pc, #164]	@ (8011c50 <tcp_rexmit_fast+0xbc>)
 8011baa:	482a      	ldr	r0, [pc, #168]	@ (8011c54 <tcp_rexmit_fast+0xc0>)
 8011bac:	f003 ffa8 	bl	8015b00 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8011bb0:	687b      	ldr	r3, [r7, #4]
 8011bb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011bb4:	2b00      	cmp	r3, #0
 8011bb6:	d045      	beq.n	8011c44 <tcp_rexmit_fast+0xb0>
 8011bb8:	687b      	ldr	r3, [r7, #4]
 8011bba:	8b5b      	ldrh	r3, [r3, #26]
 8011bbc:	f003 0304 	and.w	r3, r3, #4
 8011bc0:	2b00      	cmp	r3, #0
 8011bc2:	d13f      	bne.n	8011c44 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 8011bc4:	6878      	ldr	r0, [r7, #4]
 8011bc6:	f7ff ff79 	bl	8011abc <tcp_rexmit>
 8011bca:	4603      	mov	r3, r0
 8011bcc:	2b00      	cmp	r3, #0
 8011bce:	d139      	bne.n	8011c44 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 8011bd0:	687b      	ldr	r3, [r7, #4]
 8011bd2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8011bdc:	4293      	cmp	r3, r2
 8011bde:	bf28      	it	cs
 8011be0:	4613      	movcs	r3, r2
 8011be2:	b29b      	uxth	r3, r3
 8011be4:	2b00      	cmp	r3, #0
 8011be6:	da00      	bge.n	8011bea <tcp_rexmit_fast+0x56>
 8011be8:	3301      	adds	r3, #1
 8011bea:	105b      	asrs	r3, r3, #1
 8011bec:	b29a      	uxth	r2, r3
 8011bee:	687b      	ldr	r3, [r7, #4]
 8011bf0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 8011bf4:	687b      	ldr	r3, [r7, #4]
 8011bf6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8011bfa:	461a      	mov	r2, r3
 8011bfc:	687b      	ldr	r3, [r7, #4]
 8011bfe:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011c00:	005b      	lsls	r3, r3, #1
 8011c02:	429a      	cmp	r2, r3
 8011c04:	d206      	bcs.n	8011c14 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 8011c06:	687b      	ldr	r3, [r7, #4]
 8011c08:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011c0a:	005b      	lsls	r3, r3, #1
 8011c0c:	b29a      	uxth	r2, r3
 8011c0e:	687b      	ldr	r3, [r7, #4]
 8011c10:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 8011c14:	687b      	ldr	r3, [r7, #4]
 8011c16:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8011c1a:	687b      	ldr	r3, [r7, #4]
 8011c1c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8011c1e:	4619      	mov	r1, r3
 8011c20:	0049      	lsls	r1, r1, #1
 8011c22:	440b      	add	r3, r1
 8011c24:	b29b      	uxth	r3, r3
 8011c26:	4413      	add	r3, r2
 8011c28:	b29a      	uxth	r2, r3
 8011c2a:	687b      	ldr	r3, [r7, #4]
 8011c2c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	8b5b      	ldrh	r3, [r3, #26]
 8011c34:	f043 0304 	orr.w	r3, r3, #4
 8011c38:	b29a      	uxth	r2, r3
 8011c3a:	687b      	ldr	r3, [r7, #4]
 8011c3c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 8011c3e:	687b      	ldr	r3, [r7, #4]
 8011c40:	2200      	movs	r2, #0
 8011c42:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8011c44:	bf00      	nop
 8011c46:	3708      	adds	r7, #8
 8011c48:	46bd      	mov	sp, r7
 8011c4a:	bd80      	pop	{r7, pc}
 8011c4c:	08019a34 	.word	0x08019a34
 8011c50:	0801a0ec 	.word	0x0801a0ec
 8011c54:	08019a88 	.word	0x08019a88

08011c58 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8011c58:	b580      	push	{r7, lr}
 8011c5a:	b086      	sub	sp, #24
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	60f8      	str	r0, [r7, #12]
 8011c60:	607b      	str	r3, [r7, #4]
 8011c62:	460b      	mov	r3, r1
 8011c64:	817b      	strh	r3, [r7, #10]
 8011c66:	4613      	mov	r3, r2
 8011c68:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 8011c6a:	897a      	ldrh	r2, [r7, #10]
 8011c6c:	893b      	ldrh	r3, [r7, #8]
 8011c6e:	4413      	add	r3, r2
 8011c70:	b29b      	uxth	r3, r3
 8011c72:	3314      	adds	r3, #20
 8011c74:	b29b      	uxth	r3, r3
 8011c76:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8011c7a:	4619      	mov	r1, r3
 8011c7c:	2022      	movs	r0, #34	@ 0x22
 8011c7e:	f7fa fc1b 	bl	800c4b8 <pbuf_alloc>
 8011c82:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8011c84:	697b      	ldr	r3, [r7, #20]
 8011c86:	2b00      	cmp	r3, #0
 8011c88:	d04d      	beq.n	8011d26 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 8011c8a:	897b      	ldrh	r3, [r7, #10]
 8011c8c:	3313      	adds	r3, #19
 8011c8e:	697a      	ldr	r2, [r7, #20]
 8011c90:	8952      	ldrh	r2, [r2, #10]
 8011c92:	4293      	cmp	r3, r2
 8011c94:	db06      	blt.n	8011ca4 <tcp_output_alloc_header_common+0x4c>
 8011c96:	4b26      	ldr	r3, [pc, #152]	@ (8011d30 <tcp_output_alloc_header_common+0xd8>)
 8011c98:	f240 7223 	movw	r2, #1827	@ 0x723
 8011c9c:	4925      	ldr	r1, [pc, #148]	@ (8011d34 <tcp_output_alloc_header_common+0xdc>)
 8011c9e:	4826      	ldr	r0, [pc, #152]	@ (8011d38 <tcp_output_alloc_header_common+0xe0>)
 8011ca0:	f003 ff2e 	bl	8015b00 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8011ca4:	697b      	ldr	r3, [r7, #20]
 8011ca6:	685b      	ldr	r3, [r3, #4]
 8011ca8:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 8011caa:	8c3b      	ldrh	r3, [r7, #32]
 8011cac:	4618      	mov	r0, r3
 8011cae:	f7f9 fb8d 	bl	800b3cc <lwip_htons>
 8011cb2:	4603      	mov	r3, r0
 8011cb4:	461a      	mov	r2, r3
 8011cb6:	693b      	ldr	r3, [r7, #16]
 8011cb8:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 8011cba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8011cbc:	4618      	mov	r0, r3
 8011cbe:	f7f9 fb85 	bl	800b3cc <lwip_htons>
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	461a      	mov	r2, r3
 8011cc6:	693b      	ldr	r3, [r7, #16]
 8011cc8:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 8011cca:	693b      	ldr	r3, [r7, #16]
 8011ccc:	687a      	ldr	r2, [r7, #4]
 8011cce:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 8011cd0:	68f8      	ldr	r0, [r7, #12]
 8011cd2:	f7f9 fb91 	bl	800b3f8 <lwip_htonl>
 8011cd6:	4602      	mov	r2, r0
 8011cd8:	693b      	ldr	r3, [r7, #16]
 8011cda:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 8011cdc:	897b      	ldrh	r3, [r7, #10]
 8011cde:	089b      	lsrs	r3, r3, #2
 8011ce0:	b29b      	uxth	r3, r3
 8011ce2:	3305      	adds	r3, #5
 8011ce4:	b29b      	uxth	r3, r3
 8011ce6:	031b      	lsls	r3, r3, #12
 8011ce8:	b29a      	uxth	r2, r3
 8011cea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011cee:	b29b      	uxth	r3, r3
 8011cf0:	4313      	orrs	r3, r2
 8011cf2:	b29b      	uxth	r3, r3
 8011cf4:	4618      	mov	r0, r3
 8011cf6:	f7f9 fb69 	bl	800b3cc <lwip_htons>
 8011cfa:	4603      	mov	r3, r0
 8011cfc:	461a      	mov	r2, r3
 8011cfe:	693b      	ldr	r3, [r7, #16]
 8011d00:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 8011d02:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011d04:	4618      	mov	r0, r3
 8011d06:	f7f9 fb61 	bl	800b3cc <lwip_htons>
 8011d0a:	4603      	mov	r3, r0
 8011d0c:	461a      	mov	r2, r3
 8011d0e:	693b      	ldr	r3, [r7, #16]
 8011d10:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 8011d12:	693b      	ldr	r3, [r7, #16]
 8011d14:	2200      	movs	r2, #0
 8011d16:	741a      	strb	r2, [r3, #16]
 8011d18:	2200      	movs	r2, #0
 8011d1a:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 8011d1c:	693b      	ldr	r3, [r7, #16]
 8011d1e:	2200      	movs	r2, #0
 8011d20:	749a      	strb	r2, [r3, #18]
 8011d22:	2200      	movs	r2, #0
 8011d24:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8011d26:	697b      	ldr	r3, [r7, #20]
}
 8011d28:	4618      	mov	r0, r3
 8011d2a:	3718      	adds	r7, #24
 8011d2c:	46bd      	mov	sp, r7
 8011d2e:	bd80      	pop	{r7, pc}
 8011d30:	08019a34 	.word	0x08019a34
 8011d34:	0801a10c 	.word	0x0801a10c
 8011d38:	08019a88 	.word	0x08019a88

08011d3c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 8011d3c:	b5b0      	push	{r4, r5, r7, lr}
 8011d3e:	b08a      	sub	sp, #40	@ 0x28
 8011d40:	af04      	add	r7, sp, #16
 8011d42:	60f8      	str	r0, [r7, #12]
 8011d44:	607b      	str	r3, [r7, #4]
 8011d46:	460b      	mov	r3, r1
 8011d48:	817b      	strh	r3, [r7, #10]
 8011d4a:	4613      	mov	r3, r2
 8011d4c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d106      	bne.n	8011d62 <tcp_output_alloc_header+0x26>
 8011d54:	4b15      	ldr	r3, [pc, #84]	@ (8011dac <tcp_output_alloc_header+0x70>)
 8011d56:	f240 7242 	movw	r2, #1858	@ 0x742
 8011d5a:	4915      	ldr	r1, [pc, #84]	@ (8011db0 <tcp_output_alloc_header+0x74>)
 8011d5c:	4815      	ldr	r0, [pc, #84]	@ (8011db4 <tcp_output_alloc_header+0x78>)
 8011d5e:	f003 fecf 	bl	8015b00 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	8adb      	ldrh	r3, [r3, #22]
 8011d6a:	68fa      	ldr	r2, [r7, #12]
 8011d6c:	8b12      	ldrh	r2, [r2, #24]
 8011d6e:	68f9      	ldr	r1, [r7, #12]
 8011d70:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8011d72:	893d      	ldrh	r5, [r7, #8]
 8011d74:	897c      	ldrh	r4, [r7, #10]
 8011d76:	9103      	str	r1, [sp, #12]
 8011d78:	2110      	movs	r1, #16
 8011d7a:	9102      	str	r1, [sp, #8]
 8011d7c:	9201      	str	r2, [sp, #4]
 8011d7e:	9300      	str	r3, [sp, #0]
 8011d80:	687b      	ldr	r3, [r7, #4]
 8011d82:	462a      	mov	r2, r5
 8011d84:	4621      	mov	r1, r4
 8011d86:	f7ff ff67 	bl	8011c58 <tcp_output_alloc_header_common>
 8011d8a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 8011d8c:	697b      	ldr	r3, [r7, #20]
 8011d8e:	2b00      	cmp	r3, #0
 8011d90:	d006      	beq.n	8011da0 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011d92:	68fb      	ldr	r3, [r7, #12]
 8011d94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011d96:	68fa      	ldr	r2, [r7, #12]
 8011d98:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 8011d9a:	441a      	add	r2, r3
 8011d9c:	68fb      	ldr	r3, [r7, #12]
 8011d9e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8011da0:	697b      	ldr	r3, [r7, #20]
}
 8011da2:	4618      	mov	r0, r3
 8011da4:	3718      	adds	r7, #24
 8011da6:	46bd      	mov	sp, r7
 8011da8:	bdb0      	pop	{r4, r5, r7, pc}
 8011daa:	bf00      	nop
 8011dac:	08019a34 	.word	0x08019a34
 8011db0:	0801a13c 	.word	0x0801a13c
 8011db4:	08019a88 	.word	0x08019a88

08011db8 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8011db8:	b580      	push	{r7, lr}
 8011dba:	b088      	sub	sp, #32
 8011dbc:	af00      	add	r7, sp, #0
 8011dbe:	60f8      	str	r0, [r7, #12]
 8011dc0:	60b9      	str	r1, [r7, #8]
 8011dc2:	4611      	mov	r1, r2
 8011dc4:	461a      	mov	r2, r3
 8011dc6:	460b      	mov	r3, r1
 8011dc8:	71fb      	strb	r3, [r7, #7]
 8011dca:	4613      	mov	r3, r2
 8011dcc:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 8011dce:	2300      	movs	r3, #0
 8011dd0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 8011dd2:	68bb      	ldr	r3, [r7, #8]
 8011dd4:	2b00      	cmp	r3, #0
 8011dd6:	d106      	bne.n	8011de6 <tcp_output_fill_options+0x2e>
 8011dd8:	4b12      	ldr	r3, [pc, #72]	@ (8011e24 <tcp_output_fill_options+0x6c>)
 8011dda:	f240 7256 	movw	r2, #1878	@ 0x756
 8011dde:	4912      	ldr	r1, [pc, #72]	@ (8011e28 <tcp_output_fill_options+0x70>)
 8011de0:	4812      	ldr	r0, [pc, #72]	@ (8011e2c <tcp_output_fill_options+0x74>)
 8011de2:	f003 fe8d 	bl	8015b00 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 8011de6:	68bb      	ldr	r3, [r7, #8]
 8011de8:	685b      	ldr	r3, [r3, #4]
 8011dea:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 8011dec:	69bb      	ldr	r3, [r7, #24]
 8011dee:	3314      	adds	r3, #20
 8011df0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 8011df2:	8bfb      	ldrh	r3, [r7, #30]
 8011df4:	009b      	lsls	r3, r3, #2
 8011df6:	461a      	mov	r2, r3
 8011df8:	79fb      	ldrb	r3, [r7, #7]
 8011dfa:	009b      	lsls	r3, r3, #2
 8011dfc:	f003 0304 	and.w	r3, r3, #4
 8011e00:	4413      	add	r3, r2
 8011e02:	3314      	adds	r3, #20
 8011e04:	69ba      	ldr	r2, [r7, #24]
 8011e06:	4413      	add	r3, r2
 8011e08:	697a      	ldr	r2, [r7, #20]
 8011e0a:	429a      	cmp	r2, r3
 8011e0c:	d006      	beq.n	8011e1c <tcp_output_fill_options+0x64>
 8011e0e:	4b05      	ldr	r3, [pc, #20]	@ (8011e24 <tcp_output_fill_options+0x6c>)
 8011e10:	f240 7275 	movw	r2, #1909	@ 0x775
 8011e14:	4906      	ldr	r1, [pc, #24]	@ (8011e30 <tcp_output_fill_options+0x78>)
 8011e16:	4805      	ldr	r0, [pc, #20]	@ (8011e2c <tcp_output_fill_options+0x74>)
 8011e18:	f003 fe72 	bl	8015b00 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 8011e1c:	bf00      	nop
 8011e1e:	3720      	adds	r7, #32
 8011e20:	46bd      	mov	sp, r7
 8011e22:	bd80      	pop	{r7, pc}
 8011e24:	08019a34 	.word	0x08019a34
 8011e28:	0801a164 	.word	0x0801a164
 8011e2c:	08019a88 	.word	0x08019a88
 8011e30:	0801a05c 	.word	0x0801a05c

08011e34 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b08a      	sub	sp, #40	@ 0x28
 8011e38:	af04      	add	r7, sp, #16
 8011e3a:	60f8      	str	r0, [r7, #12]
 8011e3c:	60b9      	str	r1, [r7, #8]
 8011e3e:	607a      	str	r2, [r7, #4]
 8011e40:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8011e42:	68bb      	ldr	r3, [r7, #8]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d106      	bne.n	8011e56 <tcp_output_control_segment+0x22>
 8011e48:	4b1c      	ldr	r3, [pc, #112]	@ (8011ebc <tcp_output_control_segment+0x88>)
 8011e4a:	f240 7287 	movw	r2, #1927	@ 0x787
 8011e4e:	491c      	ldr	r1, [pc, #112]	@ (8011ec0 <tcp_output_control_segment+0x8c>)
 8011e50:	481c      	ldr	r0, [pc, #112]	@ (8011ec4 <tcp_output_control_segment+0x90>)
 8011e52:	f003 fe55 	bl	8015b00 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8011e56:	683a      	ldr	r2, [r7, #0]
 8011e58:	6879      	ldr	r1, [r7, #4]
 8011e5a:	68f8      	ldr	r0, [r7, #12]
 8011e5c:	f7fe ff42 	bl	8010ce4 <tcp_route>
 8011e60:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8011e62:	693b      	ldr	r3, [r7, #16]
 8011e64:	2b00      	cmp	r3, #0
 8011e66:	d102      	bne.n	8011e6e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011e68:	23fc      	movs	r3, #252	@ 0xfc
 8011e6a:	75fb      	strb	r3, [r7, #23]
 8011e6c:	e01c      	b.n	8011ea8 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011e6e:	68fb      	ldr	r3, [r7, #12]
 8011e70:	2b00      	cmp	r3, #0
 8011e72:	d006      	beq.n	8011e82 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8011e74:	68fb      	ldr	r3, [r7, #12]
 8011e76:	7adb      	ldrb	r3, [r3, #11]
 8011e78:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011e7a:	68fb      	ldr	r3, [r7, #12]
 8011e7c:	7a9b      	ldrb	r3, [r3, #10]
 8011e7e:	757b      	strb	r3, [r7, #21]
 8011e80:	e003      	b.n	8011e8a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8011e82:	23ff      	movs	r3, #255	@ 0xff
 8011e84:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8011e86:	2300      	movs	r3, #0
 8011e88:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8011e8a:	7dba      	ldrb	r2, [r7, #22]
 8011e8c:	693b      	ldr	r3, [r7, #16]
 8011e8e:	9302      	str	r3, [sp, #8]
 8011e90:	2306      	movs	r3, #6
 8011e92:	9301      	str	r3, [sp, #4]
 8011e94:	7d7b      	ldrb	r3, [r7, #21]
 8011e96:	9300      	str	r3, [sp, #0]
 8011e98:	4613      	mov	r3, r2
 8011e9a:	683a      	ldr	r2, [r7, #0]
 8011e9c:	6879      	ldr	r1, [r7, #4]
 8011e9e:	68b8      	ldr	r0, [r7, #8]
 8011ea0:	f002 f8aa 	bl	8013ff8 <ip4_output_if>
 8011ea4:	4603      	mov	r3, r0
 8011ea6:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8011ea8:	68b8      	ldr	r0, [r7, #8]
 8011eaa:	f7fa fde9 	bl	800ca80 <pbuf_free>
  return err;
 8011eae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011eb2:	4618      	mov	r0, r3
 8011eb4:	3718      	adds	r7, #24
 8011eb6:	46bd      	mov	sp, r7
 8011eb8:	bd80      	pop	{r7, pc}
 8011eba:	bf00      	nop
 8011ebc:	08019a34 	.word	0x08019a34
 8011ec0:	0801a18c 	.word	0x0801a18c
 8011ec4:	08019a88 	.word	0x08019a88

08011ec8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8011ec8:	b590      	push	{r4, r7, lr}
 8011eca:	b08b      	sub	sp, #44	@ 0x2c
 8011ecc:	af04      	add	r7, sp, #16
 8011ece:	60f8      	str	r0, [r7, #12]
 8011ed0:	60b9      	str	r1, [r7, #8]
 8011ed2:	607a      	str	r2, [r7, #4]
 8011ed4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8011ed6:	683b      	ldr	r3, [r7, #0]
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d106      	bne.n	8011eea <tcp_rst+0x22>
 8011edc:	4b1f      	ldr	r3, [pc, #124]	@ (8011f5c <tcp_rst+0x94>)
 8011ede:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8011ee2:	491f      	ldr	r1, [pc, #124]	@ (8011f60 <tcp_rst+0x98>)
 8011ee4:	481f      	ldr	r0, [pc, #124]	@ (8011f64 <tcp_rst+0x9c>)
 8011ee6:	f003 fe0b 	bl	8015b00 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011eea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011eec:	2b00      	cmp	r3, #0
 8011eee:	d106      	bne.n	8011efe <tcp_rst+0x36>
 8011ef0:	4b1a      	ldr	r3, [pc, #104]	@ (8011f5c <tcp_rst+0x94>)
 8011ef2:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8011ef6:	491c      	ldr	r1, [pc, #112]	@ (8011f68 <tcp_rst+0xa0>)
 8011ef8:	481a      	ldr	r0, [pc, #104]	@ (8011f64 <tcp_rst+0x9c>)
 8011efa:	f003 fe01 	bl	8015b00 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011efe:	2300      	movs	r3, #0
 8011f00:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8011f02:	f246 0308 	movw	r3, #24584	@ 0x6008
 8011f06:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011f08:	7dfb      	ldrb	r3, [r7, #23]
 8011f0a:	b29c      	uxth	r4, r3
 8011f0c:	68b8      	ldr	r0, [r7, #8]
 8011f0e:	f7f9 fa73 	bl	800b3f8 <lwip_htonl>
 8011f12:	4602      	mov	r2, r0
 8011f14:	8abb      	ldrh	r3, [r7, #20]
 8011f16:	9303      	str	r3, [sp, #12]
 8011f18:	2314      	movs	r3, #20
 8011f1a:	9302      	str	r3, [sp, #8]
 8011f1c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011f1e:	9301      	str	r3, [sp, #4]
 8011f20:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011f22:	9300      	str	r3, [sp, #0]
 8011f24:	4613      	mov	r3, r2
 8011f26:	2200      	movs	r2, #0
 8011f28:	4621      	mov	r1, r4
 8011f2a:	6878      	ldr	r0, [r7, #4]
 8011f2c:	f7ff fe94 	bl	8011c58 <tcp_output_alloc_header_common>
 8011f30:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8011f32:	693b      	ldr	r3, [r7, #16]
 8011f34:	2b00      	cmp	r3, #0
 8011f36:	d00c      	beq.n	8011f52 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011f38:	7dfb      	ldrb	r3, [r7, #23]
 8011f3a:	2200      	movs	r2, #0
 8011f3c:	6939      	ldr	r1, [r7, #16]
 8011f3e:	68f8      	ldr	r0, [r7, #12]
 8011f40:	f7ff ff3a 	bl	8011db8 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8011f44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011f46:	683a      	ldr	r2, [r7, #0]
 8011f48:	6939      	ldr	r1, [r7, #16]
 8011f4a:	68f8      	ldr	r0, [r7, #12]
 8011f4c:	f7ff ff72 	bl	8011e34 <tcp_output_control_segment>
 8011f50:	e000      	b.n	8011f54 <tcp_rst+0x8c>
    return;
 8011f52:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011f54:	371c      	adds	r7, #28
 8011f56:	46bd      	mov	sp, r7
 8011f58:	bd90      	pop	{r4, r7, pc}
 8011f5a:	bf00      	nop
 8011f5c:	08019a34 	.word	0x08019a34
 8011f60:	0801a1b8 	.word	0x0801a1b8
 8011f64:	08019a88 	.word	0x08019a88
 8011f68:	0801a1d4 	.word	0x0801a1d4

08011f6c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011f6c:	b590      	push	{r4, r7, lr}
 8011f6e:	b087      	sub	sp, #28
 8011f70:	af00      	add	r7, sp, #0
 8011f72:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8011f74:	2300      	movs	r3, #0
 8011f76:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011f78:	2300      	movs	r3, #0
 8011f7a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011f7c:	687b      	ldr	r3, [r7, #4]
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d106      	bne.n	8011f90 <tcp_send_empty_ack+0x24>
 8011f82:	4b28      	ldr	r3, [pc, #160]	@ (8012024 <tcp_send_empty_ack+0xb8>)
 8011f84:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8011f88:	4927      	ldr	r1, [pc, #156]	@ (8012028 <tcp_send_empty_ack+0xbc>)
 8011f8a:	4828      	ldr	r0, [pc, #160]	@ (801202c <tcp_send_empty_ack+0xc0>)
 8011f8c:	f003 fdb8 	bl	8015b00 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011f90:	7dfb      	ldrb	r3, [r7, #23]
 8011f92:	009b      	lsls	r3, r3, #2
 8011f94:	b2db      	uxtb	r3, r3
 8011f96:	f003 0304 	and.w	r3, r3, #4
 8011f9a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011f9c:	7d7b      	ldrb	r3, [r7, #21]
 8011f9e:	b29c      	uxth	r4, r3
 8011fa0:	687b      	ldr	r3, [r7, #4]
 8011fa2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011fa4:	4618      	mov	r0, r3
 8011fa6:	f7f9 fa27 	bl	800b3f8 <lwip_htonl>
 8011faa:	4603      	mov	r3, r0
 8011fac:	2200      	movs	r2, #0
 8011fae:	4621      	mov	r1, r4
 8011fb0:	6878      	ldr	r0, [r7, #4]
 8011fb2:	f7ff fec3 	bl	8011d3c <tcp_output_alloc_header>
 8011fb6:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011fb8:	693b      	ldr	r3, [r7, #16]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	d109      	bne.n	8011fd2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	8b5b      	ldrh	r3, [r3, #26]
 8011fc2:	f043 0303 	orr.w	r3, r3, #3
 8011fc6:	b29a      	uxth	r2, r3
 8011fc8:	687b      	ldr	r3, [r7, #4]
 8011fca:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011fcc:	f06f 0301 	mvn.w	r3, #1
 8011fd0:	e023      	b.n	801201a <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8011fd2:	7dbb      	ldrb	r3, [r7, #22]
 8011fd4:	7dfa      	ldrb	r2, [r7, #23]
 8011fd6:	6939      	ldr	r1, [r7, #16]
 8011fd8:	6878      	ldr	r0, [r7, #4]
 8011fda:	f7ff feed 	bl	8011db8 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011fde:	687a      	ldr	r2, [r7, #4]
 8011fe0:	687b      	ldr	r3, [r7, #4]
 8011fe2:	3304      	adds	r3, #4
 8011fe4:	6939      	ldr	r1, [r7, #16]
 8011fe6:	6878      	ldr	r0, [r7, #4]
 8011fe8:	f7ff ff24 	bl	8011e34 <tcp_output_control_segment>
 8011fec:	4603      	mov	r3, r0
 8011fee:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011ff0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d007      	beq.n	8012008 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011ff8:	687b      	ldr	r3, [r7, #4]
 8011ffa:	8b5b      	ldrh	r3, [r3, #26]
 8011ffc:	f043 0303 	orr.w	r3, r3, #3
 8012000:	b29a      	uxth	r2, r3
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	835a      	strh	r2, [r3, #26]
 8012006:	e006      	b.n	8012016 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	8b5b      	ldrh	r3, [r3, #26]
 801200c:	f023 0303 	bic.w	r3, r3, #3
 8012010:	b29a      	uxth	r2, r3
 8012012:	687b      	ldr	r3, [r7, #4]
 8012014:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8012016:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801201a:	4618      	mov	r0, r3
 801201c:	371c      	adds	r7, #28
 801201e:	46bd      	mov	sp, r7
 8012020:	bd90      	pop	{r4, r7, pc}
 8012022:	bf00      	nop
 8012024:	08019a34 	.word	0x08019a34
 8012028:	0801a1f0 	.word	0x0801a1f0
 801202c:	08019a88 	.word	0x08019a88

08012030 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8012030:	b590      	push	{r4, r7, lr}
 8012032:	b087      	sub	sp, #28
 8012034:	af00      	add	r7, sp, #0
 8012036:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8012038:	2300      	movs	r3, #0
 801203a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d106      	bne.n	8012050 <tcp_keepalive+0x20>
 8012042:	4b18      	ldr	r3, [pc, #96]	@ (80120a4 <tcp_keepalive+0x74>)
 8012044:	f640 0224 	movw	r2, #2084	@ 0x824
 8012048:	4917      	ldr	r1, [pc, #92]	@ (80120a8 <tcp_keepalive+0x78>)
 801204a:	4818      	ldr	r0, [pc, #96]	@ (80120ac <tcp_keepalive+0x7c>)
 801204c:	f003 fd58 	bl	8015b00 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8012050:	7dfb      	ldrb	r3, [r7, #23]
 8012052:	b29c      	uxth	r4, r3
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012058:	3b01      	subs	r3, #1
 801205a:	4618      	mov	r0, r3
 801205c:	f7f9 f9cc 	bl	800b3f8 <lwip_htonl>
 8012060:	4603      	mov	r3, r0
 8012062:	2200      	movs	r2, #0
 8012064:	4621      	mov	r1, r4
 8012066:	6878      	ldr	r0, [r7, #4]
 8012068:	f7ff fe68 	bl	8011d3c <tcp_output_alloc_header>
 801206c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801206e:	693b      	ldr	r3, [r7, #16]
 8012070:	2b00      	cmp	r3, #0
 8012072:	d102      	bne.n	801207a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8012074:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012078:	e010      	b.n	801209c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801207a:	7dfb      	ldrb	r3, [r7, #23]
 801207c:	2200      	movs	r2, #0
 801207e:	6939      	ldr	r1, [r7, #16]
 8012080:	6878      	ldr	r0, [r7, #4]
 8012082:	f7ff fe99 	bl	8011db8 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8012086:	687a      	ldr	r2, [r7, #4]
 8012088:	687b      	ldr	r3, [r7, #4]
 801208a:	3304      	adds	r3, #4
 801208c:	6939      	ldr	r1, [r7, #16]
 801208e:	6878      	ldr	r0, [r7, #4]
 8012090:	f7ff fed0 	bl	8011e34 <tcp_output_control_segment>
 8012094:	4603      	mov	r3, r0
 8012096:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8012098:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801209c:	4618      	mov	r0, r3
 801209e:	371c      	adds	r7, #28
 80120a0:	46bd      	mov	sp, r7
 80120a2:	bd90      	pop	{r4, r7, pc}
 80120a4:	08019a34 	.word	0x08019a34
 80120a8:	0801a210 	.word	0x0801a210
 80120ac:	08019a88 	.word	0x08019a88

080120b0 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 80120b0:	b590      	push	{r4, r7, lr}
 80120b2:	b08b      	sub	sp, #44	@ 0x2c
 80120b4:	af00      	add	r7, sp, #0
 80120b6:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 80120b8:	2300      	movs	r3, #0
 80120ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 80120be:	687b      	ldr	r3, [r7, #4]
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d106      	bne.n	80120d2 <tcp_zero_window_probe+0x22>
 80120c4:	4b4c      	ldr	r3, [pc, #304]	@ (80121f8 <tcp_zero_window_probe+0x148>)
 80120c6:	f640 024f 	movw	r2, #2127	@ 0x84f
 80120ca:	494c      	ldr	r1, [pc, #304]	@ (80121fc <tcp_zero_window_probe+0x14c>)
 80120cc:	484c      	ldr	r0, [pc, #304]	@ (8012200 <tcp_zero_window_probe+0x150>)
 80120ce:	f003 fd17 	bl	8015b00 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 80120d2:	687b      	ldr	r3, [r7, #4]
 80120d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80120d6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 80120d8:	6a3b      	ldr	r3, [r7, #32]
 80120da:	2b00      	cmp	r3, #0
 80120dc:	d101      	bne.n	80120e2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 80120de:	2300      	movs	r3, #0
 80120e0:	e086      	b.n	80121f0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 80120e2:	687b      	ldr	r3, [r7, #4]
 80120e4:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80120e8:	2bff      	cmp	r3, #255	@ 0xff
 80120ea:	d007      	beq.n	80120fc <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 80120ec:	687b      	ldr	r3, [r7, #4]
 80120ee:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 80120f2:	3301      	adds	r3, #1
 80120f4:	b2da      	uxtb	r2, r3
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 80120fc:	6a3b      	ldr	r3, [r7, #32]
 80120fe:	68db      	ldr	r3, [r3, #12]
 8012100:	899b      	ldrh	r3, [r3, #12]
 8012102:	b29b      	uxth	r3, r3
 8012104:	4618      	mov	r0, r3
 8012106:	f7f9 f961 	bl	800b3cc <lwip_htons>
 801210a:	4603      	mov	r3, r0
 801210c:	b2db      	uxtb	r3, r3
 801210e:	f003 0301 	and.w	r3, r3, #1
 8012112:	2b00      	cmp	r3, #0
 8012114:	d005      	beq.n	8012122 <tcp_zero_window_probe+0x72>
 8012116:	6a3b      	ldr	r3, [r7, #32]
 8012118:	891b      	ldrh	r3, [r3, #8]
 801211a:	2b00      	cmp	r3, #0
 801211c:	d101      	bne.n	8012122 <tcp_zero_window_probe+0x72>
 801211e:	2301      	movs	r3, #1
 8012120:	e000      	b.n	8012124 <tcp_zero_window_probe+0x74>
 8012122:	2300      	movs	r3, #0
 8012124:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8012126:	7ffb      	ldrb	r3, [r7, #31]
 8012128:	2b00      	cmp	r3, #0
 801212a:	bf0c      	ite	eq
 801212c:	2301      	moveq	r3, #1
 801212e:	2300      	movne	r3, #0
 8012130:	b2db      	uxtb	r3, r3
 8012132:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8012134:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012138:	b299      	uxth	r1, r3
 801213a:	6a3b      	ldr	r3, [r7, #32]
 801213c:	68db      	ldr	r3, [r3, #12]
 801213e:	685b      	ldr	r3, [r3, #4]
 8012140:	8bba      	ldrh	r2, [r7, #28]
 8012142:	6878      	ldr	r0, [r7, #4]
 8012144:	f7ff fdfa 	bl	8011d3c <tcp_output_alloc_header>
 8012148:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801214a:	69bb      	ldr	r3, [r7, #24]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d102      	bne.n	8012156 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8012150:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012154:	e04c      	b.n	80121f0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8012156:	69bb      	ldr	r3, [r7, #24]
 8012158:	685b      	ldr	r3, [r3, #4]
 801215a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801215c:	7ffb      	ldrb	r3, [r7, #31]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d011      	beq.n	8012186 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8012162:	697b      	ldr	r3, [r7, #20]
 8012164:	899b      	ldrh	r3, [r3, #12]
 8012166:	b29b      	uxth	r3, r3
 8012168:	b21b      	sxth	r3, r3
 801216a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801216e:	b21c      	sxth	r4, r3
 8012170:	2011      	movs	r0, #17
 8012172:	f7f9 f92b 	bl	800b3cc <lwip_htons>
 8012176:	4603      	mov	r3, r0
 8012178:	b21b      	sxth	r3, r3
 801217a:	4323      	orrs	r3, r4
 801217c:	b21b      	sxth	r3, r3
 801217e:	b29a      	uxth	r2, r3
 8012180:	697b      	ldr	r3, [r7, #20]
 8012182:	819a      	strh	r2, [r3, #12]
 8012184:	e010      	b.n	80121a8 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8012186:	69bb      	ldr	r3, [r7, #24]
 8012188:	685b      	ldr	r3, [r3, #4]
 801218a:	3314      	adds	r3, #20
 801218c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801218e:	6a3b      	ldr	r3, [r7, #32]
 8012190:	6858      	ldr	r0, [r3, #4]
 8012192:	6a3b      	ldr	r3, [r7, #32]
 8012194:	685b      	ldr	r3, [r3, #4]
 8012196:	891a      	ldrh	r2, [r3, #8]
 8012198:	6a3b      	ldr	r3, [r7, #32]
 801219a:	891b      	ldrh	r3, [r3, #8]
 801219c:	1ad3      	subs	r3, r2, r3
 801219e:	b29b      	uxth	r3, r3
 80121a0:	2201      	movs	r2, #1
 80121a2:	6939      	ldr	r1, [r7, #16]
 80121a4:	f7fa fe56 	bl	800ce54 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 80121a8:	6a3b      	ldr	r3, [r7, #32]
 80121aa:	68db      	ldr	r3, [r3, #12]
 80121ac:	685b      	ldr	r3, [r3, #4]
 80121ae:	4618      	mov	r0, r3
 80121b0:	f7f9 f922 	bl	800b3f8 <lwip_htonl>
 80121b4:	4603      	mov	r3, r0
 80121b6:	3301      	adds	r3, #1
 80121b8:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80121be:	68fb      	ldr	r3, [r7, #12]
 80121c0:	1ad3      	subs	r3, r2, r3
 80121c2:	2b00      	cmp	r3, #0
 80121c4:	da02      	bge.n	80121cc <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 80121c6:	687b      	ldr	r3, [r7, #4]
 80121c8:	68fa      	ldr	r2, [r7, #12]
 80121ca:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 80121cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80121d0:	2200      	movs	r2, #0
 80121d2:	69b9      	ldr	r1, [r7, #24]
 80121d4:	6878      	ldr	r0, [r7, #4]
 80121d6:	f7ff fdef 	bl	8011db8 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 80121da:	687a      	ldr	r2, [r7, #4]
 80121dc:	687b      	ldr	r3, [r7, #4]
 80121de:	3304      	adds	r3, #4
 80121e0:	69b9      	ldr	r1, [r7, #24]
 80121e2:	6878      	ldr	r0, [r7, #4]
 80121e4:	f7ff fe26 	bl	8011e34 <tcp_output_control_segment>
 80121e8:	4603      	mov	r3, r0
 80121ea:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 80121ec:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 80121f0:	4618      	mov	r0, r3
 80121f2:	372c      	adds	r7, #44	@ 0x2c
 80121f4:	46bd      	mov	sp, r7
 80121f6:	bd90      	pop	{r4, r7, pc}
 80121f8:	08019a34 	.word	0x08019a34
 80121fc:	0801a22c 	.word	0x0801a22c
 8012200:	08019a88 	.word	0x08019a88

08012204 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8012204:	b580      	push	{r7, lr}
 8012206:	b082      	sub	sp, #8
 8012208:	af00      	add	r7, sp, #0
 801220a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801220c:	f7fa ff10 	bl	800d030 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8012210:	4b0a      	ldr	r3, [pc, #40]	@ (801223c <tcpip_tcp_timer+0x38>)
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	2b00      	cmp	r3, #0
 8012216:	d103      	bne.n	8012220 <tcpip_tcp_timer+0x1c>
 8012218:	4b09      	ldr	r3, [pc, #36]	@ (8012240 <tcpip_tcp_timer+0x3c>)
 801221a:	681b      	ldr	r3, [r3, #0]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d005      	beq.n	801222c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8012220:	2200      	movs	r2, #0
 8012222:	4908      	ldr	r1, [pc, #32]	@ (8012244 <tcpip_tcp_timer+0x40>)
 8012224:	20fa      	movs	r0, #250	@ 0xfa
 8012226:	f000 f8f3 	bl	8012410 <sys_timeout>
 801222a:	e003      	b.n	8012234 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801222c:	4b06      	ldr	r3, [pc, #24]	@ (8012248 <tcpip_tcp_timer+0x44>)
 801222e:	2200      	movs	r2, #0
 8012230:	601a      	str	r2, [r3, #0]
  }
}
 8012232:	bf00      	nop
 8012234:	bf00      	nop
 8012236:	3708      	adds	r7, #8
 8012238:	46bd      	mov	sp, r7
 801223a:	bd80      	pop	{r7, pc}
 801223c:	20008a4c 	.word	0x20008a4c
 8012240:	20008a50 	.word	0x20008a50
 8012244:	08012205 	.word	0x08012205
 8012248:	20008a98 	.word	0x20008a98

0801224c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801224c:	b580      	push	{r7, lr}
 801224e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8012250:	4b0a      	ldr	r3, [pc, #40]	@ (801227c <tcp_timer_needed+0x30>)
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	2b00      	cmp	r3, #0
 8012256:	d10f      	bne.n	8012278 <tcp_timer_needed+0x2c>
 8012258:	4b09      	ldr	r3, [pc, #36]	@ (8012280 <tcp_timer_needed+0x34>)
 801225a:	681b      	ldr	r3, [r3, #0]
 801225c:	2b00      	cmp	r3, #0
 801225e:	d103      	bne.n	8012268 <tcp_timer_needed+0x1c>
 8012260:	4b08      	ldr	r3, [pc, #32]	@ (8012284 <tcp_timer_needed+0x38>)
 8012262:	681b      	ldr	r3, [r3, #0]
 8012264:	2b00      	cmp	r3, #0
 8012266:	d007      	beq.n	8012278 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8012268:	4b04      	ldr	r3, [pc, #16]	@ (801227c <tcp_timer_needed+0x30>)
 801226a:	2201      	movs	r2, #1
 801226c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801226e:	2200      	movs	r2, #0
 8012270:	4905      	ldr	r1, [pc, #20]	@ (8012288 <tcp_timer_needed+0x3c>)
 8012272:	20fa      	movs	r0, #250	@ 0xfa
 8012274:	f000 f8cc 	bl	8012410 <sys_timeout>
  }
}
 8012278:	bf00      	nop
 801227a:	bd80      	pop	{r7, pc}
 801227c:	20008a98 	.word	0x20008a98
 8012280:	20008a4c 	.word	0x20008a4c
 8012284:	20008a50 	.word	0x20008a50
 8012288:	08012205 	.word	0x08012205

0801228c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801228c:	b580      	push	{r7, lr}
 801228e:	b086      	sub	sp, #24
 8012290:	af00      	add	r7, sp, #0
 8012292:	60f8      	str	r0, [r7, #12]
 8012294:	60b9      	str	r1, [r7, #8]
 8012296:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8012298:	2006      	movs	r0, #6
 801229a:	f7f9 fd0b 	bl	800bcb4 <memp_malloc>
 801229e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 80122a0:	693b      	ldr	r3, [r7, #16]
 80122a2:	2b00      	cmp	r3, #0
 80122a4:	d109      	bne.n	80122ba <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 80122a6:	693b      	ldr	r3, [r7, #16]
 80122a8:	2b00      	cmp	r3, #0
 80122aa:	d151      	bne.n	8012350 <sys_timeout_abs+0xc4>
 80122ac:	4b2a      	ldr	r3, [pc, #168]	@ (8012358 <sys_timeout_abs+0xcc>)
 80122ae:	22be      	movs	r2, #190	@ 0xbe
 80122b0:	492a      	ldr	r1, [pc, #168]	@ (801235c <sys_timeout_abs+0xd0>)
 80122b2:	482b      	ldr	r0, [pc, #172]	@ (8012360 <sys_timeout_abs+0xd4>)
 80122b4:	f003 fc24 	bl	8015b00 <iprintf>
    return;
 80122b8:	e04a      	b.n	8012350 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 80122ba:	693b      	ldr	r3, [r7, #16]
 80122bc:	2200      	movs	r2, #0
 80122be:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 80122c0:	693b      	ldr	r3, [r7, #16]
 80122c2:	68ba      	ldr	r2, [r7, #8]
 80122c4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 80122c6:	693b      	ldr	r3, [r7, #16]
 80122c8:	687a      	ldr	r2, [r7, #4]
 80122ca:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 80122cc:	693b      	ldr	r3, [r7, #16]
 80122ce:	68fa      	ldr	r2, [r7, #12]
 80122d0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80122d2:	4b24      	ldr	r3, [pc, #144]	@ (8012364 <sys_timeout_abs+0xd8>)
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d103      	bne.n	80122e2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 80122da:	4a22      	ldr	r2, [pc, #136]	@ (8012364 <sys_timeout_abs+0xd8>)
 80122dc:	693b      	ldr	r3, [r7, #16]
 80122de:	6013      	str	r3, [r2, #0]
    return;
 80122e0:	e037      	b.n	8012352 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 80122e2:	693b      	ldr	r3, [r7, #16]
 80122e4:	685a      	ldr	r2, [r3, #4]
 80122e6:	4b1f      	ldr	r3, [pc, #124]	@ (8012364 <sys_timeout_abs+0xd8>)
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	685b      	ldr	r3, [r3, #4]
 80122ec:	1ad3      	subs	r3, r2, r3
 80122ee:	0fdb      	lsrs	r3, r3, #31
 80122f0:	f003 0301 	and.w	r3, r3, #1
 80122f4:	b2db      	uxtb	r3, r3
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	d007      	beq.n	801230a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 80122fa:	4b1a      	ldr	r3, [pc, #104]	@ (8012364 <sys_timeout_abs+0xd8>)
 80122fc:	681a      	ldr	r2, [r3, #0]
 80122fe:	693b      	ldr	r3, [r7, #16]
 8012300:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8012302:	4a18      	ldr	r2, [pc, #96]	@ (8012364 <sys_timeout_abs+0xd8>)
 8012304:	693b      	ldr	r3, [r7, #16]
 8012306:	6013      	str	r3, [r2, #0]
 8012308:	e023      	b.n	8012352 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801230a:	4b16      	ldr	r3, [pc, #88]	@ (8012364 <sys_timeout_abs+0xd8>)
 801230c:	681b      	ldr	r3, [r3, #0]
 801230e:	617b      	str	r3, [r7, #20]
 8012310:	e01a      	b.n	8012348 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8012312:	697b      	ldr	r3, [r7, #20]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	2b00      	cmp	r3, #0
 8012318:	d00b      	beq.n	8012332 <sys_timeout_abs+0xa6>
 801231a:	693b      	ldr	r3, [r7, #16]
 801231c:	685a      	ldr	r2, [r3, #4]
 801231e:	697b      	ldr	r3, [r7, #20]
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	685b      	ldr	r3, [r3, #4]
 8012324:	1ad3      	subs	r3, r2, r3
 8012326:	0fdb      	lsrs	r3, r3, #31
 8012328:	f003 0301 	and.w	r3, r3, #1
 801232c:	b2db      	uxtb	r3, r3
 801232e:	2b00      	cmp	r3, #0
 8012330:	d007      	beq.n	8012342 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8012332:	697b      	ldr	r3, [r7, #20]
 8012334:	681a      	ldr	r2, [r3, #0]
 8012336:	693b      	ldr	r3, [r7, #16]
 8012338:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801233a:	697b      	ldr	r3, [r7, #20]
 801233c:	693a      	ldr	r2, [r7, #16]
 801233e:	601a      	str	r2, [r3, #0]
        break;
 8012340:	e007      	b.n	8012352 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8012342:	697b      	ldr	r3, [r7, #20]
 8012344:	681b      	ldr	r3, [r3, #0]
 8012346:	617b      	str	r3, [r7, #20]
 8012348:	697b      	ldr	r3, [r7, #20]
 801234a:	2b00      	cmp	r3, #0
 801234c:	d1e1      	bne.n	8012312 <sys_timeout_abs+0x86>
 801234e:	e000      	b.n	8012352 <sys_timeout_abs+0xc6>
    return;
 8012350:	bf00      	nop
      }
    }
  }
}
 8012352:	3718      	adds	r7, #24
 8012354:	46bd      	mov	sp, r7
 8012356:	bd80      	pop	{r7, pc}
 8012358:	0801a250 	.word	0x0801a250
 801235c:	0801a284 	.word	0x0801a284
 8012360:	0801a2c4 	.word	0x0801a2c4
 8012364:	20008a90 	.word	0x20008a90

08012368 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8012368:	b580      	push	{r7, lr}
 801236a:	b086      	sub	sp, #24
 801236c:	af00      	add	r7, sp, #0
 801236e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8012370:	687b      	ldr	r3, [r7, #4]
 8012372:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8012374:	697b      	ldr	r3, [r7, #20]
 8012376:	685b      	ldr	r3, [r3, #4]
 8012378:	4798      	blx	r3

  now = sys_now();
 801237a:	f7f8 fe1b 	bl	800afb4 <sys_now>
 801237e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8012380:	697b      	ldr	r3, [r7, #20]
 8012382:	681a      	ldr	r2, [r3, #0]
 8012384:	4b0f      	ldr	r3, [pc, #60]	@ (80123c4 <lwip_cyclic_timer+0x5c>)
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	4413      	add	r3, r2
 801238a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801238c:	68fa      	ldr	r2, [r7, #12]
 801238e:	693b      	ldr	r3, [r7, #16]
 8012390:	1ad3      	subs	r3, r2, r3
 8012392:	0fdb      	lsrs	r3, r3, #31
 8012394:	f003 0301 	and.w	r3, r3, #1
 8012398:	b2db      	uxtb	r3, r3
 801239a:	2b00      	cmp	r3, #0
 801239c:	d009      	beq.n	80123b2 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801239e:	697b      	ldr	r3, [r7, #20]
 80123a0:	681a      	ldr	r2, [r3, #0]
 80123a2:	693b      	ldr	r3, [r7, #16]
 80123a4:	4413      	add	r3, r2
 80123a6:	687a      	ldr	r2, [r7, #4]
 80123a8:	4907      	ldr	r1, [pc, #28]	@ (80123c8 <lwip_cyclic_timer+0x60>)
 80123aa:	4618      	mov	r0, r3
 80123ac:	f7ff ff6e 	bl	801228c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 80123b0:	e004      	b.n	80123bc <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 80123b2:	687a      	ldr	r2, [r7, #4]
 80123b4:	4904      	ldr	r1, [pc, #16]	@ (80123c8 <lwip_cyclic_timer+0x60>)
 80123b6:	68f8      	ldr	r0, [r7, #12]
 80123b8:	f7ff ff68 	bl	801228c <sys_timeout_abs>
}
 80123bc:	bf00      	nop
 80123be:	3718      	adds	r7, #24
 80123c0:	46bd      	mov	sp, r7
 80123c2:	bd80      	pop	{r7, pc}
 80123c4:	20008a94 	.word	0x20008a94
 80123c8:	08012369 	.word	0x08012369

080123cc <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80123cc:	b580      	push	{r7, lr}
 80123ce:	b082      	sub	sp, #8
 80123d0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80123d2:	2301      	movs	r3, #1
 80123d4:	607b      	str	r3, [r7, #4]
 80123d6:	e00e      	b.n	80123f6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 80123d8:	4a0b      	ldr	r2, [pc, #44]	@ (8012408 <sys_timeouts_init+0x3c>)
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	00db      	lsls	r3, r3, #3
 80123e4:	4a08      	ldr	r2, [pc, #32]	@ (8012408 <sys_timeouts_init+0x3c>)
 80123e6:	4413      	add	r3, r2
 80123e8:	461a      	mov	r2, r3
 80123ea:	4908      	ldr	r1, [pc, #32]	@ (801240c <sys_timeouts_init+0x40>)
 80123ec:	f000 f810 	bl	8012410 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80123f0:	687b      	ldr	r3, [r7, #4]
 80123f2:	3301      	adds	r3, #1
 80123f4:	607b      	str	r3, [r7, #4]
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	2b02      	cmp	r3, #2
 80123fa:	d9ed      	bls.n	80123d8 <sys_timeouts_init+0xc>
  }
}
 80123fc:	bf00      	nop
 80123fe:	bf00      	nop
 8012400:	3708      	adds	r7, #8
 8012402:	46bd      	mov	sp, r7
 8012404:	bd80      	pop	{r7, pc}
 8012406:	bf00      	nop
 8012408:	0801ae84 	.word	0x0801ae84
 801240c:	08012369 	.word	0x08012369

08012410 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8012410:	b580      	push	{r7, lr}
 8012412:	b086      	sub	sp, #24
 8012414:	af00      	add	r7, sp, #0
 8012416:	60f8      	str	r0, [r7, #12]
 8012418:	60b9      	str	r1, [r7, #8]
 801241a:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801241c:	68fb      	ldr	r3, [r7, #12]
 801241e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012422:	d306      	bcc.n	8012432 <sys_timeout+0x22>
 8012424:	4b0a      	ldr	r3, [pc, #40]	@ (8012450 <sys_timeout+0x40>)
 8012426:	f240 1229 	movw	r2, #297	@ 0x129
 801242a:	490a      	ldr	r1, [pc, #40]	@ (8012454 <sys_timeout+0x44>)
 801242c:	480a      	ldr	r0, [pc, #40]	@ (8012458 <sys_timeout+0x48>)
 801242e:	f003 fb67 	bl	8015b00 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8012432:	f7f8 fdbf 	bl	800afb4 <sys_now>
 8012436:	4602      	mov	r2, r0
 8012438:	68fb      	ldr	r3, [r7, #12]
 801243a:	4413      	add	r3, r2
 801243c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801243e:	687a      	ldr	r2, [r7, #4]
 8012440:	68b9      	ldr	r1, [r7, #8]
 8012442:	6978      	ldr	r0, [r7, #20]
 8012444:	f7ff ff22 	bl	801228c <sys_timeout_abs>
#endif
}
 8012448:	bf00      	nop
 801244a:	3718      	adds	r7, #24
 801244c:	46bd      	mov	sp, r7
 801244e:	bd80      	pop	{r7, pc}
 8012450:	0801a250 	.word	0x0801a250
 8012454:	0801a2ec 	.word	0x0801a2ec
 8012458:	0801a2c4 	.word	0x0801a2c4

0801245c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801245c:	b580      	push	{r7, lr}
 801245e:	b084      	sub	sp, #16
 8012460:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8012462:	f7f8 fda7 	bl	800afb4 <sys_now>
 8012466:	60f8      	str	r0, [r7, #12]
  do {
    struct sys_timeo *tmptimeout;
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();
 8012468:	4b1a      	ldr	r3, [pc, #104]	@ (80124d4 <sys_check_timeouts+0x78>)
 801246a:	781b      	ldrb	r3, [r3, #0]
 801246c:	b2db      	uxtb	r3, r3
 801246e:	2b00      	cmp	r3, #0
 8012470:	d001      	beq.n	8012476 <sys_check_timeouts+0x1a>
 8012472:	f7f9 ffcb 	bl	800c40c <pbuf_free_ooseq>

    tmptimeout = next_timeout;
 8012476:	4b18      	ldr	r3, [pc, #96]	@ (80124d8 <sys_check_timeouts+0x7c>)
 8012478:	681b      	ldr	r3, [r3, #0]
 801247a:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801247c:	68bb      	ldr	r3, [r7, #8]
 801247e:	2b00      	cmp	r3, #0
 8012480:	d022      	beq.n	80124c8 <sys_check_timeouts+0x6c>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8012482:	68bb      	ldr	r3, [r7, #8]
 8012484:	685b      	ldr	r3, [r3, #4]
 8012486:	68fa      	ldr	r2, [r7, #12]
 8012488:	1ad3      	subs	r3, r2, r3
 801248a:	0fdb      	lsrs	r3, r3, #31
 801248c:	f003 0301 	and.w	r3, r3, #1
 8012490:	b2db      	uxtb	r3, r3
 8012492:	2b00      	cmp	r3, #0
 8012494:	d11a      	bne.n	80124cc <sys_check_timeouts+0x70>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8012496:	68bb      	ldr	r3, [r7, #8]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	4a0f      	ldr	r2, [pc, #60]	@ (80124d8 <sys_check_timeouts+0x7c>)
 801249c:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801249e:	68bb      	ldr	r3, [r7, #8]
 80124a0:	689b      	ldr	r3, [r3, #8]
 80124a2:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 80124a4:	68bb      	ldr	r3, [r7, #8]
 80124a6:	68db      	ldr	r3, [r3, #12]
 80124a8:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 80124aa:	68bb      	ldr	r3, [r7, #8]
 80124ac:	685b      	ldr	r3, [r3, #4]
 80124ae:	4a0b      	ldr	r2, [pc, #44]	@ (80124dc <sys_check_timeouts+0x80>)
 80124b0:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 80124b2:	68b9      	ldr	r1, [r7, #8]
 80124b4:	2006      	movs	r0, #6
 80124b6:	f7f9 fc6d 	bl	800bd94 <memp_free>
    if (handler != NULL) {
 80124ba:	687b      	ldr	r3, [r7, #4]
 80124bc:	2b00      	cmp	r3, #0
 80124be:	d0d3      	beq.n	8012468 <sys_check_timeouts+0xc>
      handler(arg);
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	6838      	ldr	r0, [r7, #0]
 80124c4:	4798      	blx	r3
  do {
 80124c6:	e7cf      	b.n	8012468 <sys_check_timeouts+0xc>
      return;
 80124c8:	bf00      	nop
 80124ca:	e000      	b.n	80124ce <sys_check_timeouts+0x72>
      return;
 80124cc:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80124ce:	3710      	adds	r7, #16
 80124d0:	46bd      	mov	sp, r7
 80124d2:	bd80      	pop	{r7, pc}
 80124d4:	20008a3d 	.word	0x20008a3d
 80124d8:	20008a90 	.word	0x20008a90
 80124dc:	20008a94 	.word	0x20008a94

080124e0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 80124e0:	b580      	push	{r7, lr}
 80124e2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80124e4:	f002 fdb6 	bl	8015054 <rand>
 80124e8:	4603      	mov	r3, r0
 80124ea:	b29b      	uxth	r3, r3
 80124ec:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80124f0:	b29b      	uxth	r3, r3
 80124f2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80124f6:	b29a      	uxth	r2, r3
 80124f8:	4b01      	ldr	r3, [pc, #4]	@ (8012500 <udp_init+0x20>)
 80124fa:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80124fc:	bf00      	nop
 80124fe:	bd80      	pop	{r7, pc}
 8012500:	20000314 	.word	0x20000314

08012504 <udp_new_port>:
 *
 * @return a new (free) local UDP port number
 */
static u16_t
udp_new_port(void)
{
 8012504:	b480      	push	{r7}
 8012506:	b083      	sub	sp, #12
 8012508:	af00      	add	r7, sp, #0
  u16_t n = 0;
 801250a:	2300      	movs	r3, #0
 801250c:	80fb      	strh	r3, [r7, #6]
  struct udp_pcb *pcb;

again:
  if (udp_port++ == UDP_LOCAL_PORT_RANGE_END) {
 801250e:	4b17      	ldr	r3, [pc, #92]	@ (801256c <udp_new_port+0x68>)
 8012510:	881b      	ldrh	r3, [r3, #0]
 8012512:	1c5a      	adds	r2, r3, #1
 8012514:	b291      	uxth	r1, r2
 8012516:	4a15      	ldr	r2, [pc, #84]	@ (801256c <udp_new_port+0x68>)
 8012518:	8011      	strh	r1, [r2, #0]
 801251a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801251e:	4293      	cmp	r3, r2
 8012520:	d103      	bne.n	801252a <udp_new_port+0x26>
    udp_port = UDP_LOCAL_PORT_RANGE_START;
 8012522:	4b12      	ldr	r3, [pc, #72]	@ (801256c <udp_new_port+0x68>)
 8012524:	f44f 4240 	mov.w	r2, #49152	@ 0xc000
 8012528:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCBs. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801252a:	4b11      	ldr	r3, [pc, #68]	@ (8012570 <udp_new_port+0x6c>)
 801252c:	681b      	ldr	r3, [r3, #0]
 801252e:	603b      	str	r3, [r7, #0]
 8012530:	e011      	b.n	8012556 <udp_new_port+0x52>
    if (pcb->local_port == udp_port) {
 8012532:	683b      	ldr	r3, [r7, #0]
 8012534:	8a5a      	ldrh	r2, [r3, #18]
 8012536:	4b0d      	ldr	r3, [pc, #52]	@ (801256c <udp_new_port+0x68>)
 8012538:	881b      	ldrh	r3, [r3, #0]
 801253a:	429a      	cmp	r2, r3
 801253c:	d108      	bne.n	8012550 <udp_new_port+0x4c>
      if (++n > (UDP_LOCAL_PORT_RANGE_END - UDP_LOCAL_PORT_RANGE_START)) {
 801253e:	88fb      	ldrh	r3, [r7, #6]
 8012540:	3301      	adds	r3, #1
 8012542:	80fb      	strh	r3, [r7, #6]
 8012544:	88fb      	ldrh	r3, [r7, #6]
 8012546:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 801254a:	d3e0      	bcc.n	801250e <udp_new_port+0xa>
        return 0;
 801254c:	2300      	movs	r3, #0
 801254e:	e007      	b.n	8012560 <udp_new_port+0x5c>
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012550:	683b      	ldr	r3, [r7, #0]
 8012552:	68db      	ldr	r3, [r3, #12]
 8012554:	603b      	str	r3, [r7, #0]
 8012556:	683b      	ldr	r3, [r7, #0]
 8012558:	2b00      	cmp	r3, #0
 801255a:	d1ea      	bne.n	8012532 <udp_new_port+0x2e>
      }
      goto again;
    }
  }
  return udp_port;
 801255c:	4b03      	ldr	r3, [pc, #12]	@ (801256c <udp_new_port+0x68>)
 801255e:	881b      	ldrh	r3, [r3, #0]
}
 8012560:	4618      	mov	r0, r3
 8012562:	370c      	adds	r7, #12
 8012564:	46bd      	mov	sp, r7
 8012566:	f85d 7b04 	ldr.w	r7, [sp], #4
 801256a:	4770      	bx	lr
 801256c:	20000314 	.word	0x20000314
 8012570:	20008a9c 	.word	0x20008a9c

08012574 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8012574:	b580      	push	{r7, lr}
 8012576:	b084      	sub	sp, #16
 8012578:	af00      	add	r7, sp, #0
 801257a:	60f8      	str	r0, [r7, #12]
 801257c:	60b9      	str	r1, [r7, #8]
 801257e:	4613      	mov	r3, r2
 8012580:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8012582:	68fb      	ldr	r3, [r7, #12]
 8012584:	2b00      	cmp	r3, #0
 8012586:	d105      	bne.n	8012594 <udp_input_local_match+0x20>
 8012588:	4b27      	ldr	r3, [pc, #156]	@ (8012628 <udp_input_local_match+0xb4>)
 801258a:	2287      	movs	r2, #135	@ 0x87
 801258c:	4927      	ldr	r1, [pc, #156]	@ (801262c <udp_input_local_match+0xb8>)
 801258e:	4828      	ldr	r0, [pc, #160]	@ (8012630 <udp_input_local_match+0xbc>)
 8012590:	f003 fab6 	bl	8015b00 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8012594:	68bb      	ldr	r3, [r7, #8]
 8012596:	2b00      	cmp	r3, #0
 8012598:	d105      	bne.n	80125a6 <udp_input_local_match+0x32>
 801259a:	4b23      	ldr	r3, [pc, #140]	@ (8012628 <udp_input_local_match+0xb4>)
 801259c:	2288      	movs	r2, #136	@ 0x88
 801259e:	4925      	ldr	r1, [pc, #148]	@ (8012634 <udp_input_local_match+0xc0>)
 80125a0:	4823      	ldr	r0, [pc, #140]	@ (8012630 <udp_input_local_match+0xbc>)
 80125a2:	f003 faad 	bl	8015b00 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80125a6:	68fb      	ldr	r3, [r7, #12]
 80125a8:	7a1b      	ldrb	r3, [r3, #8]
 80125aa:	2b00      	cmp	r3, #0
 80125ac:	d00b      	beq.n	80125c6 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80125ae:	68fb      	ldr	r3, [r7, #12]
 80125b0:	7a1a      	ldrb	r2, [r3, #8]
 80125b2:	4b21      	ldr	r3, [pc, #132]	@ (8012638 <udp_input_local_match+0xc4>)
 80125b4:	685b      	ldr	r3, [r3, #4]
 80125b6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80125ba:	3301      	adds	r3, #1
 80125bc:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80125be:	429a      	cmp	r2, r3
 80125c0:	d001      	beq.n	80125c6 <udp_input_local_match+0x52>
    return 0;
 80125c2:	2300      	movs	r3, #0
 80125c4:	e02b      	b.n	801261e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 80125c6:	79fb      	ldrb	r3, [r7, #7]
 80125c8:	2b00      	cmp	r3, #0
 80125ca:	d018      	beq.n	80125fe <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80125cc:	68fb      	ldr	r3, [r7, #12]
 80125ce:	2b00      	cmp	r3, #0
 80125d0:	d013      	beq.n	80125fa <udp_input_local_match+0x86>
 80125d2:	68fb      	ldr	r3, [r7, #12]
 80125d4:	681b      	ldr	r3, [r3, #0]
 80125d6:	2b00      	cmp	r3, #0
 80125d8:	d00f      	beq.n	80125fa <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80125da:	4b17      	ldr	r3, [pc, #92]	@ (8012638 <udp_input_local_match+0xc4>)
 80125dc:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80125de:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80125e2:	d00a      	beq.n	80125fa <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80125e4:	68fb      	ldr	r3, [r7, #12]
 80125e6:	681a      	ldr	r2, [r3, #0]
 80125e8:	4b13      	ldr	r3, [pc, #76]	@ (8012638 <udp_input_local_match+0xc4>)
 80125ea:	695b      	ldr	r3, [r3, #20]
 80125ec:	405a      	eors	r2, r3
 80125ee:	68bb      	ldr	r3, [r7, #8]
 80125f0:	3308      	adds	r3, #8
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80125f6:	2b00      	cmp	r3, #0
 80125f8:	d110      	bne.n	801261c <udp_input_local_match+0xa8>
          return 1;
 80125fa:	2301      	movs	r3, #1
 80125fc:	e00f      	b.n	801261e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80125fe:	68fb      	ldr	r3, [r7, #12]
 8012600:	2b00      	cmp	r3, #0
 8012602:	d009      	beq.n	8012618 <udp_input_local_match+0xa4>
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	681b      	ldr	r3, [r3, #0]
 8012608:	2b00      	cmp	r3, #0
 801260a:	d005      	beq.n	8012618 <udp_input_local_match+0xa4>
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	681a      	ldr	r2, [r3, #0]
 8012610:	4b09      	ldr	r3, [pc, #36]	@ (8012638 <udp_input_local_match+0xc4>)
 8012612:	695b      	ldr	r3, [r3, #20]
 8012614:	429a      	cmp	r2, r3
 8012616:	d101      	bne.n	801261c <udp_input_local_match+0xa8>
        return 1;
 8012618:	2301      	movs	r3, #1
 801261a:	e000      	b.n	801261e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801261c:	2300      	movs	r3, #0
}
 801261e:	4618      	mov	r0, r3
 8012620:	3710      	adds	r7, #16
 8012622:	46bd      	mov	sp, r7
 8012624:	bd80      	pop	{r7, pc}
 8012626:	bf00      	nop
 8012628:	0801a338 	.word	0x0801a338
 801262c:	0801a368 	.word	0x0801a368
 8012630:	0801a38c 	.word	0x0801a38c
 8012634:	0801a3b4 	.word	0x0801a3b4
 8012638:	20005b24 	.word	0x20005b24

0801263c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801263c:	b590      	push	{r4, r7, lr}
 801263e:	b08d      	sub	sp, #52	@ 0x34
 8012640:	af02      	add	r7, sp, #8
 8012642:	6078      	str	r0, [r7, #4]
 8012644:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8012646:	2300      	movs	r3, #0
 8012648:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	2b00      	cmp	r3, #0
 801264e:	d105      	bne.n	801265c <udp_input+0x20>
 8012650:	4b7c      	ldr	r3, [pc, #496]	@ (8012844 <udp_input+0x208>)
 8012652:	22cf      	movs	r2, #207	@ 0xcf
 8012654:	497c      	ldr	r1, [pc, #496]	@ (8012848 <udp_input+0x20c>)
 8012656:	487d      	ldr	r0, [pc, #500]	@ (801284c <udp_input+0x210>)
 8012658:	f003 fa52 	bl	8015b00 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801265c:	683b      	ldr	r3, [r7, #0]
 801265e:	2b00      	cmp	r3, #0
 8012660:	d105      	bne.n	801266e <udp_input+0x32>
 8012662:	4b78      	ldr	r3, [pc, #480]	@ (8012844 <udp_input+0x208>)
 8012664:	22d0      	movs	r2, #208	@ 0xd0
 8012666:	497a      	ldr	r1, [pc, #488]	@ (8012850 <udp_input+0x214>)
 8012668:	4878      	ldr	r0, [pc, #480]	@ (801284c <udp_input+0x210>)
 801266a:	f003 fa49 	bl	8015b00 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801266e:	687b      	ldr	r3, [r7, #4]
 8012670:	895b      	ldrh	r3, [r3, #10]
 8012672:	2b07      	cmp	r3, #7
 8012674:	d803      	bhi.n	801267e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8012676:	6878      	ldr	r0, [r7, #4]
 8012678:	f7fa fa02 	bl	800ca80 <pbuf_free>
    goto end;
 801267c:	e0de      	b.n	801283c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801267e:	687b      	ldr	r3, [r7, #4]
 8012680:	685b      	ldr	r3, [r3, #4]
 8012682:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8012684:	4b73      	ldr	r3, [pc, #460]	@ (8012854 <udp_input+0x218>)
 8012686:	695b      	ldr	r3, [r3, #20]
 8012688:	4a72      	ldr	r2, [pc, #456]	@ (8012854 <udp_input+0x218>)
 801268a:	6812      	ldr	r2, [r2, #0]
 801268c:	4611      	mov	r1, r2
 801268e:	4618      	mov	r0, r3
 8012690:	f001 fd8a 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 8012694:	4603      	mov	r3, r0
 8012696:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8012698:	697b      	ldr	r3, [r7, #20]
 801269a:	881b      	ldrh	r3, [r3, #0]
 801269c:	b29b      	uxth	r3, r3
 801269e:	4618      	mov	r0, r3
 80126a0:	f7f8 fe94 	bl	800b3cc <lwip_htons>
 80126a4:	4603      	mov	r3, r0
 80126a6:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 80126a8:	697b      	ldr	r3, [r7, #20]
 80126aa:	885b      	ldrh	r3, [r3, #2]
 80126ac:	b29b      	uxth	r3, r3
 80126ae:	4618      	mov	r0, r3
 80126b0:	f7f8 fe8c 	bl	800b3cc <lwip_htons>
 80126b4:	4603      	mov	r3, r0
 80126b6:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 80126b8:	2300      	movs	r3, #0
 80126ba:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 80126bc:	2300      	movs	r3, #0
 80126be:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 80126c0:	2300      	movs	r3, #0
 80126c2:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80126c4:	4b64      	ldr	r3, [pc, #400]	@ (8012858 <udp_input+0x21c>)
 80126c6:	681b      	ldr	r3, [r3, #0]
 80126c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80126ca:	e054      	b.n	8012776 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 80126cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126ce:	8a5b      	ldrh	r3, [r3, #18]
 80126d0:	89fa      	ldrh	r2, [r7, #14]
 80126d2:	429a      	cmp	r2, r3
 80126d4:	d14a      	bne.n	801276c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80126d6:	7cfb      	ldrb	r3, [r7, #19]
 80126d8:	461a      	mov	r2, r3
 80126da:	6839      	ldr	r1, [r7, #0]
 80126dc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80126de:	f7ff ff49 	bl	8012574 <udp_input_local_match>
 80126e2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80126e4:	2b00      	cmp	r3, #0
 80126e6:	d041      	beq.n	801276c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80126e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126ea:	7c1b      	ldrb	r3, [r3, #16]
 80126ec:	f003 0304 	and.w	r3, r3, #4
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d11d      	bne.n	8012730 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80126f4:	69fb      	ldr	r3, [r7, #28]
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d102      	bne.n	8012700 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80126fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80126fc:	61fb      	str	r3, [r7, #28]
 80126fe:	e017      	b.n	8012730 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 8012700:	7cfb      	ldrb	r3, [r7, #19]
 8012702:	2b00      	cmp	r3, #0
 8012704:	d014      	beq.n	8012730 <udp_input+0xf4>
 8012706:	4b53      	ldr	r3, [pc, #332]	@ (8012854 <udp_input+0x218>)
 8012708:	695b      	ldr	r3, [r3, #20]
 801270a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801270e:	d10f      	bne.n	8012730 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 8012710:	69fb      	ldr	r3, [r7, #28]
 8012712:	681a      	ldr	r2, [r3, #0]
 8012714:	683b      	ldr	r3, [r7, #0]
 8012716:	3304      	adds	r3, #4
 8012718:	681b      	ldr	r3, [r3, #0]
 801271a:	429a      	cmp	r2, r3
 801271c:	d008      	beq.n	8012730 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801271e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012720:	681a      	ldr	r2, [r3, #0]
 8012722:	683b      	ldr	r3, [r7, #0]
 8012724:	3304      	adds	r3, #4
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	429a      	cmp	r2, r3
 801272a:	d101      	bne.n	8012730 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801272c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801272e:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8012730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012732:	8a9b      	ldrh	r3, [r3, #20]
 8012734:	8a3a      	ldrh	r2, [r7, #16]
 8012736:	429a      	cmp	r2, r3
 8012738:	d118      	bne.n	801276c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801273a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801273c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801273e:	2b00      	cmp	r3, #0
 8012740:	d005      	beq.n	801274e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8012742:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012744:	685a      	ldr	r2, [r3, #4]
 8012746:	4b43      	ldr	r3, [pc, #268]	@ (8012854 <udp_input+0x218>)
 8012748:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801274a:	429a      	cmp	r2, r3
 801274c:	d10e      	bne.n	801276c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801274e:	6a3b      	ldr	r3, [r7, #32]
 8012750:	2b00      	cmp	r3, #0
 8012752:	d014      	beq.n	801277e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8012754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012756:	68da      	ldr	r2, [r3, #12]
 8012758:	6a3b      	ldr	r3, [r7, #32]
 801275a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801275c:	4b3e      	ldr	r3, [pc, #248]	@ (8012858 <udp_input+0x21c>)
 801275e:	681a      	ldr	r2, [r3, #0]
 8012760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012762:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8012764:	4a3c      	ldr	r2, [pc, #240]	@ (8012858 <udp_input+0x21c>)
 8012766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012768:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801276a:	e008      	b.n	801277e <udp_input+0x142>
      }
    }

    prev = pcb;
 801276c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801276e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012772:	68db      	ldr	r3, [r3, #12]
 8012774:	627b      	str	r3, [r7, #36]	@ 0x24
 8012776:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012778:	2b00      	cmp	r3, #0
 801277a:	d1a7      	bne.n	80126cc <udp_input+0x90>
 801277c:	e000      	b.n	8012780 <udp_input+0x144>
        break;
 801277e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8012780:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012782:	2b00      	cmp	r3, #0
 8012784:	d101      	bne.n	801278a <udp_input+0x14e>
    pcb = uncon_pcb;
 8012786:	69fb      	ldr	r3, [r7, #28]
 8012788:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801278a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801278c:	2b00      	cmp	r3, #0
 801278e:	d002      	beq.n	8012796 <udp_input+0x15a>
    for_us = 1;
 8012790:	2301      	movs	r3, #1
 8012792:	76fb      	strb	r3, [r7, #27]
 8012794:	e00a      	b.n	80127ac <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8012796:	683b      	ldr	r3, [r7, #0]
 8012798:	3304      	adds	r3, #4
 801279a:	681a      	ldr	r2, [r3, #0]
 801279c:	4b2d      	ldr	r3, [pc, #180]	@ (8012854 <udp_input+0x218>)
 801279e:	695b      	ldr	r3, [r3, #20]
 80127a0:	429a      	cmp	r2, r3
 80127a2:	bf0c      	ite	eq
 80127a4:	2301      	moveq	r3, #1
 80127a6:	2300      	movne	r3, #0
 80127a8:	b2db      	uxtb	r3, r3
 80127aa:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 80127ac:	7efb      	ldrb	r3, [r7, #27]
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d041      	beq.n	8012836 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 80127b2:	2108      	movs	r1, #8
 80127b4:	6878      	ldr	r0, [r7, #4]
 80127b6:	f7fa f8dd 	bl	800c974 <pbuf_remove_header>
 80127ba:	4603      	mov	r3, r0
 80127bc:	2b00      	cmp	r3, #0
 80127be:	d00a      	beq.n	80127d6 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 80127c0:	4b20      	ldr	r3, [pc, #128]	@ (8012844 <udp_input+0x208>)
 80127c2:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 80127c6:	4925      	ldr	r1, [pc, #148]	@ (801285c <udp_input+0x220>)
 80127c8:	4820      	ldr	r0, [pc, #128]	@ (801284c <udp_input+0x210>)
 80127ca:	f003 f999 	bl	8015b00 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 80127ce:	6878      	ldr	r0, [r7, #4]
 80127d0:	f7fa f956 	bl	800ca80 <pbuf_free>
      goto end;
 80127d4:	e032      	b.n	801283c <udp_input+0x200>
    }

    if (pcb != NULL) {
 80127d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d012      	beq.n	8012802 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80127dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127de:	699b      	ldr	r3, [r3, #24]
 80127e0:	2b00      	cmp	r3, #0
 80127e2:	d00a      	beq.n	80127fa <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80127e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127e6:	699c      	ldr	r4, [r3, #24]
 80127e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80127ea:	69d8      	ldr	r0, [r3, #28]
 80127ec:	8a3b      	ldrh	r3, [r7, #16]
 80127ee:	9300      	str	r3, [sp, #0]
 80127f0:	4b1b      	ldr	r3, [pc, #108]	@ (8012860 <udp_input+0x224>)
 80127f2:	687a      	ldr	r2, [r7, #4]
 80127f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80127f6:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80127f8:	e021      	b.n	801283e <udp_input+0x202>
        pbuf_free(p);
 80127fa:	6878      	ldr	r0, [r7, #4]
 80127fc:	f7fa f940 	bl	800ca80 <pbuf_free>
        goto end;
 8012800:	e01c      	b.n	801283c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8012802:	7cfb      	ldrb	r3, [r7, #19]
 8012804:	2b00      	cmp	r3, #0
 8012806:	d112      	bne.n	801282e <udp_input+0x1f2>
 8012808:	4b12      	ldr	r3, [pc, #72]	@ (8012854 <udp_input+0x218>)
 801280a:	695b      	ldr	r3, [r3, #20]
 801280c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012810:	2be0      	cmp	r3, #224	@ 0xe0
 8012812:	d00c      	beq.n	801282e <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8012814:	4b0f      	ldr	r3, [pc, #60]	@ (8012854 <udp_input+0x218>)
 8012816:	899b      	ldrh	r3, [r3, #12]
 8012818:	3308      	adds	r3, #8
 801281a:	b29b      	uxth	r3, r3
 801281c:	b21b      	sxth	r3, r3
 801281e:	4619      	mov	r1, r3
 8012820:	6878      	ldr	r0, [r7, #4]
 8012822:	f7fa f91a 	bl	800ca5a <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 8012826:	2103      	movs	r1, #3
 8012828:	6878      	ldr	r0, [r7, #4]
 801282a:	f001 f99d 	bl	8013b68 <icmp_dest_unreach>
      pbuf_free(p);
 801282e:	6878      	ldr	r0, [r7, #4]
 8012830:	f7fa f926 	bl	800ca80 <pbuf_free>
  return;
 8012834:	e003      	b.n	801283e <udp_input+0x202>
    pbuf_free(p);
 8012836:	6878      	ldr	r0, [r7, #4]
 8012838:	f7fa f922 	bl	800ca80 <pbuf_free>
  return;
 801283c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801283e:	372c      	adds	r7, #44	@ 0x2c
 8012840:	46bd      	mov	sp, r7
 8012842:	bd90      	pop	{r4, r7, pc}
 8012844:	0801a338 	.word	0x0801a338
 8012848:	0801a3dc 	.word	0x0801a3dc
 801284c:	0801a38c 	.word	0x0801a38c
 8012850:	0801a3f4 	.word	0x0801a3f4
 8012854:	20005b24 	.word	0x20005b24
 8012858:	20008a9c 	.word	0x20008a9c
 801285c:	0801a410 	.word	0x0801a410
 8012860:	20005b34 	.word	0x20005b34

08012864 <udp_bind>:
 *
 * @see udp_disconnect()
 */
err_t
udp_bind(struct udp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8012864:	b580      	push	{r7, lr}
 8012866:	b086      	sub	sp, #24
 8012868:	af00      	add	r7, sp, #0
 801286a:	60f8      	str	r0, [r7, #12]
 801286c:	60b9      	str	r1, [r7, #8]
 801286e:	4613      	mov	r3, r2
 8012870:	80fb      	strh	r3, [r7, #6]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8012872:	68bb      	ldr	r3, [r7, #8]
 8012874:	2b00      	cmp	r3, #0
 8012876:	d101      	bne.n	801287c <udp_bind+0x18>
    ipaddr = IP4_ADDR_ANY;
 8012878:	4b39      	ldr	r3, [pc, #228]	@ (8012960 <udp_bind+0xfc>)
 801287a:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("udp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("udp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d109      	bne.n	8012896 <udp_bind+0x32>
 8012882:	4b38      	ldr	r3, [pc, #224]	@ (8012964 <udp_bind+0x100>)
 8012884:	f240 32b7 	movw	r2, #951	@ 0x3b7
 8012888:	4937      	ldr	r1, [pc, #220]	@ (8012968 <udp_bind+0x104>)
 801288a:	4838      	ldr	r0, [pc, #224]	@ (801296c <udp_bind+0x108>)
 801288c:	f003 f938 	bl	8015b00 <iprintf>
 8012890:	f06f 030f 	mvn.w	r3, #15
 8012894:	e060      	b.n	8012958 <udp_bind+0xf4>

  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, ("udp_bind(ipaddr = "));
  ip_addr_debug_print(UDP_DEBUG | LWIP_DBG_TRACE, ipaddr);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE, (", port = %"U16_F")\n", port));

  rebind = 0;
 8012896:	2300      	movs	r3, #0
 8012898:	74fb      	strb	r3, [r7, #19]
  /* Check for double bind and rebind of the same pcb */
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801289a:	4b35      	ldr	r3, [pc, #212]	@ (8012970 <udp_bind+0x10c>)
 801289c:	681b      	ldr	r3, [r3, #0]
 801289e:	617b      	str	r3, [r7, #20]
 80128a0:	e009      	b.n	80128b6 <udp_bind+0x52>
    /* is this UDP PCB already on active list? */
    if (pcb == ipcb) {
 80128a2:	68fa      	ldr	r2, [r7, #12]
 80128a4:	697b      	ldr	r3, [r7, #20]
 80128a6:	429a      	cmp	r2, r3
 80128a8:	d102      	bne.n	80128b0 <udp_bind+0x4c>
      rebind = 1;
 80128aa:	2301      	movs	r3, #1
 80128ac:	74fb      	strb	r3, [r7, #19]
      break;
 80128ae:	e005      	b.n	80128bc <udp_bind+0x58>
  for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80128b0:	697b      	ldr	r3, [r7, #20]
 80128b2:	68db      	ldr	r3, [r3, #12]
 80128b4:	617b      	str	r3, [r7, #20]
 80128b6:	697b      	ldr	r3, [r7, #20]
 80128b8:	2b00      	cmp	r3, #0
 80128ba:	d1f2      	bne.n	80128a2 <udp_bind+0x3e>
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  /* no port specified? */
  if (port == 0) {
 80128bc:	88fb      	ldrh	r3, [r7, #6]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d109      	bne.n	80128d6 <udp_bind+0x72>
    port = udp_new_port();
 80128c2:	f7ff fe1f 	bl	8012504 <udp_new_port>
 80128c6:	4603      	mov	r3, r0
 80128c8:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80128ca:	88fb      	ldrh	r3, [r7, #6]
 80128cc:	2b00      	cmp	r3, #0
 80128ce:	d12c      	bne.n	801292a <udp_bind+0xc6>
      /* no more ports available in local range */
      LWIP_DEBUGF(UDP_DEBUG, ("udp_bind: out of free UDP ports\n"));
      return ERR_USE;
 80128d0:	f06f 0307 	mvn.w	r3, #7
 80128d4:	e040      	b.n	8012958 <udp_bind+0xf4>
    }
  } else {
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 80128d6:	4b26      	ldr	r3, [pc, #152]	@ (8012970 <udp_bind+0x10c>)
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	617b      	str	r3, [r7, #20]
 80128dc:	e022      	b.n	8012924 <udp_bind+0xc0>
      if (pcb != ipcb) {
 80128de:	68fa      	ldr	r2, [r7, #12]
 80128e0:	697b      	ldr	r3, [r7, #20]
 80128e2:	429a      	cmp	r2, r3
 80128e4:	d01b      	beq.n	801291e <udp_bind+0xba>
        if (!ip_get_option(pcb, SOF_REUSEADDR) ||
            !ip_get_option(ipcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
        {
          /* port matches that of PCB in list and REUSEADDR not set -> reject */
          if ((ipcb->local_port == port) &&
 80128e6:	697b      	ldr	r3, [r7, #20]
 80128e8:	8a5b      	ldrh	r3, [r3, #18]
 80128ea:	88fa      	ldrh	r2, [r7, #6]
 80128ec:	429a      	cmp	r2, r3
 80128ee:	d116      	bne.n	801291e <udp_bind+0xba>
              /* IP address matches or any IP used? */
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80128f0:	697b      	ldr	r3, [r7, #20]
 80128f2:	681a      	ldr	r2, [r3, #0]
 80128f4:	68bb      	ldr	r3, [r7, #8]
 80128f6:	681b      	ldr	r3, [r3, #0]
          if ((ipcb->local_port == port) &&
 80128f8:	429a      	cmp	r2, r3
 80128fa:	d00d      	beq.n	8012918 <udp_bind+0xb4>
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 80128fc:	68bb      	ldr	r3, [r7, #8]
 80128fe:	2b00      	cmp	r3, #0
 8012900:	d00a      	beq.n	8012918 <udp_bind+0xb4>
 8012902:	68bb      	ldr	r3, [r7, #8]
 8012904:	681b      	ldr	r3, [r3, #0]
 8012906:	2b00      	cmp	r3, #0
 8012908:	d006      	beq.n	8012918 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 801290a:	697b      	ldr	r3, [r7, #20]
              (ip_addr_cmp(&ipcb->local_ip, ipaddr) || ip_addr_isany(ipaddr) ||
 801290c:	2b00      	cmp	r3, #0
 801290e:	d003      	beq.n	8012918 <udp_bind+0xb4>
              ip_addr_isany(&ipcb->local_ip))) {
 8012910:	697b      	ldr	r3, [r7, #20]
 8012912:	681b      	ldr	r3, [r3, #0]
 8012914:	2b00      	cmp	r3, #0
 8012916:	d102      	bne.n	801291e <udp_bind+0xba>
            /* other PCB already binds to this local IP and port */
            LWIP_DEBUGF(UDP_DEBUG,
                        ("udp_bind: local port %"U16_F" already bound by another pcb\n", port));
            return ERR_USE;
 8012918:	f06f 0307 	mvn.w	r3, #7
 801291c:	e01c      	b.n	8012958 <udp_bind+0xf4>
    for (ipcb = udp_pcbs; ipcb != NULL; ipcb = ipcb->next) {
 801291e:	697b      	ldr	r3, [r7, #20]
 8012920:	68db      	ldr	r3, [r3, #12]
 8012922:	617b      	str	r3, [r7, #20]
 8012924:	697b      	ldr	r3, [r7, #20]
 8012926:	2b00      	cmp	r3, #0
 8012928:	d1d9      	bne.n	80128de <udp_bind+0x7a>
        }
      }
    }
  }

  ip_addr_set_ipaddr(&pcb->local_ip, ipaddr);
 801292a:	68bb      	ldr	r3, [r7, #8]
 801292c:	2b00      	cmp	r3, #0
 801292e:	d002      	beq.n	8012936 <udp_bind+0xd2>
 8012930:	68bb      	ldr	r3, [r7, #8]
 8012932:	681b      	ldr	r3, [r3, #0]
 8012934:	e000      	b.n	8012938 <udp_bind+0xd4>
 8012936:	2300      	movs	r3, #0
 8012938:	68fa      	ldr	r2, [r7, #12]
 801293a:	6013      	str	r3, [r2, #0]

  pcb->local_port = port;
 801293c:	68fb      	ldr	r3, [r7, #12]
 801293e:	88fa      	ldrh	r2, [r7, #6]
 8012940:	825a      	strh	r2, [r3, #18]
  mib2_udp_bind(pcb);
  /* pcb not active yet? */
  if (rebind == 0) {
 8012942:	7cfb      	ldrb	r3, [r7, #19]
 8012944:	2b00      	cmp	r3, #0
 8012946:	d106      	bne.n	8012956 <udp_bind+0xf2>
    /* place the PCB on the active list if not already there */
    pcb->next = udp_pcbs;
 8012948:	4b09      	ldr	r3, [pc, #36]	@ (8012970 <udp_bind+0x10c>)
 801294a:	681a      	ldr	r2, [r3, #0]
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	60da      	str	r2, [r3, #12]
    udp_pcbs = pcb;
 8012950:	4a07      	ldr	r2, [pc, #28]	@ (8012970 <udp_bind+0x10c>)
 8012952:	68fb      	ldr	r3, [r7, #12]
 8012954:	6013      	str	r3, [r2, #0]
  }
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, ("udp_bind: bound to "));
  ip_addr_debug_print_val(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, pcb->local_ip);
  LWIP_DEBUGF(UDP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_STATE, (", port %"U16_F")\n", pcb->local_port));
  return ERR_OK;
 8012956:	2300      	movs	r3, #0
}
 8012958:	4618      	mov	r0, r3
 801295a:	3718      	adds	r7, #24
 801295c:	46bd      	mov	sp, r7
 801295e:	bd80      	pop	{r7, pc}
 8012960:	0801ae9c 	.word	0x0801ae9c
 8012964:	0801a338 	.word	0x0801a338
 8012968:	0801a600 	.word	0x0801a600
 801296c:	0801a38c 	.word	0x0801a38c
 8012970:	20008a9c 	.word	0x20008a9c

08012974 <udp_recv>:
 * @param recv function pointer of the callback function
 * @param recv_arg additional argument to pass to the callback function
 */
void
udp_recv(struct udp_pcb *pcb, udp_recv_fn recv, void *recv_arg)
{
 8012974:	b580      	push	{r7, lr}
 8012976:	b084      	sub	sp, #16
 8012978:	af00      	add	r7, sp, #0
 801297a:	60f8      	str	r0, [r7, #12]
 801297c:	60b9      	str	r1, [r7, #8]
 801297e:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_recv: invalid pcb", pcb != NULL, return);
 8012980:	68fb      	ldr	r3, [r7, #12]
 8012982:	2b00      	cmp	r3, #0
 8012984:	d107      	bne.n	8012996 <udp_recv+0x22>
 8012986:	4b08      	ldr	r3, [pc, #32]	@ (80129a8 <udp_recv+0x34>)
 8012988:	f240 428a 	movw	r2, #1162	@ 0x48a
 801298c:	4907      	ldr	r1, [pc, #28]	@ (80129ac <udp_recv+0x38>)
 801298e:	4808      	ldr	r0, [pc, #32]	@ (80129b0 <udp_recv+0x3c>)
 8012990:	f003 f8b6 	bl	8015b00 <iprintf>
 8012994:	e005      	b.n	80129a2 <udp_recv+0x2e>

  /* remember recv() callback and user data */
  pcb->recv = recv;
 8012996:	68fb      	ldr	r3, [r7, #12]
 8012998:	68ba      	ldr	r2, [r7, #8]
 801299a:	619a      	str	r2, [r3, #24]
  pcb->recv_arg = recv_arg;
 801299c:	68fb      	ldr	r3, [r7, #12]
 801299e:	687a      	ldr	r2, [r7, #4]
 80129a0:	61da      	str	r2, [r3, #28]
}
 80129a2:	3710      	adds	r7, #16
 80129a4:	46bd      	mov	sp, r7
 80129a6:	bd80      	pop	{r7, pc}
 80129a8:	0801a338 	.word	0x0801a338
 80129ac:	0801a66c 	.word	0x0801a66c
 80129b0:	0801a38c 	.word	0x0801a38c

080129b4 <udp_remove>:
 *
 * @see udp_new()
 */
void
udp_remove(struct udp_pcb *pcb)
{
 80129b4:	b580      	push	{r7, lr}
 80129b6:	b084      	sub	sp, #16
 80129b8:	af00      	add	r7, sp, #0
 80129ba:	6078      	str	r0, [r7, #4]
  struct udp_pcb *pcb2;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("udp_remove: invalid pcb", pcb != NULL, return);
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d107      	bne.n	80129d2 <udp_remove+0x1e>
 80129c2:	4b19      	ldr	r3, [pc, #100]	@ (8012a28 <udp_remove+0x74>)
 80129c4:	f240 42a1 	movw	r2, #1185	@ 0x4a1
 80129c8:	4918      	ldr	r1, [pc, #96]	@ (8012a2c <udp_remove+0x78>)
 80129ca:	4819      	ldr	r0, [pc, #100]	@ (8012a30 <udp_remove+0x7c>)
 80129cc:	f003 f898 	bl	8015b00 <iprintf>
 80129d0:	e026      	b.n	8012a20 <udp_remove+0x6c>

  mib2_udp_unbind(pcb);
  /* pcb to be removed is first in list? */
  if (udp_pcbs == pcb) {
 80129d2:	4b18      	ldr	r3, [pc, #96]	@ (8012a34 <udp_remove+0x80>)
 80129d4:	681b      	ldr	r3, [r3, #0]
 80129d6:	687a      	ldr	r2, [r7, #4]
 80129d8:	429a      	cmp	r2, r3
 80129da:	d105      	bne.n	80129e8 <udp_remove+0x34>
    /* make list start at 2nd pcb */
    udp_pcbs = udp_pcbs->next;
 80129dc:	4b15      	ldr	r3, [pc, #84]	@ (8012a34 <udp_remove+0x80>)
 80129de:	681b      	ldr	r3, [r3, #0]
 80129e0:	68db      	ldr	r3, [r3, #12]
 80129e2:	4a14      	ldr	r2, [pc, #80]	@ (8012a34 <udp_remove+0x80>)
 80129e4:	6013      	str	r3, [r2, #0]
 80129e6:	e017      	b.n	8012a18 <udp_remove+0x64>
    /* pcb not 1st in list */
  } else {
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 80129e8:	4b12      	ldr	r3, [pc, #72]	@ (8012a34 <udp_remove+0x80>)
 80129ea:	681b      	ldr	r3, [r3, #0]
 80129ec:	60fb      	str	r3, [r7, #12]
 80129ee:	e010      	b.n	8012a12 <udp_remove+0x5e>
      /* find pcb in udp_pcbs list */
      if (pcb2->next != NULL && pcb2->next == pcb) {
 80129f0:	68fb      	ldr	r3, [r7, #12]
 80129f2:	68db      	ldr	r3, [r3, #12]
 80129f4:	2b00      	cmp	r3, #0
 80129f6:	d009      	beq.n	8012a0c <udp_remove+0x58>
 80129f8:	68fb      	ldr	r3, [r7, #12]
 80129fa:	68db      	ldr	r3, [r3, #12]
 80129fc:	687a      	ldr	r2, [r7, #4]
 80129fe:	429a      	cmp	r2, r3
 8012a00:	d104      	bne.n	8012a0c <udp_remove+0x58>
        /* remove pcb from list */
        pcb2->next = pcb->next;
 8012a02:	687b      	ldr	r3, [r7, #4]
 8012a04:	68da      	ldr	r2, [r3, #12]
 8012a06:	68fb      	ldr	r3, [r7, #12]
 8012a08:	60da      	str	r2, [r3, #12]
        break;
 8012a0a:	e005      	b.n	8012a18 <udp_remove+0x64>
    for (pcb2 = udp_pcbs; pcb2 != NULL; pcb2 = pcb2->next) {
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	68db      	ldr	r3, [r3, #12]
 8012a10:	60fb      	str	r3, [r7, #12]
 8012a12:	68fb      	ldr	r3, [r7, #12]
 8012a14:	2b00      	cmp	r3, #0
 8012a16:	d1eb      	bne.n	80129f0 <udp_remove+0x3c>
      }
    }
  }
  memp_free(MEMP_UDP_PCB, pcb);
 8012a18:	6879      	ldr	r1, [r7, #4]
 8012a1a:	2000      	movs	r0, #0
 8012a1c:	f7f9 f9ba 	bl	800bd94 <memp_free>
}
 8012a20:	3710      	adds	r7, #16
 8012a22:	46bd      	mov	sp, r7
 8012a24:	bd80      	pop	{r7, pc}
 8012a26:	bf00      	nop
 8012a28:	0801a338 	.word	0x0801a338
 8012a2c:	0801a684 	.word	0x0801a684
 8012a30:	0801a38c 	.word	0x0801a38c
 8012a34:	20008a9c 	.word	0x20008a9c

08012a38 <udp_new>:
 *
 * @see udp_remove()
 */
struct udp_pcb *
udp_new(void)
{
 8012a38:	b580      	push	{r7, lr}
 8012a3a:	b082      	sub	sp, #8
 8012a3c:	af00      	add	r7, sp, #0
  struct udp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct udp_pcb *)memp_malloc(MEMP_UDP_PCB);
 8012a3e:	2000      	movs	r0, #0
 8012a40:	f7f9 f938 	bl	800bcb4 <memp_malloc>
 8012a44:	6078      	str	r0, [r7, #4]
  /* could allocate UDP PCB? */
  if (pcb != NULL) {
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d007      	beq.n	8012a5c <udp_new+0x24>
    /* UDP Lite: by initializing to all zeroes, chksum_len is set to 0
     * which means checksum is generated over the whole datagram per default
     * (recommended as default by RFC 3828). */
    /* initialize PCB to all zeroes */
    memset(pcb, 0, sizeof(struct udp_pcb));
 8012a4c:	2220      	movs	r2, #32
 8012a4e:	2100      	movs	r1, #0
 8012a50:	6878      	ldr	r0, [r7, #4]
 8012a52:	f003 f9ad 	bl	8015db0 <memset>
    pcb->ttl = UDP_TTL;
 8012a56:	687b      	ldr	r3, [r7, #4]
 8012a58:	22ff      	movs	r2, #255	@ 0xff
 8012a5a:	72da      	strb	r2, [r3, #11]
#if LWIP_MULTICAST_TX_OPTIONS
    udp_set_multicast_ttl(pcb, UDP_TTL);
#endif /* LWIP_MULTICAST_TX_OPTIONS */
  }
  return pcb;
 8012a5c:	687b      	ldr	r3, [r7, #4]
}
 8012a5e:	4618      	mov	r0, r3
 8012a60:	3708      	adds	r7, #8
 8012a62:	46bd      	mov	sp, r7
 8012a64:	bd80      	pop	{r7, pc}
	...

08012a68 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012a68:	b480      	push	{r7}
 8012a6a:	b085      	sub	sp, #20
 8012a6c:	af00      	add	r7, sp, #0
 8012a6e:	6078      	str	r0, [r7, #4]
 8012a70:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 8012a72:	687b      	ldr	r3, [r7, #4]
 8012a74:	2b00      	cmp	r3, #0
 8012a76:	d01e      	beq.n	8012ab6 <udp_netif_ip_addr_changed+0x4e>
 8012a78:	687b      	ldr	r3, [r7, #4]
 8012a7a:	681b      	ldr	r3, [r3, #0]
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d01a      	beq.n	8012ab6 <udp_netif_ip_addr_changed+0x4e>
 8012a80:	683b      	ldr	r3, [r7, #0]
 8012a82:	2b00      	cmp	r3, #0
 8012a84:	d017      	beq.n	8012ab6 <udp_netif_ip_addr_changed+0x4e>
 8012a86:	683b      	ldr	r3, [r7, #0]
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	2b00      	cmp	r3, #0
 8012a8c:	d013      	beq.n	8012ab6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012a8e:	4b0d      	ldr	r3, [pc, #52]	@ (8012ac4 <udp_netif_ip_addr_changed+0x5c>)
 8012a90:	681b      	ldr	r3, [r3, #0]
 8012a92:	60fb      	str	r3, [r7, #12]
 8012a94:	e00c      	b.n	8012ab0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8012a96:	68fb      	ldr	r3, [r7, #12]
 8012a98:	681a      	ldr	r2, [r3, #0]
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	429a      	cmp	r2, r3
 8012aa0:	d103      	bne.n	8012aaa <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 8012aa2:	683b      	ldr	r3, [r7, #0]
 8012aa4:	681a      	ldr	r2, [r3, #0]
 8012aa6:	68fb      	ldr	r3, [r7, #12]
 8012aa8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	68db      	ldr	r3, [r3, #12]
 8012aae:	60fb      	str	r3, [r7, #12]
 8012ab0:	68fb      	ldr	r3, [r7, #12]
 8012ab2:	2b00      	cmp	r3, #0
 8012ab4:	d1ef      	bne.n	8012a96 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8012ab6:	bf00      	nop
 8012ab8:	3714      	adds	r7, #20
 8012aba:	46bd      	mov	sp, r7
 8012abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ac0:	4770      	bx	lr
 8012ac2:	bf00      	nop
 8012ac4:	20008a9c 	.word	0x20008a9c

08012ac8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8012ac8:	b580      	push	{r7, lr}
 8012aca:	b082      	sub	sp, #8
 8012acc:	af00      	add	r7, sp, #0
 8012ace:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8012ad0:	4915      	ldr	r1, [pc, #84]	@ (8012b28 <etharp_free_entry+0x60>)
 8012ad2:	687a      	ldr	r2, [r7, #4]
 8012ad4:	4613      	mov	r3, r2
 8012ad6:	005b      	lsls	r3, r3, #1
 8012ad8:	4413      	add	r3, r2
 8012ada:	00db      	lsls	r3, r3, #3
 8012adc:	440b      	add	r3, r1
 8012ade:	681b      	ldr	r3, [r3, #0]
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d013      	beq.n	8012b0c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8012ae4:	4910      	ldr	r1, [pc, #64]	@ (8012b28 <etharp_free_entry+0x60>)
 8012ae6:	687a      	ldr	r2, [r7, #4]
 8012ae8:	4613      	mov	r3, r2
 8012aea:	005b      	lsls	r3, r3, #1
 8012aec:	4413      	add	r3, r2
 8012aee:	00db      	lsls	r3, r3, #3
 8012af0:	440b      	add	r3, r1
 8012af2:	681b      	ldr	r3, [r3, #0]
 8012af4:	4618      	mov	r0, r3
 8012af6:	f7f9 ffc3 	bl	800ca80 <pbuf_free>
    arp_table[i].q = NULL;
 8012afa:	490b      	ldr	r1, [pc, #44]	@ (8012b28 <etharp_free_entry+0x60>)
 8012afc:	687a      	ldr	r2, [r7, #4]
 8012afe:	4613      	mov	r3, r2
 8012b00:	005b      	lsls	r3, r3, #1
 8012b02:	4413      	add	r3, r2
 8012b04:	00db      	lsls	r3, r3, #3
 8012b06:	440b      	add	r3, r1
 8012b08:	2200      	movs	r2, #0
 8012b0a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8012b0c:	4906      	ldr	r1, [pc, #24]	@ (8012b28 <etharp_free_entry+0x60>)
 8012b0e:	687a      	ldr	r2, [r7, #4]
 8012b10:	4613      	mov	r3, r2
 8012b12:	005b      	lsls	r3, r3, #1
 8012b14:	4413      	add	r3, r2
 8012b16:	00db      	lsls	r3, r3, #3
 8012b18:	440b      	add	r3, r1
 8012b1a:	3314      	adds	r3, #20
 8012b1c:	2200      	movs	r2, #0
 8012b1e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8012b20:	bf00      	nop
 8012b22:	3708      	adds	r7, #8
 8012b24:	46bd      	mov	sp, r7
 8012b26:	bd80      	pop	{r7, pc}
 8012b28:	20008aa0 	.word	0x20008aa0

08012b2c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8012b2c:	b580      	push	{r7, lr}
 8012b2e:	b082      	sub	sp, #8
 8012b30:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012b32:	2300      	movs	r3, #0
 8012b34:	607b      	str	r3, [r7, #4]
 8012b36:	e096      	b.n	8012c66 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8012b38:	494f      	ldr	r1, [pc, #316]	@ (8012c78 <etharp_tmr+0x14c>)
 8012b3a:	687a      	ldr	r2, [r7, #4]
 8012b3c:	4613      	mov	r3, r2
 8012b3e:	005b      	lsls	r3, r3, #1
 8012b40:	4413      	add	r3, r2
 8012b42:	00db      	lsls	r3, r3, #3
 8012b44:	440b      	add	r3, r1
 8012b46:	3314      	adds	r3, #20
 8012b48:	781b      	ldrb	r3, [r3, #0]
 8012b4a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8012b4c:	78fb      	ldrb	r3, [r7, #3]
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	f000 8086 	beq.w	8012c60 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8012b54:	4948      	ldr	r1, [pc, #288]	@ (8012c78 <etharp_tmr+0x14c>)
 8012b56:	687a      	ldr	r2, [r7, #4]
 8012b58:	4613      	mov	r3, r2
 8012b5a:	005b      	lsls	r3, r3, #1
 8012b5c:	4413      	add	r3, r2
 8012b5e:	00db      	lsls	r3, r3, #3
 8012b60:	440b      	add	r3, r1
 8012b62:	3312      	adds	r3, #18
 8012b64:	881b      	ldrh	r3, [r3, #0]
 8012b66:	3301      	adds	r3, #1
 8012b68:	b298      	uxth	r0, r3
 8012b6a:	4943      	ldr	r1, [pc, #268]	@ (8012c78 <etharp_tmr+0x14c>)
 8012b6c:	687a      	ldr	r2, [r7, #4]
 8012b6e:	4613      	mov	r3, r2
 8012b70:	005b      	lsls	r3, r3, #1
 8012b72:	4413      	add	r3, r2
 8012b74:	00db      	lsls	r3, r3, #3
 8012b76:	440b      	add	r3, r1
 8012b78:	3312      	adds	r3, #18
 8012b7a:	4602      	mov	r2, r0
 8012b7c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012b7e:	493e      	ldr	r1, [pc, #248]	@ (8012c78 <etharp_tmr+0x14c>)
 8012b80:	687a      	ldr	r2, [r7, #4]
 8012b82:	4613      	mov	r3, r2
 8012b84:	005b      	lsls	r3, r3, #1
 8012b86:	4413      	add	r3, r2
 8012b88:	00db      	lsls	r3, r3, #3
 8012b8a:	440b      	add	r3, r1
 8012b8c:	3312      	adds	r3, #18
 8012b8e:	881b      	ldrh	r3, [r3, #0]
 8012b90:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8012b94:	d215      	bcs.n	8012bc2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012b96:	4938      	ldr	r1, [pc, #224]	@ (8012c78 <etharp_tmr+0x14c>)
 8012b98:	687a      	ldr	r2, [r7, #4]
 8012b9a:	4613      	mov	r3, r2
 8012b9c:	005b      	lsls	r3, r3, #1
 8012b9e:	4413      	add	r3, r2
 8012ba0:	00db      	lsls	r3, r3, #3
 8012ba2:	440b      	add	r3, r1
 8012ba4:	3314      	adds	r3, #20
 8012ba6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012ba8:	2b01      	cmp	r3, #1
 8012baa:	d10e      	bne.n	8012bca <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012bac:	4932      	ldr	r1, [pc, #200]	@ (8012c78 <etharp_tmr+0x14c>)
 8012bae:	687a      	ldr	r2, [r7, #4]
 8012bb0:	4613      	mov	r3, r2
 8012bb2:	005b      	lsls	r3, r3, #1
 8012bb4:	4413      	add	r3, r2
 8012bb6:	00db      	lsls	r3, r3, #3
 8012bb8:	440b      	add	r3, r1
 8012bba:	3312      	adds	r3, #18
 8012bbc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012bbe:	2b04      	cmp	r3, #4
 8012bc0:	d903      	bls.n	8012bca <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8012bc2:	6878      	ldr	r0, [r7, #4]
 8012bc4:	f7ff ff80 	bl	8012ac8 <etharp_free_entry>
 8012bc8:	e04a      	b.n	8012c60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8012bca:	492b      	ldr	r1, [pc, #172]	@ (8012c78 <etharp_tmr+0x14c>)
 8012bcc:	687a      	ldr	r2, [r7, #4]
 8012bce:	4613      	mov	r3, r2
 8012bd0:	005b      	lsls	r3, r3, #1
 8012bd2:	4413      	add	r3, r2
 8012bd4:	00db      	lsls	r3, r3, #3
 8012bd6:	440b      	add	r3, r1
 8012bd8:	3314      	adds	r3, #20
 8012bda:	781b      	ldrb	r3, [r3, #0]
 8012bdc:	2b03      	cmp	r3, #3
 8012bde:	d10a      	bne.n	8012bf6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012be0:	4925      	ldr	r1, [pc, #148]	@ (8012c78 <etharp_tmr+0x14c>)
 8012be2:	687a      	ldr	r2, [r7, #4]
 8012be4:	4613      	mov	r3, r2
 8012be6:	005b      	lsls	r3, r3, #1
 8012be8:	4413      	add	r3, r2
 8012bea:	00db      	lsls	r3, r3, #3
 8012bec:	440b      	add	r3, r1
 8012bee:	3314      	adds	r3, #20
 8012bf0:	2204      	movs	r2, #4
 8012bf2:	701a      	strb	r2, [r3, #0]
 8012bf4:	e034      	b.n	8012c60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8012bf6:	4920      	ldr	r1, [pc, #128]	@ (8012c78 <etharp_tmr+0x14c>)
 8012bf8:	687a      	ldr	r2, [r7, #4]
 8012bfa:	4613      	mov	r3, r2
 8012bfc:	005b      	lsls	r3, r3, #1
 8012bfe:	4413      	add	r3, r2
 8012c00:	00db      	lsls	r3, r3, #3
 8012c02:	440b      	add	r3, r1
 8012c04:	3314      	adds	r3, #20
 8012c06:	781b      	ldrb	r3, [r3, #0]
 8012c08:	2b04      	cmp	r3, #4
 8012c0a:	d10a      	bne.n	8012c22 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012c0c:	491a      	ldr	r1, [pc, #104]	@ (8012c78 <etharp_tmr+0x14c>)
 8012c0e:	687a      	ldr	r2, [r7, #4]
 8012c10:	4613      	mov	r3, r2
 8012c12:	005b      	lsls	r3, r3, #1
 8012c14:	4413      	add	r3, r2
 8012c16:	00db      	lsls	r3, r3, #3
 8012c18:	440b      	add	r3, r1
 8012c1a:	3314      	adds	r3, #20
 8012c1c:	2202      	movs	r2, #2
 8012c1e:	701a      	strb	r2, [r3, #0]
 8012c20:	e01e      	b.n	8012c60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012c22:	4915      	ldr	r1, [pc, #84]	@ (8012c78 <etharp_tmr+0x14c>)
 8012c24:	687a      	ldr	r2, [r7, #4]
 8012c26:	4613      	mov	r3, r2
 8012c28:	005b      	lsls	r3, r3, #1
 8012c2a:	4413      	add	r3, r2
 8012c2c:	00db      	lsls	r3, r3, #3
 8012c2e:	440b      	add	r3, r1
 8012c30:	3314      	adds	r3, #20
 8012c32:	781b      	ldrb	r3, [r3, #0]
 8012c34:	2b01      	cmp	r3, #1
 8012c36:	d113      	bne.n	8012c60 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8012c38:	490f      	ldr	r1, [pc, #60]	@ (8012c78 <etharp_tmr+0x14c>)
 8012c3a:	687a      	ldr	r2, [r7, #4]
 8012c3c:	4613      	mov	r3, r2
 8012c3e:	005b      	lsls	r3, r3, #1
 8012c40:	4413      	add	r3, r2
 8012c42:	00db      	lsls	r3, r3, #3
 8012c44:	440b      	add	r3, r1
 8012c46:	3308      	adds	r3, #8
 8012c48:	6818      	ldr	r0, [r3, #0]
 8012c4a:	687a      	ldr	r2, [r7, #4]
 8012c4c:	4613      	mov	r3, r2
 8012c4e:	005b      	lsls	r3, r3, #1
 8012c50:	4413      	add	r3, r2
 8012c52:	00db      	lsls	r3, r3, #3
 8012c54:	4a08      	ldr	r2, [pc, #32]	@ (8012c78 <etharp_tmr+0x14c>)
 8012c56:	4413      	add	r3, r2
 8012c58:	3304      	adds	r3, #4
 8012c5a:	4619      	mov	r1, r3
 8012c5c:	f000 fe6e 	bl	801393c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	3301      	adds	r3, #1
 8012c64:	607b      	str	r3, [r7, #4]
 8012c66:	687b      	ldr	r3, [r7, #4]
 8012c68:	2b09      	cmp	r3, #9
 8012c6a:	f77f af65 	ble.w	8012b38 <etharp_tmr+0xc>
      }
    }
  }
}
 8012c6e:	bf00      	nop
 8012c70:	bf00      	nop
 8012c72:	3708      	adds	r7, #8
 8012c74:	46bd      	mov	sp, r7
 8012c76:	bd80      	pop	{r7, pc}
 8012c78:	20008aa0 	.word	0x20008aa0

08012c7c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8012c7c:	b580      	push	{r7, lr}
 8012c7e:	b08a      	sub	sp, #40	@ 0x28
 8012c80:	af00      	add	r7, sp, #0
 8012c82:	60f8      	str	r0, [r7, #12]
 8012c84:	460b      	mov	r3, r1
 8012c86:	607a      	str	r2, [r7, #4]
 8012c88:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8012c8a:	230a      	movs	r3, #10
 8012c8c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012c8e:	230a      	movs	r3, #10
 8012c90:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8012c92:	230a      	movs	r3, #10
 8012c94:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8012c96:	2300      	movs	r3, #0
 8012c98:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8012c9a:	230a      	movs	r3, #10
 8012c9c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8012c9e:	2300      	movs	r3, #0
 8012ca0:	83bb      	strh	r3, [r7, #28]
 8012ca2:	2300      	movs	r3, #0
 8012ca4:	837b      	strh	r3, [r7, #26]
 8012ca6:	2300      	movs	r3, #0
 8012ca8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012caa:	2300      	movs	r3, #0
 8012cac:	843b      	strh	r3, [r7, #32]
 8012cae:	e0ae      	b.n	8012e0e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012cb0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012cb4:	49a6      	ldr	r1, [pc, #664]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012cb6:	4613      	mov	r3, r2
 8012cb8:	005b      	lsls	r3, r3, #1
 8012cba:	4413      	add	r3, r2
 8012cbc:	00db      	lsls	r3, r3, #3
 8012cbe:	440b      	add	r3, r1
 8012cc0:	3314      	adds	r3, #20
 8012cc2:	781b      	ldrb	r3, [r3, #0]
 8012cc4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8012cc6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012cca:	2b0a      	cmp	r3, #10
 8012ccc:	d105      	bne.n	8012cda <etharp_find_entry+0x5e>
 8012cce:	7dfb      	ldrb	r3, [r7, #23]
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d102      	bne.n	8012cda <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8012cd4:	8c3b      	ldrh	r3, [r7, #32]
 8012cd6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012cd8:	e095      	b.n	8012e06 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8012cda:	7dfb      	ldrb	r3, [r7, #23]
 8012cdc:	2b00      	cmp	r3, #0
 8012cde:	f000 8092 	beq.w	8012e06 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8012ce2:	7dfb      	ldrb	r3, [r7, #23]
 8012ce4:	2b01      	cmp	r3, #1
 8012ce6:	d009      	beq.n	8012cfc <etharp_find_entry+0x80>
 8012ce8:	7dfb      	ldrb	r3, [r7, #23]
 8012cea:	2b01      	cmp	r3, #1
 8012cec:	d806      	bhi.n	8012cfc <etharp_find_entry+0x80>
 8012cee:	4b99      	ldr	r3, [pc, #612]	@ (8012f54 <etharp_find_entry+0x2d8>)
 8012cf0:	f240 1223 	movw	r2, #291	@ 0x123
 8012cf4:	4998      	ldr	r1, [pc, #608]	@ (8012f58 <etharp_find_entry+0x2dc>)
 8012cf6:	4899      	ldr	r0, [pc, #612]	@ (8012f5c <etharp_find_entry+0x2e0>)
 8012cf8:	f002 ff02 	bl	8015b00 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	d020      	beq.n	8012d44 <etharp_find_entry+0xc8>
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	6819      	ldr	r1, [r3, #0]
 8012d06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d0a:	4891      	ldr	r0, [pc, #580]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012d0c:	4613      	mov	r3, r2
 8012d0e:	005b      	lsls	r3, r3, #1
 8012d10:	4413      	add	r3, r2
 8012d12:	00db      	lsls	r3, r3, #3
 8012d14:	4403      	add	r3, r0
 8012d16:	3304      	adds	r3, #4
 8012d18:	681b      	ldr	r3, [r3, #0]
 8012d1a:	4299      	cmp	r1, r3
 8012d1c:	d112      	bne.n	8012d44 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	2b00      	cmp	r3, #0
 8012d22:	d00c      	beq.n	8012d3e <etharp_find_entry+0xc2>
 8012d24:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d28:	4989      	ldr	r1, [pc, #548]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012d2a:	4613      	mov	r3, r2
 8012d2c:	005b      	lsls	r3, r3, #1
 8012d2e:	4413      	add	r3, r2
 8012d30:	00db      	lsls	r3, r3, #3
 8012d32:	440b      	add	r3, r1
 8012d34:	3308      	adds	r3, #8
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	687a      	ldr	r2, [r7, #4]
 8012d3a:	429a      	cmp	r2, r3
 8012d3c:	d102      	bne.n	8012d44 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8012d3e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012d42:	e100      	b.n	8012f46 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8012d44:	7dfb      	ldrb	r3, [r7, #23]
 8012d46:	2b01      	cmp	r3, #1
 8012d48:	d140      	bne.n	8012dcc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8012d4a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d4e:	4980      	ldr	r1, [pc, #512]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012d50:	4613      	mov	r3, r2
 8012d52:	005b      	lsls	r3, r3, #1
 8012d54:	4413      	add	r3, r2
 8012d56:	00db      	lsls	r3, r3, #3
 8012d58:	440b      	add	r3, r1
 8012d5a:	681b      	ldr	r3, [r3, #0]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d01a      	beq.n	8012d96 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8012d60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d64:	497a      	ldr	r1, [pc, #488]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012d66:	4613      	mov	r3, r2
 8012d68:	005b      	lsls	r3, r3, #1
 8012d6a:	4413      	add	r3, r2
 8012d6c:	00db      	lsls	r3, r3, #3
 8012d6e:	440b      	add	r3, r1
 8012d70:	3312      	adds	r3, #18
 8012d72:	881b      	ldrh	r3, [r3, #0]
 8012d74:	8bba      	ldrh	r2, [r7, #28]
 8012d76:	429a      	cmp	r2, r3
 8012d78:	d845      	bhi.n	8012e06 <etharp_find_entry+0x18a>
            old_queue = i;
 8012d7a:	8c3b      	ldrh	r3, [r7, #32]
 8012d7c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8012d7e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d82:	4973      	ldr	r1, [pc, #460]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012d84:	4613      	mov	r3, r2
 8012d86:	005b      	lsls	r3, r3, #1
 8012d88:	4413      	add	r3, r2
 8012d8a:	00db      	lsls	r3, r3, #3
 8012d8c:	440b      	add	r3, r1
 8012d8e:	3312      	adds	r3, #18
 8012d90:	881b      	ldrh	r3, [r3, #0]
 8012d92:	83bb      	strh	r3, [r7, #28]
 8012d94:	e037      	b.n	8012e06 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8012d96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012d9a:	496d      	ldr	r1, [pc, #436]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012d9c:	4613      	mov	r3, r2
 8012d9e:	005b      	lsls	r3, r3, #1
 8012da0:	4413      	add	r3, r2
 8012da2:	00db      	lsls	r3, r3, #3
 8012da4:	440b      	add	r3, r1
 8012da6:	3312      	adds	r3, #18
 8012da8:	881b      	ldrh	r3, [r3, #0]
 8012daa:	8b7a      	ldrh	r2, [r7, #26]
 8012dac:	429a      	cmp	r2, r3
 8012dae:	d82a      	bhi.n	8012e06 <etharp_find_entry+0x18a>
            old_pending = i;
 8012db0:	8c3b      	ldrh	r3, [r7, #32]
 8012db2:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8012db4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012db8:	4965      	ldr	r1, [pc, #404]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012dba:	4613      	mov	r3, r2
 8012dbc:	005b      	lsls	r3, r3, #1
 8012dbe:	4413      	add	r3, r2
 8012dc0:	00db      	lsls	r3, r3, #3
 8012dc2:	440b      	add	r3, r1
 8012dc4:	3312      	adds	r3, #18
 8012dc6:	881b      	ldrh	r3, [r3, #0]
 8012dc8:	837b      	strh	r3, [r7, #26]
 8012dca:	e01c      	b.n	8012e06 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012dcc:	7dfb      	ldrb	r3, [r7, #23]
 8012dce:	2b01      	cmp	r3, #1
 8012dd0:	d919      	bls.n	8012e06 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8012dd2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012dd6:	495e      	ldr	r1, [pc, #376]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012dd8:	4613      	mov	r3, r2
 8012dda:	005b      	lsls	r3, r3, #1
 8012ddc:	4413      	add	r3, r2
 8012dde:	00db      	lsls	r3, r3, #3
 8012de0:	440b      	add	r3, r1
 8012de2:	3312      	adds	r3, #18
 8012de4:	881b      	ldrh	r3, [r3, #0]
 8012de6:	8b3a      	ldrh	r2, [r7, #24]
 8012de8:	429a      	cmp	r2, r3
 8012dea:	d80c      	bhi.n	8012e06 <etharp_find_entry+0x18a>
            old_stable = i;
 8012dec:	8c3b      	ldrh	r3, [r7, #32]
 8012dee:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8012df0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012df4:	4956      	ldr	r1, [pc, #344]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012df6:	4613      	mov	r3, r2
 8012df8:	005b      	lsls	r3, r3, #1
 8012dfa:	4413      	add	r3, r2
 8012dfc:	00db      	lsls	r3, r3, #3
 8012dfe:	440b      	add	r3, r1
 8012e00:	3312      	adds	r3, #18
 8012e02:	881b      	ldrh	r3, [r3, #0]
 8012e04:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012e06:	8c3b      	ldrh	r3, [r7, #32]
 8012e08:	3301      	adds	r3, #1
 8012e0a:	b29b      	uxth	r3, r3
 8012e0c:	843b      	strh	r3, [r7, #32]
 8012e0e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012e12:	2b09      	cmp	r3, #9
 8012e14:	f77f af4c 	ble.w	8012cb0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8012e18:	7afb      	ldrb	r3, [r7, #11]
 8012e1a:	f003 0302 	and.w	r3, r3, #2
 8012e1e:	2b00      	cmp	r3, #0
 8012e20:	d108      	bne.n	8012e34 <etharp_find_entry+0x1b8>
 8012e22:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012e26:	2b0a      	cmp	r3, #10
 8012e28:	d107      	bne.n	8012e3a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8012e2a:	7afb      	ldrb	r3, [r7, #11]
 8012e2c:	f003 0301 	and.w	r3, r3, #1
 8012e30:	2b00      	cmp	r3, #0
 8012e32:	d102      	bne.n	8012e3a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8012e34:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012e38:	e085      	b.n	8012f46 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012e3a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012e3e:	2b09      	cmp	r3, #9
 8012e40:	dc02      	bgt.n	8012e48 <etharp_find_entry+0x1cc>
    i = empty;
 8012e42:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012e44:	843b      	strh	r3, [r7, #32]
 8012e46:	e039      	b.n	8012ebc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8012e48:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8012e4c:	2b09      	cmp	r3, #9
 8012e4e:	dc14      	bgt.n	8012e7a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8012e50:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012e52:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8012e54:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012e58:	493d      	ldr	r1, [pc, #244]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012e5a:	4613      	mov	r3, r2
 8012e5c:	005b      	lsls	r3, r3, #1
 8012e5e:	4413      	add	r3, r2
 8012e60:	00db      	lsls	r3, r3, #3
 8012e62:	440b      	add	r3, r1
 8012e64:	681b      	ldr	r3, [r3, #0]
 8012e66:	2b00      	cmp	r3, #0
 8012e68:	d018      	beq.n	8012e9c <etharp_find_entry+0x220>
 8012e6a:	4b3a      	ldr	r3, [pc, #232]	@ (8012f54 <etharp_find_entry+0x2d8>)
 8012e6c:	f240 126d 	movw	r2, #365	@ 0x16d
 8012e70:	493b      	ldr	r1, [pc, #236]	@ (8012f60 <etharp_find_entry+0x2e4>)
 8012e72:	483a      	ldr	r0, [pc, #232]	@ (8012f5c <etharp_find_entry+0x2e0>)
 8012e74:	f002 fe44 	bl	8015b00 <iprintf>
 8012e78:	e010      	b.n	8012e9c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8012e7a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8012e7e:	2b09      	cmp	r3, #9
 8012e80:	dc02      	bgt.n	8012e88 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8012e82:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012e84:	843b      	strh	r3, [r7, #32]
 8012e86:	e009      	b.n	8012e9c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8012e88:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8012e8c:	2b09      	cmp	r3, #9
 8012e8e:	dc02      	bgt.n	8012e96 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8012e90:	8bfb      	ldrh	r3, [r7, #30]
 8012e92:	843b      	strh	r3, [r7, #32]
 8012e94:	e002      	b.n	8012e9c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8012e96:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012e9a:	e054      	b.n	8012f46 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012e9c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012ea0:	2b09      	cmp	r3, #9
 8012ea2:	dd06      	ble.n	8012eb2 <etharp_find_entry+0x236>
 8012ea4:	4b2b      	ldr	r3, [pc, #172]	@ (8012f54 <etharp_find_entry+0x2d8>)
 8012ea6:	f240 127f 	movw	r2, #383	@ 0x17f
 8012eaa:	492e      	ldr	r1, [pc, #184]	@ (8012f64 <etharp_find_entry+0x2e8>)
 8012eac:	482b      	ldr	r0, [pc, #172]	@ (8012f5c <etharp_find_entry+0x2e0>)
 8012eae:	f002 fe27 	bl	8015b00 <iprintf>
    etharp_free_entry(i);
 8012eb2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012eb6:	4618      	mov	r0, r3
 8012eb8:	f7ff fe06 	bl	8012ac8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012ebc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012ec0:	2b09      	cmp	r3, #9
 8012ec2:	dd06      	ble.n	8012ed2 <etharp_find_entry+0x256>
 8012ec4:	4b23      	ldr	r3, [pc, #140]	@ (8012f54 <etharp_find_entry+0x2d8>)
 8012ec6:	f240 1283 	movw	r2, #387	@ 0x183
 8012eca:	4926      	ldr	r1, [pc, #152]	@ (8012f64 <etharp_find_entry+0x2e8>)
 8012ecc:	4823      	ldr	r0, [pc, #140]	@ (8012f5c <etharp_find_entry+0x2e0>)
 8012ece:	f002 fe17 	bl	8015b00 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8012ed2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012ed6:	491e      	ldr	r1, [pc, #120]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012ed8:	4613      	mov	r3, r2
 8012eda:	005b      	lsls	r3, r3, #1
 8012edc:	4413      	add	r3, r2
 8012ede:	00db      	lsls	r3, r3, #3
 8012ee0:	440b      	add	r3, r1
 8012ee2:	3314      	adds	r3, #20
 8012ee4:	781b      	ldrb	r3, [r3, #0]
 8012ee6:	2b00      	cmp	r3, #0
 8012ee8:	d006      	beq.n	8012ef8 <etharp_find_entry+0x27c>
 8012eea:	4b1a      	ldr	r3, [pc, #104]	@ (8012f54 <etharp_find_entry+0x2d8>)
 8012eec:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 8012ef0:	491d      	ldr	r1, [pc, #116]	@ (8012f68 <etharp_find_entry+0x2ec>)
 8012ef2:	481a      	ldr	r0, [pc, #104]	@ (8012f5c <etharp_find_entry+0x2e0>)
 8012ef4:	f002 fe04 	bl	8015b00 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8012ef8:	68fb      	ldr	r3, [r7, #12]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	d00b      	beq.n	8012f16 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8012efe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f02:	68fb      	ldr	r3, [r7, #12]
 8012f04:	6819      	ldr	r1, [r3, #0]
 8012f06:	4812      	ldr	r0, [pc, #72]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012f08:	4613      	mov	r3, r2
 8012f0a:	005b      	lsls	r3, r3, #1
 8012f0c:	4413      	add	r3, r2
 8012f0e:	00db      	lsls	r3, r3, #3
 8012f10:	4403      	add	r3, r0
 8012f12:	3304      	adds	r3, #4
 8012f14:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8012f16:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f1a:	490d      	ldr	r1, [pc, #52]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012f1c:	4613      	mov	r3, r2
 8012f1e:	005b      	lsls	r3, r3, #1
 8012f20:	4413      	add	r3, r2
 8012f22:	00db      	lsls	r3, r3, #3
 8012f24:	440b      	add	r3, r1
 8012f26:	3312      	adds	r3, #18
 8012f28:	2200      	movs	r2, #0
 8012f2a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 8012f2c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f30:	4907      	ldr	r1, [pc, #28]	@ (8012f50 <etharp_find_entry+0x2d4>)
 8012f32:	4613      	mov	r3, r2
 8012f34:	005b      	lsls	r3, r3, #1
 8012f36:	4413      	add	r3, r2
 8012f38:	00db      	lsls	r3, r3, #3
 8012f3a:	440b      	add	r3, r1
 8012f3c:	3308      	adds	r3, #8
 8012f3e:	687a      	ldr	r2, [r7, #4]
 8012f40:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8012f42:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8012f46:	4618      	mov	r0, r3
 8012f48:	3728      	adds	r7, #40	@ 0x28
 8012f4a:	46bd      	mov	sp, r7
 8012f4c:	bd80      	pop	{r7, pc}
 8012f4e:	bf00      	nop
 8012f50:	20008aa0 	.word	0x20008aa0
 8012f54:	0801a69c 	.word	0x0801a69c
 8012f58:	0801a6d4 	.word	0x0801a6d4
 8012f5c:	0801a714 	.word	0x0801a714
 8012f60:	0801a73c 	.word	0x0801a73c
 8012f64:	0801a754 	.word	0x0801a754
 8012f68:	0801a768 	.word	0x0801a768

08012f6c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012f6c:	b580      	push	{r7, lr}
 8012f6e:	b088      	sub	sp, #32
 8012f70:	af02      	add	r7, sp, #8
 8012f72:	60f8      	str	r0, [r7, #12]
 8012f74:	60b9      	str	r1, [r7, #8]
 8012f76:	607a      	str	r2, [r7, #4]
 8012f78:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8012f80:	2b06      	cmp	r3, #6
 8012f82:	d006      	beq.n	8012f92 <etharp_update_arp_entry+0x26>
 8012f84:	4b48      	ldr	r3, [pc, #288]	@ (80130a8 <etharp_update_arp_entry+0x13c>)
 8012f86:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8012f8a:	4948      	ldr	r1, [pc, #288]	@ (80130ac <etharp_update_arp_entry+0x140>)
 8012f8c:	4848      	ldr	r0, [pc, #288]	@ (80130b0 <etharp_update_arp_entry+0x144>)
 8012f8e:	f002 fdb7 	bl	8015b00 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8012f92:	68bb      	ldr	r3, [r7, #8]
 8012f94:	2b00      	cmp	r3, #0
 8012f96:	d012      	beq.n	8012fbe <etharp_update_arp_entry+0x52>
 8012f98:	68bb      	ldr	r3, [r7, #8]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	2b00      	cmp	r3, #0
 8012f9e:	d00e      	beq.n	8012fbe <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012fa0:	68bb      	ldr	r3, [r7, #8]
 8012fa2:	681b      	ldr	r3, [r3, #0]
 8012fa4:	68f9      	ldr	r1, [r7, #12]
 8012fa6:	4618      	mov	r0, r3
 8012fa8:	f001 f8fe 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 8012fac:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8012fae:	2b00      	cmp	r3, #0
 8012fb0:	d105      	bne.n	8012fbe <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8012fb2:	68bb      	ldr	r3, [r7, #8]
 8012fb4:	681b      	ldr	r3, [r3, #0]
 8012fb6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012fba:	2be0      	cmp	r3, #224	@ 0xe0
 8012fbc:	d102      	bne.n	8012fc4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012fbe:	f06f 030f 	mvn.w	r3, #15
 8012fc2:	e06c      	b.n	801309e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012fc4:	78fb      	ldrb	r3, [r7, #3]
 8012fc6:	68fa      	ldr	r2, [r7, #12]
 8012fc8:	4619      	mov	r1, r3
 8012fca:	68b8      	ldr	r0, [r7, #8]
 8012fcc:	f7ff fe56 	bl	8012c7c <etharp_find_entry>
 8012fd0:	4603      	mov	r3, r0
 8012fd2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8012fd4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012fd8:	2b00      	cmp	r3, #0
 8012fda:	da02      	bge.n	8012fe2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8012fdc:	8afb      	ldrh	r3, [r7, #22]
 8012fde:	b25b      	sxtb	r3, r3
 8012fe0:	e05d      	b.n	801309e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8012fe2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012fe6:	4933      	ldr	r1, [pc, #204]	@ (80130b4 <etharp_update_arp_entry+0x148>)
 8012fe8:	4613      	mov	r3, r2
 8012fea:	005b      	lsls	r3, r3, #1
 8012fec:	4413      	add	r3, r2
 8012fee:	00db      	lsls	r3, r3, #3
 8012ff0:	440b      	add	r3, r1
 8012ff2:	3314      	adds	r3, #20
 8012ff4:	2202      	movs	r2, #2
 8012ff6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8012ff8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012ffc:	492d      	ldr	r1, [pc, #180]	@ (80130b4 <etharp_update_arp_entry+0x148>)
 8012ffe:	4613      	mov	r3, r2
 8013000:	005b      	lsls	r3, r3, #1
 8013002:	4413      	add	r3, r2
 8013004:	00db      	lsls	r3, r3, #3
 8013006:	440b      	add	r3, r1
 8013008:	3308      	adds	r3, #8
 801300a:	68fa      	ldr	r2, [r7, #12]
 801300c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801300e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013012:	4613      	mov	r3, r2
 8013014:	005b      	lsls	r3, r3, #1
 8013016:	4413      	add	r3, r2
 8013018:	00db      	lsls	r3, r3, #3
 801301a:	3308      	adds	r3, #8
 801301c:	4a25      	ldr	r2, [pc, #148]	@ (80130b4 <etharp_update_arp_entry+0x148>)
 801301e:	4413      	add	r3, r2
 8013020:	3304      	adds	r3, #4
 8013022:	2206      	movs	r2, #6
 8013024:	6879      	ldr	r1, [r7, #4]
 8013026:	4618      	mov	r0, r3
 8013028:	f002 ff3b 	bl	8015ea2 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801302c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013030:	4920      	ldr	r1, [pc, #128]	@ (80130b4 <etharp_update_arp_entry+0x148>)
 8013032:	4613      	mov	r3, r2
 8013034:	005b      	lsls	r3, r3, #1
 8013036:	4413      	add	r3, r2
 8013038:	00db      	lsls	r3, r3, #3
 801303a:	440b      	add	r3, r1
 801303c:	3312      	adds	r3, #18
 801303e:	2200      	movs	r2, #0
 8013040:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8013042:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013046:	491b      	ldr	r1, [pc, #108]	@ (80130b4 <etharp_update_arp_entry+0x148>)
 8013048:	4613      	mov	r3, r2
 801304a:	005b      	lsls	r3, r3, #1
 801304c:	4413      	add	r3, r2
 801304e:	00db      	lsls	r3, r3, #3
 8013050:	440b      	add	r3, r1
 8013052:	681b      	ldr	r3, [r3, #0]
 8013054:	2b00      	cmp	r3, #0
 8013056:	d021      	beq.n	801309c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8013058:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801305c:	4915      	ldr	r1, [pc, #84]	@ (80130b4 <etharp_update_arp_entry+0x148>)
 801305e:	4613      	mov	r3, r2
 8013060:	005b      	lsls	r3, r3, #1
 8013062:	4413      	add	r3, r2
 8013064:	00db      	lsls	r3, r3, #3
 8013066:	440b      	add	r3, r1
 8013068:	681b      	ldr	r3, [r3, #0]
 801306a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801306c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013070:	4910      	ldr	r1, [pc, #64]	@ (80130b4 <etharp_update_arp_entry+0x148>)
 8013072:	4613      	mov	r3, r2
 8013074:	005b      	lsls	r3, r3, #1
 8013076:	4413      	add	r3, r2
 8013078:	00db      	lsls	r3, r3, #3
 801307a:	440b      	add	r3, r1
 801307c:	2200      	movs	r2, #0
 801307e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8013086:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801308a:	9300      	str	r3, [sp, #0]
 801308c:	687b      	ldr	r3, [r7, #4]
 801308e:	6939      	ldr	r1, [r7, #16]
 8013090:	68f8      	ldr	r0, [r7, #12]
 8013092:	f001 ff97 	bl	8014fc4 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8013096:	6938      	ldr	r0, [r7, #16]
 8013098:	f7f9 fcf2 	bl	800ca80 <pbuf_free>
  }
  return ERR_OK;
 801309c:	2300      	movs	r3, #0
}
 801309e:	4618      	mov	r0, r3
 80130a0:	3718      	adds	r7, #24
 80130a2:	46bd      	mov	sp, r7
 80130a4:	bd80      	pop	{r7, pc}
 80130a6:	bf00      	nop
 80130a8:	0801a69c 	.word	0x0801a69c
 80130ac:	0801a794 	.word	0x0801a794
 80130b0:	0801a714 	.word	0x0801a714
 80130b4:	20008aa0 	.word	0x20008aa0

080130b8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 80130b8:	b580      	push	{r7, lr}
 80130ba:	b084      	sub	sp, #16
 80130bc:	af00      	add	r7, sp, #0
 80130be:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80130c0:	2300      	movs	r3, #0
 80130c2:	60fb      	str	r3, [r7, #12]
 80130c4:	e01e      	b.n	8013104 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 80130c6:	4913      	ldr	r1, [pc, #76]	@ (8013114 <etharp_cleanup_netif+0x5c>)
 80130c8:	68fa      	ldr	r2, [r7, #12]
 80130ca:	4613      	mov	r3, r2
 80130cc:	005b      	lsls	r3, r3, #1
 80130ce:	4413      	add	r3, r2
 80130d0:	00db      	lsls	r3, r3, #3
 80130d2:	440b      	add	r3, r1
 80130d4:	3314      	adds	r3, #20
 80130d6:	781b      	ldrb	r3, [r3, #0]
 80130d8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 80130da:	7afb      	ldrb	r3, [r7, #11]
 80130dc:	2b00      	cmp	r3, #0
 80130de:	d00e      	beq.n	80130fe <etharp_cleanup_netif+0x46>
 80130e0:	490c      	ldr	r1, [pc, #48]	@ (8013114 <etharp_cleanup_netif+0x5c>)
 80130e2:	68fa      	ldr	r2, [r7, #12]
 80130e4:	4613      	mov	r3, r2
 80130e6:	005b      	lsls	r3, r3, #1
 80130e8:	4413      	add	r3, r2
 80130ea:	00db      	lsls	r3, r3, #3
 80130ec:	440b      	add	r3, r1
 80130ee:	3308      	adds	r3, #8
 80130f0:	681b      	ldr	r3, [r3, #0]
 80130f2:	687a      	ldr	r2, [r7, #4]
 80130f4:	429a      	cmp	r2, r3
 80130f6:	d102      	bne.n	80130fe <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 80130f8:	68f8      	ldr	r0, [r7, #12]
 80130fa:	f7ff fce5 	bl	8012ac8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80130fe:	68fb      	ldr	r3, [r7, #12]
 8013100:	3301      	adds	r3, #1
 8013102:	60fb      	str	r3, [r7, #12]
 8013104:	68fb      	ldr	r3, [r7, #12]
 8013106:	2b09      	cmp	r3, #9
 8013108:	dddd      	ble.n	80130c6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801310a:	bf00      	nop
 801310c:	bf00      	nop
 801310e:	3710      	adds	r7, #16
 8013110:	46bd      	mov	sp, r7
 8013112:	bd80      	pop	{r7, pc}
 8013114:	20008aa0 	.word	0x20008aa0

08013118 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8013118:	b5b0      	push	{r4, r5, r7, lr}
 801311a:	b08a      	sub	sp, #40	@ 0x28
 801311c:	af04      	add	r7, sp, #16
 801311e:	6078      	str	r0, [r7, #4]
 8013120:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8013122:	683b      	ldr	r3, [r7, #0]
 8013124:	2b00      	cmp	r3, #0
 8013126:	d107      	bne.n	8013138 <etharp_input+0x20>
 8013128:	4b3d      	ldr	r3, [pc, #244]	@ (8013220 <etharp_input+0x108>)
 801312a:	f240 228a 	movw	r2, #650	@ 0x28a
 801312e:	493d      	ldr	r1, [pc, #244]	@ (8013224 <etharp_input+0x10c>)
 8013130:	483d      	ldr	r0, [pc, #244]	@ (8013228 <etharp_input+0x110>)
 8013132:	f002 fce5 	bl	8015b00 <iprintf>
 8013136:	e06f      	b.n	8013218 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8013138:	687b      	ldr	r3, [r7, #4]
 801313a:	685b      	ldr	r3, [r3, #4]
 801313c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801313e:	693b      	ldr	r3, [r7, #16]
 8013140:	881b      	ldrh	r3, [r3, #0]
 8013142:	b29b      	uxth	r3, r3
 8013144:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013148:	d10c      	bne.n	8013164 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801314a:	693b      	ldr	r3, [r7, #16]
 801314c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801314e:	2b06      	cmp	r3, #6
 8013150:	d108      	bne.n	8013164 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013152:	693b      	ldr	r3, [r7, #16]
 8013154:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8013156:	2b04      	cmp	r3, #4
 8013158:	d104      	bne.n	8013164 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801315a:	693b      	ldr	r3, [r7, #16]
 801315c:	885b      	ldrh	r3, [r3, #2]
 801315e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8013160:	2b08      	cmp	r3, #8
 8013162:	d003      	beq.n	801316c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8013164:	6878      	ldr	r0, [r7, #4]
 8013166:	f7f9 fc8b 	bl	800ca80 <pbuf_free>
    return;
 801316a:	e055      	b.n	8013218 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801316c:	693b      	ldr	r3, [r7, #16]
 801316e:	330e      	adds	r3, #14
 8013170:	681b      	ldr	r3, [r3, #0]
 8013172:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8013174:	693b      	ldr	r3, [r7, #16]
 8013176:	3318      	adds	r3, #24
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801317c:	683b      	ldr	r3, [r7, #0]
 801317e:	3304      	adds	r3, #4
 8013180:	681b      	ldr	r3, [r3, #0]
 8013182:	2b00      	cmp	r3, #0
 8013184:	d102      	bne.n	801318c <etharp_input+0x74>
    for_us = 0;
 8013186:	2300      	movs	r3, #0
 8013188:	75fb      	strb	r3, [r7, #23]
 801318a:	e009      	b.n	80131a0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801318c:	68ba      	ldr	r2, [r7, #8]
 801318e:	683b      	ldr	r3, [r7, #0]
 8013190:	3304      	adds	r3, #4
 8013192:	681b      	ldr	r3, [r3, #0]
 8013194:	429a      	cmp	r2, r3
 8013196:	bf0c      	ite	eq
 8013198:	2301      	moveq	r3, #1
 801319a:	2300      	movne	r3, #0
 801319c:	b2db      	uxtb	r3, r3
 801319e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 80131a0:	693b      	ldr	r3, [r7, #16]
 80131a2:	f103 0208 	add.w	r2, r3, #8
 80131a6:	7dfb      	ldrb	r3, [r7, #23]
 80131a8:	2b00      	cmp	r3, #0
 80131aa:	d001      	beq.n	80131b0 <etharp_input+0x98>
 80131ac:	2301      	movs	r3, #1
 80131ae:	e000      	b.n	80131b2 <etharp_input+0x9a>
 80131b0:	2302      	movs	r3, #2
 80131b2:	f107 010c 	add.w	r1, r7, #12
 80131b6:	6838      	ldr	r0, [r7, #0]
 80131b8:	f7ff fed8 	bl	8012f6c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 80131bc:	693b      	ldr	r3, [r7, #16]
 80131be:	88db      	ldrh	r3, [r3, #6]
 80131c0:	b29b      	uxth	r3, r3
 80131c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80131c6:	d003      	beq.n	80131d0 <etharp_input+0xb8>
 80131c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80131cc:	d01e      	beq.n	801320c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 80131ce:	e020      	b.n	8013212 <etharp_input+0xfa>
      if (for_us) {
 80131d0:	7dfb      	ldrb	r3, [r7, #23]
 80131d2:	2b00      	cmp	r3, #0
 80131d4:	d01c      	beq.n	8013210 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 80131d6:	683b      	ldr	r3, [r7, #0]
 80131d8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 80131dc:	693b      	ldr	r3, [r7, #16]
 80131de:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 80131e2:	683b      	ldr	r3, [r7, #0]
 80131e4:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 80131e8:	683b      	ldr	r3, [r7, #0]
 80131ea:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 80131ec:	693a      	ldr	r2, [r7, #16]
 80131ee:	3208      	adds	r2, #8
        etharp_raw(netif,
 80131f0:	2102      	movs	r1, #2
 80131f2:	9103      	str	r1, [sp, #12]
 80131f4:	f107 010c 	add.w	r1, r7, #12
 80131f8:	9102      	str	r1, [sp, #8]
 80131fa:	9201      	str	r2, [sp, #4]
 80131fc:	9300      	str	r3, [sp, #0]
 80131fe:	462b      	mov	r3, r5
 8013200:	4622      	mov	r2, r4
 8013202:	4601      	mov	r1, r0
 8013204:	6838      	ldr	r0, [r7, #0]
 8013206:	f000 faeb 	bl	80137e0 <etharp_raw>
      break;
 801320a:	e001      	b.n	8013210 <etharp_input+0xf8>
      break;
 801320c:	bf00      	nop
 801320e:	e000      	b.n	8013212 <etharp_input+0xfa>
      break;
 8013210:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8013212:	6878      	ldr	r0, [r7, #4]
 8013214:	f7f9 fc34 	bl	800ca80 <pbuf_free>
}
 8013218:	3718      	adds	r7, #24
 801321a:	46bd      	mov	sp, r7
 801321c:	bdb0      	pop	{r4, r5, r7, pc}
 801321e:	bf00      	nop
 8013220:	0801a69c 	.word	0x0801a69c
 8013224:	0801a7ec 	.word	0x0801a7ec
 8013228:	0801a714 	.word	0x0801a714

0801322c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801322c:	b580      	push	{r7, lr}
 801322e:	b086      	sub	sp, #24
 8013230:	af02      	add	r7, sp, #8
 8013232:	60f8      	str	r0, [r7, #12]
 8013234:	60b9      	str	r1, [r7, #8]
 8013236:	4613      	mov	r3, r2
 8013238:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801323a:	79fa      	ldrb	r2, [r7, #7]
 801323c:	4944      	ldr	r1, [pc, #272]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 801323e:	4613      	mov	r3, r2
 8013240:	005b      	lsls	r3, r3, #1
 8013242:	4413      	add	r3, r2
 8013244:	00db      	lsls	r3, r3, #3
 8013246:	440b      	add	r3, r1
 8013248:	3314      	adds	r3, #20
 801324a:	781b      	ldrb	r3, [r3, #0]
 801324c:	2b01      	cmp	r3, #1
 801324e:	d806      	bhi.n	801325e <etharp_output_to_arp_index+0x32>
 8013250:	4b40      	ldr	r3, [pc, #256]	@ (8013354 <etharp_output_to_arp_index+0x128>)
 8013252:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8013256:	4940      	ldr	r1, [pc, #256]	@ (8013358 <etharp_output_to_arp_index+0x12c>)
 8013258:	4840      	ldr	r0, [pc, #256]	@ (801335c <etharp_output_to_arp_index+0x130>)
 801325a:	f002 fc51 	bl	8015b00 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801325e:	79fa      	ldrb	r2, [r7, #7]
 8013260:	493b      	ldr	r1, [pc, #236]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 8013262:	4613      	mov	r3, r2
 8013264:	005b      	lsls	r3, r3, #1
 8013266:	4413      	add	r3, r2
 8013268:	00db      	lsls	r3, r3, #3
 801326a:	440b      	add	r3, r1
 801326c:	3314      	adds	r3, #20
 801326e:	781b      	ldrb	r3, [r3, #0]
 8013270:	2b02      	cmp	r3, #2
 8013272:	d153      	bne.n	801331c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8013274:	79fa      	ldrb	r2, [r7, #7]
 8013276:	4936      	ldr	r1, [pc, #216]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 8013278:	4613      	mov	r3, r2
 801327a:	005b      	lsls	r3, r3, #1
 801327c:	4413      	add	r3, r2
 801327e:	00db      	lsls	r3, r3, #3
 8013280:	440b      	add	r3, r1
 8013282:	3312      	adds	r3, #18
 8013284:	881b      	ldrh	r3, [r3, #0]
 8013286:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 801328a:	d919      	bls.n	80132c0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801328c:	79fa      	ldrb	r2, [r7, #7]
 801328e:	4613      	mov	r3, r2
 8013290:	005b      	lsls	r3, r3, #1
 8013292:	4413      	add	r3, r2
 8013294:	00db      	lsls	r3, r3, #3
 8013296:	4a2e      	ldr	r2, [pc, #184]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 8013298:	4413      	add	r3, r2
 801329a:	3304      	adds	r3, #4
 801329c:	4619      	mov	r1, r3
 801329e:	68f8      	ldr	r0, [r7, #12]
 80132a0:	f000 fb4c 	bl	801393c <etharp_request>
 80132a4:	4603      	mov	r3, r0
 80132a6:	2b00      	cmp	r3, #0
 80132a8:	d138      	bne.n	801331c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80132aa:	79fa      	ldrb	r2, [r7, #7]
 80132ac:	4928      	ldr	r1, [pc, #160]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 80132ae:	4613      	mov	r3, r2
 80132b0:	005b      	lsls	r3, r3, #1
 80132b2:	4413      	add	r3, r2
 80132b4:	00db      	lsls	r3, r3, #3
 80132b6:	440b      	add	r3, r1
 80132b8:	3314      	adds	r3, #20
 80132ba:	2203      	movs	r2, #3
 80132bc:	701a      	strb	r2, [r3, #0]
 80132be:	e02d      	b.n	801331c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80132c0:	79fa      	ldrb	r2, [r7, #7]
 80132c2:	4923      	ldr	r1, [pc, #140]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 80132c4:	4613      	mov	r3, r2
 80132c6:	005b      	lsls	r3, r3, #1
 80132c8:	4413      	add	r3, r2
 80132ca:	00db      	lsls	r3, r3, #3
 80132cc:	440b      	add	r3, r1
 80132ce:	3312      	adds	r3, #18
 80132d0:	881b      	ldrh	r3, [r3, #0]
 80132d2:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 80132d6:	d321      	bcc.n	801331c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80132d8:	79fa      	ldrb	r2, [r7, #7]
 80132da:	4613      	mov	r3, r2
 80132dc:	005b      	lsls	r3, r3, #1
 80132de:	4413      	add	r3, r2
 80132e0:	00db      	lsls	r3, r3, #3
 80132e2:	4a1b      	ldr	r2, [pc, #108]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 80132e4:	4413      	add	r3, r2
 80132e6:	1d19      	adds	r1, r3, #4
 80132e8:	79fa      	ldrb	r2, [r7, #7]
 80132ea:	4613      	mov	r3, r2
 80132ec:	005b      	lsls	r3, r3, #1
 80132ee:	4413      	add	r3, r2
 80132f0:	00db      	lsls	r3, r3, #3
 80132f2:	3308      	adds	r3, #8
 80132f4:	4a16      	ldr	r2, [pc, #88]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 80132f6:	4413      	add	r3, r2
 80132f8:	3304      	adds	r3, #4
 80132fa:	461a      	mov	r2, r3
 80132fc:	68f8      	ldr	r0, [r7, #12]
 80132fe:	f000 fafb 	bl	80138f8 <etharp_request_dst>
 8013302:	4603      	mov	r3, r0
 8013304:	2b00      	cmp	r3, #0
 8013306:	d109      	bne.n	801331c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8013308:	79fa      	ldrb	r2, [r7, #7]
 801330a:	4911      	ldr	r1, [pc, #68]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 801330c:	4613      	mov	r3, r2
 801330e:	005b      	lsls	r3, r3, #1
 8013310:	4413      	add	r3, r2
 8013312:	00db      	lsls	r3, r3, #3
 8013314:	440b      	add	r3, r1
 8013316:	3314      	adds	r3, #20
 8013318:	2203      	movs	r2, #3
 801331a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8013322:	79fa      	ldrb	r2, [r7, #7]
 8013324:	4613      	mov	r3, r2
 8013326:	005b      	lsls	r3, r3, #1
 8013328:	4413      	add	r3, r2
 801332a:	00db      	lsls	r3, r3, #3
 801332c:	3308      	adds	r3, #8
 801332e:	4a08      	ldr	r2, [pc, #32]	@ (8013350 <etharp_output_to_arp_index+0x124>)
 8013330:	4413      	add	r3, r2
 8013332:	3304      	adds	r3, #4
 8013334:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013338:	9200      	str	r2, [sp, #0]
 801333a:	460a      	mov	r2, r1
 801333c:	68b9      	ldr	r1, [r7, #8]
 801333e:	68f8      	ldr	r0, [r7, #12]
 8013340:	f001 fe40 	bl	8014fc4 <ethernet_output>
 8013344:	4603      	mov	r3, r0
}
 8013346:	4618      	mov	r0, r3
 8013348:	3710      	adds	r7, #16
 801334a:	46bd      	mov	sp, r7
 801334c:	bd80      	pop	{r7, pc}
 801334e:	bf00      	nop
 8013350:	20008aa0 	.word	0x20008aa0
 8013354:	0801a69c 	.word	0x0801a69c
 8013358:	0801a80c 	.word	0x0801a80c
 801335c:	0801a714 	.word	0x0801a714

08013360 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8013360:	b580      	push	{r7, lr}
 8013362:	b08a      	sub	sp, #40	@ 0x28
 8013364:	af02      	add	r7, sp, #8
 8013366:	60f8      	str	r0, [r7, #12]
 8013368:	60b9      	str	r1, [r7, #8]
 801336a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801336c:	687b      	ldr	r3, [r7, #4]
 801336e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013370:	68fb      	ldr	r3, [r7, #12]
 8013372:	2b00      	cmp	r3, #0
 8013374:	d106      	bne.n	8013384 <etharp_output+0x24>
 8013376:	4b73      	ldr	r3, [pc, #460]	@ (8013544 <etharp_output+0x1e4>)
 8013378:	f240 321e 	movw	r2, #798	@ 0x31e
 801337c:	4972      	ldr	r1, [pc, #456]	@ (8013548 <etharp_output+0x1e8>)
 801337e:	4873      	ldr	r0, [pc, #460]	@ (801354c <etharp_output+0x1ec>)
 8013380:	f002 fbbe 	bl	8015b00 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8013384:	68bb      	ldr	r3, [r7, #8]
 8013386:	2b00      	cmp	r3, #0
 8013388:	d106      	bne.n	8013398 <etharp_output+0x38>
 801338a:	4b6e      	ldr	r3, [pc, #440]	@ (8013544 <etharp_output+0x1e4>)
 801338c:	f240 321f 	movw	r2, #799	@ 0x31f
 8013390:	496f      	ldr	r1, [pc, #444]	@ (8013550 <etharp_output+0x1f0>)
 8013392:	486e      	ldr	r0, [pc, #440]	@ (801354c <etharp_output+0x1ec>)
 8013394:	f002 fbb4 	bl	8015b00 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	2b00      	cmp	r3, #0
 801339c:	d106      	bne.n	80133ac <etharp_output+0x4c>
 801339e:	4b69      	ldr	r3, [pc, #420]	@ (8013544 <etharp_output+0x1e4>)
 80133a0:	f44f 7248 	mov.w	r2, #800	@ 0x320
 80133a4:	496b      	ldr	r1, [pc, #428]	@ (8013554 <etharp_output+0x1f4>)
 80133a6:	4869      	ldr	r0, [pc, #420]	@ (801354c <etharp_output+0x1ec>)
 80133a8:	f002 fbaa 	bl	8015b00 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	68f9      	ldr	r1, [r7, #12]
 80133b2:	4618      	mov	r0, r3
 80133b4:	f000 fef8 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 80133b8:	4603      	mov	r3, r0
 80133ba:	2b00      	cmp	r3, #0
 80133bc:	d002      	beq.n	80133c4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80133be:	4b66      	ldr	r3, [pc, #408]	@ (8013558 <etharp_output+0x1f8>)
 80133c0:	61fb      	str	r3, [r7, #28]
 80133c2:	e0af      	b.n	8013524 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	681b      	ldr	r3, [r3, #0]
 80133c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80133cc:	2be0      	cmp	r3, #224	@ 0xe0
 80133ce:	d118      	bne.n	8013402 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80133d0:	2301      	movs	r3, #1
 80133d2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80133d4:	2300      	movs	r3, #0
 80133d6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80133d8:	235e      	movs	r3, #94	@ 0x5e
 80133da:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	3301      	adds	r3, #1
 80133e0:	781b      	ldrb	r3, [r3, #0]
 80133e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80133e6:	b2db      	uxtb	r3, r3
 80133e8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80133ea:	687b      	ldr	r3, [r7, #4]
 80133ec:	3302      	adds	r3, #2
 80133ee:	781b      	ldrb	r3, [r3, #0]
 80133f0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80133f2:	687b      	ldr	r3, [r7, #4]
 80133f4:	3303      	adds	r3, #3
 80133f6:	781b      	ldrb	r3, [r3, #0]
 80133f8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 80133fa:	f107 0310 	add.w	r3, r7, #16
 80133fe:	61fb      	str	r3, [r7, #28]
 8013400:	e090      	b.n	8013524 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	681a      	ldr	r2, [r3, #0]
 8013406:	68fb      	ldr	r3, [r7, #12]
 8013408:	3304      	adds	r3, #4
 801340a:	681b      	ldr	r3, [r3, #0]
 801340c:	405a      	eors	r2, r3
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	3308      	adds	r3, #8
 8013412:	681b      	ldr	r3, [r3, #0]
 8013414:	4013      	ands	r3, r2
 8013416:	2b00      	cmp	r3, #0
 8013418:	d012      	beq.n	8013440 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801341a:	687b      	ldr	r3, [r7, #4]
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013420:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8013424:	4293      	cmp	r3, r2
 8013426:	d00b      	beq.n	8013440 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8013428:	68fb      	ldr	r3, [r7, #12]
 801342a:	330c      	adds	r3, #12
 801342c:	681b      	ldr	r3, [r3, #0]
 801342e:	2b00      	cmp	r3, #0
 8013430:	d003      	beq.n	801343a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8013432:	68fb      	ldr	r3, [r7, #12]
 8013434:	330c      	adds	r3, #12
 8013436:	61bb      	str	r3, [r7, #24]
 8013438:	e002      	b.n	8013440 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801343a:	f06f 0303 	mvn.w	r3, #3
 801343e:	e07d      	b.n	801353c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013440:	4b46      	ldr	r3, [pc, #280]	@ (801355c <etharp_output+0x1fc>)
 8013442:	781b      	ldrb	r3, [r3, #0]
 8013444:	4619      	mov	r1, r3
 8013446:	4a46      	ldr	r2, [pc, #280]	@ (8013560 <etharp_output+0x200>)
 8013448:	460b      	mov	r3, r1
 801344a:	005b      	lsls	r3, r3, #1
 801344c:	440b      	add	r3, r1
 801344e:	00db      	lsls	r3, r3, #3
 8013450:	4413      	add	r3, r2
 8013452:	3314      	adds	r3, #20
 8013454:	781b      	ldrb	r3, [r3, #0]
 8013456:	2b01      	cmp	r3, #1
 8013458:	d925      	bls.n	80134a6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801345a:	4b40      	ldr	r3, [pc, #256]	@ (801355c <etharp_output+0x1fc>)
 801345c:	781b      	ldrb	r3, [r3, #0]
 801345e:	4619      	mov	r1, r3
 8013460:	4a3f      	ldr	r2, [pc, #252]	@ (8013560 <etharp_output+0x200>)
 8013462:	460b      	mov	r3, r1
 8013464:	005b      	lsls	r3, r3, #1
 8013466:	440b      	add	r3, r1
 8013468:	00db      	lsls	r3, r3, #3
 801346a:	4413      	add	r3, r2
 801346c:	3308      	adds	r3, #8
 801346e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8013470:	68fa      	ldr	r2, [r7, #12]
 8013472:	429a      	cmp	r2, r3
 8013474:	d117      	bne.n	80134a6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8013476:	69bb      	ldr	r3, [r7, #24]
 8013478:	681a      	ldr	r2, [r3, #0]
 801347a:	4b38      	ldr	r3, [pc, #224]	@ (801355c <etharp_output+0x1fc>)
 801347c:	781b      	ldrb	r3, [r3, #0]
 801347e:	4618      	mov	r0, r3
 8013480:	4937      	ldr	r1, [pc, #220]	@ (8013560 <etharp_output+0x200>)
 8013482:	4603      	mov	r3, r0
 8013484:	005b      	lsls	r3, r3, #1
 8013486:	4403      	add	r3, r0
 8013488:	00db      	lsls	r3, r3, #3
 801348a:	440b      	add	r3, r1
 801348c:	3304      	adds	r3, #4
 801348e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8013490:	429a      	cmp	r2, r3
 8013492:	d108      	bne.n	80134a6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8013494:	4b31      	ldr	r3, [pc, #196]	@ (801355c <etharp_output+0x1fc>)
 8013496:	781b      	ldrb	r3, [r3, #0]
 8013498:	461a      	mov	r2, r3
 801349a:	68b9      	ldr	r1, [r7, #8]
 801349c:	68f8      	ldr	r0, [r7, #12]
 801349e:	f7ff fec5 	bl	801322c <etharp_output_to_arp_index>
 80134a2:	4603      	mov	r3, r0
 80134a4:	e04a      	b.n	801353c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80134a6:	2300      	movs	r3, #0
 80134a8:	75fb      	strb	r3, [r7, #23]
 80134aa:	e031      	b.n	8013510 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80134ac:	7dfa      	ldrb	r2, [r7, #23]
 80134ae:	492c      	ldr	r1, [pc, #176]	@ (8013560 <etharp_output+0x200>)
 80134b0:	4613      	mov	r3, r2
 80134b2:	005b      	lsls	r3, r3, #1
 80134b4:	4413      	add	r3, r2
 80134b6:	00db      	lsls	r3, r3, #3
 80134b8:	440b      	add	r3, r1
 80134ba:	3314      	adds	r3, #20
 80134bc:	781b      	ldrb	r3, [r3, #0]
 80134be:	2b01      	cmp	r3, #1
 80134c0:	d923      	bls.n	801350a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 80134c2:	7dfa      	ldrb	r2, [r7, #23]
 80134c4:	4926      	ldr	r1, [pc, #152]	@ (8013560 <etharp_output+0x200>)
 80134c6:	4613      	mov	r3, r2
 80134c8:	005b      	lsls	r3, r3, #1
 80134ca:	4413      	add	r3, r2
 80134cc:	00db      	lsls	r3, r3, #3
 80134ce:	440b      	add	r3, r1
 80134d0:	3308      	adds	r3, #8
 80134d2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80134d4:	68fa      	ldr	r2, [r7, #12]
 80134d6:	429a      	cmp	r2, r3
 80134d8:	d117      	bne.n	801350a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80134da:	69bb      	ldr	r3, [r7, #24]
 80134dc:	6819      	ldr	r1, [r3, #0]
 80134de:	7dfa      	ldrb	r2, [r7, #23]
 80134e0:	481f      	ldr	r0, [pc, #124]	@ (8013560 <etharp_output+0x200>)
 80134e2:	4613      	mov	r3, r2
 80134e4:	005b      	lsls	r3, r3, #1
 80134e6:	4413      	add	r3, r2
 80134e8:	00db      	lsls	r3, r3, #3
 80134ea:	4403      	add	r3, r0
 80134ec:	3304      	adds	r3, #4
 80134ee:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 80134f0:	4299      	cmp	r1, r3
 80134f2:	d10a      	bne.n	801350a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 80134f4:	4a19      	ldr	r2, [pc, #100]	@ (801355c <etharp_output+0x1fc>)
 80134f6:	7dfb      	ldrb	r3, [r7, #23]
 80134f8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80134fa:	7dfb      	ldrb	r3, [r7, #23]
 80134fc:	461a      	mov	r2, r3
 80134fe:	68b9      	ldr	r1, [r7, #8]
 8013500:	68f8      	ldr	r0, [r7, #12]
 8013502:	f7ff fe93 	bl	801322c <etharp_output_to_arp_index>
 8013506:	4603      	mov	r3, r0
 8013508:	e018      	b.n	801353c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801350a:	7dfb      	ldrb	r3, [r7, #23]
 801350c:	3301      	adds	r3, #1
 801350e:	75fb      	strb	r3, [r7, #23]
 8013510:	7dfb      	ldrb	r3, [r7, #23]
 8013512:	2b09      	cmp	r3, #9
 8013514:	d9ca      	bls.n	80134ac <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8013516:	68ba      	ldr	r2, [r7, #8]
 8013518:	69b9      	ldr	r1, [r7, #24]
 801351a:	68f8      	ldr	r0, [r7, #12]
 801351c:	f000 f822 	bl	8013564 <etharp_query>
 8013520:	4603      	mov	r3, r0
 8013522:	e00b      	b.n	801353c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8013524:	68fb      	ldr	r3, [r7, #12]
 8013526:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801352a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801352e:	9300      	str	r3, [sp, #0]
 8013530:	69fb      	ldr	r3, [r7, #28]
 8013532:	68b9      	ldr	r1, [r7, #8]
 8013534:	68f8      	ldr	r0, [r7, #12]
 8013536:	f001 fd45 	bl	8014fc4 <ethernet_output>
 801353a:	4603      	mov	r3, r0
}
 801353c:	4618      	mov	r0, r3
 801353e:	3720      	adds	r7, #32
 8013540:	46bd      	mov	sp, r7
 8013542:	bd80      	pop	{r7, pc}
 8013544:	0801a69c 	.word	0x0801a69c
 8013548:	0801a7ec 	.word	0x0801a7ec
 801354c:	0801a714 	.word	0x0801a714
 8013550:	0801a83c 	.word	0x0801a83c
 8013554:	0801a7dc 	.word	0x0801a7dc
 8013558:	0801aea0 	.word	0x0801aea0
 801355c:	20008b90 	.word	0x20008b90
 8013560:	20008aa0 	.word	0x20008aa0

08013564 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8013564:	b580      	push	{r7, lr}
 8013566:	b08c      	sub	sp, #48	@ 0x30
 8013568:	af02      	add	r7, sp, #8
 801356a:	60f8      	str	r0, [r7, #12]
 801356c:	60b9      	str	r1, [r7, #8]
 801356e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8013570:	68fb      	ldr	r3, [r7, #12]
 8013572:	3326      	adds	r3, #38	@ 0x26
 8013574:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8013576:	23ff      	movs	r3, #255	@ 0xff
 8013578:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 801357c:	2300      	movs	r3, #0
 801357e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8013580:	68bb      	ldr	r3, [r7, #8]
 8013582:	681b      	ldr	r3, [r3, #0]
 8013584:	68f9      	ldr	r1, [r7, #12]
 8013586:	4618      	mov	r0, r3
 8013588:	f000 fe0e 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 801358c:	4603      	mov	r3, r0
 801358e:	2b00      	cmp	r3, #0
 8013590:	d10c      	bne.n	80135ac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8013592:	68bb      	ldr	r3, [r7, #8]
 8013594:	681b      	ldr	r3, [r3, #0]
 8013596:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801359a:	2be0      	cmp	r3, #224	@ 0xe0
 801359c:	d006      	beq.n	80135ac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801359e:	68bb      	ldr	r3, [r7, #8]
 80135a0:	2b00      	cmp	r3, #0
 80135a2:	d003      	beq.n	80135ac <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 80135a4:	68bb      	ldr	r3, [r7, #8]
 80135a6:	681b      	ldr	r3, [r3, #0]
 80135a8:	2b00      	cmp	r3, #0
 80135aa:	d102      	bne.n	80135b2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 80135ac:	f06f 030f 	mvn.w	r3, #15
 80135b0:	e101      	b.n	80137b6 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 80135b2:	68fa      	ldr	r2, [r7, #12]
 80135b4:	2101      	movs	r1, #1
 80135b6:	68b8      	ldr	r0, [r7, #8]
 80135b8:	f7ff fb60 	bl	8012c7c <etharp_find_entry>
 80135bc:	4603      	mov	r3, r0
 80135be:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 80135c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	da02      	bge.n	80135ce <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 80135c8:	8a7b      	ldrh	r3, [r7, #18]
 80135ca:	b25b      	sxtb	r3, r3
 80135cc:	e0f3      	b.n	80137b6 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 80135ce:	8a7b      	ldrh	r3, [r7, #18]
 80135d0:	2b7e      	cmp	r3, #126	@ 0x7e
 80135d2:	d906      	bls.n	80135e2 <etharp_query+0x7e>
 80135d4:	4b7a      	ldr	r3, [pc, #488]	@ (80137c0 <etharp_query+0x25c>)
 80135d6:	f240 32c1 	movw	r2, #961	@ 0x3c1
 80135da:	497a      	ldr	r1, [pc, #488]	@ (80137c4 <etharp_query+0x260>)
 80135dc:	487a      	ldr	r0, [pc, #488]	@ (80137c8 <etharp_query+0x264>)
 80135de:	f002 fa8f 	bl	8015b00 <iprintf>
  i = (netif_addr_idx_t)i_err;
 80135e2:	8a7b      	ldrh	r3, [r7, #18]
 80135e4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80135e6:	7c7a      	ldrb	r2, [r7, #17]
 80135e8:	4978      	ldr	r1, [pc, #480]	@ (80137cc <etharp_query+0x268>)
 80135ea:	4613      	mov	r3, r2
 80135ec:	005b      	lsls	r3, r3, #1
 80135ee:	4413      	add	r3, r2
 80135f0:	00db      	lsls	r3, r3, #3
 80135f2:	440b      	add	r3, r1
 80135f4:	3314      	adds	r3, #20
 80135f6:	781b      	ldrb	r3, [r3, #0]
 80135f8:	2b00      	cmp	r3, #0
 80135fa:	d115      	bne.n	8013628 <etharp_query+0xc4>
    is_new_entry = 1;
 80135fc:	2301      	movs	r3, #1
 80135fe:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8013600:	7c7a      	ldrb	r2, [r7, #17]
 8013602:	4972      	ldr	r1, [pc, #456]	@ (80137cc <etharp_query+0x268>)
 8013604:	4613      	mov	r3, r2
 8013606:	005b      	lsls	r3, r3, #1
 8013608:	4413      	add	r3, r2
 801360a:	00db      	lsls	r3, r3, #3
 801360c:	440b      	add	r3, r1
 801360e:	3314      	adds	r3, #20
 8013610:	2201      	movs	r2, #1
 8013612:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8013614:	7c7a      	ldrb	r2, [r7, #17]
 8013616:	496d      	ldr	r1, [pc, #436]	@ (80137cc <etharp_query+0x268>)
 8013618:	4613      	mov	r3, r2
 801361a:	005b      	lsls	r3, r3, #1
 801361c:	4413      	add	r3, r2
 801361e:	00db      	lsls	r3, r3, #3
 8013620:	440b      	add	r3, r1
 8013622:	3308      	adds	r3, #8
 8013624:	68fa      	ldr	r2, [r7, #12]
 8013626:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8013628:	7c7a      	ldrb	r2, [r7, #17]
 801362a:	4968      	ldr	r1, [pc, #416]	@ (80137cc <etharp_query+0x268>)
 801362c:	4613      	mov	r3, r2
 801362e:	005b      	lsls	r3, r3, #1
 8013630:	4413      	add	r3, r2
 8013632:	00db      	lsls	r3, r3, #3
 8013634:	440b      	add	r3, r1
 8013636:	3314      	adds	r3, #20
 8013638:	781b      	ldrb	r3, [r3, #0]
 801363a:	2b01      	cmp	r3, #1
 801363c:	d011      	beq.n	8013662 <etharp_query+0xfe>
 801363e:	7c7a      	ldrb	r2, [r7, #17]
 8013640:	4962      	ldr	r1, [pc, #392]	@ (80137cc <etharp_query+0x268>)
 8013642:	4613      	mov	r3, r2
 8013644:	005b      	lsls	r3, r3, #1
 8013646:	4413      	add	r3, r2
 8013648:	00db      	lsls	r3, r3, #3
 801364a:	440b      	add	r3, r1
 801364c:	3314      	adds	r3, #20
 801364e:	781b      	ldrb	r3, [r3, #0]
 8013650:	2b01      	cmp	r3, #1
 8013652:	d806      	bhi.n	8013662 <etharp_query+0xfe>
 8013654:	4b5a      	ldr	r3, [pc, #360]	@ (80137c0 <etharp_query+0x25c>)
 8013656:	f240 32cd 	movw	r2, #973	@ 0x3cd
 801365a:	495d      	ldr	r1, [pc, #372]	@ (80137d0 <etharp_query+0x26c>)
 801365c:	485a      	ldr	r0, [pc, #360]	@ (80137c8 <etharp_query+0x264>)
 801365e:	f002 fa4f 	bl	8015b00 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8013662:	6a3b      	ldr	r3, [r7, #32]
 8013664:	2b00      	cmp	r3, #0
 8013666:	d102      	bne.n	801366e <etharp_query+0x10a>
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	2b00      	cmp	r3, #0
 801366c:	d10c      	bne.n	8013688 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801366e:	68b9      	ldr	r1, [r7, #8]
 8013670:	68f8      	ldr	r0, [r7, #12]
 8013672:	f000 f963 	bl	801393c <etharp_request>
 8013676:	4603      	mov	r3, r0
 8013678:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	2b00      	cmp	r3, #0
 8013680:	d102      	bne.n	8013688 <etharp_query+0x124>
      return result;
 8013682:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013686:	e096      	b.n	80137b6 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8013688:	687b      	ldr	r3, [r7, #4]
 801368a:	2b00      	cmp	r3, #0
 801368c:	d106      	bne.n	801369c <etharp_query+0x138>
 801368e:	4b4c      	ldr	r3, [pc, #304]	@ (80137c0 <etharp_query+0x25c>)
 8013690:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8013694:	494f      	ldr	r1, [pc, #316]	@ (80137d4 <etharp_query+0x270>)
 8013696:	484c      	ldr	r0, [pc, #304]	@ (80137c8 <etharp_query+0x264>)
 8013698:	f002 fa32 	bl	8015b00 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801369c:	7c7a      	ldrb	r2, [r7, #17]
 801369e:	494b      	ldr	r1, [pc, #300]	@ (80137cc <etharp_query+0x268>)
 80136a0:	4613      	mov	r3, r2
 80136a2:	005b      	lsls	r3, r3, #1
 80136a4:	4413      	add	r3, r2
 80136a6:	00db      	lsls	r3, r3, #3
 80136a8:	440b      	add	r3, r1
 80136aa:	3314      	adds	r3, #20
 80136ac:	781b      	ldrb	r3, [r3, #0]
 80136ae:	2b01      	cmp	r3, #1
 80136b0:	d917      	bls.n	80136e2 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 80136b2:	4a49      	ldr	r2, [pc, #292]	@ (80137d8 <etharp_query+0x274>)
 80136b4:	7c7b      	ldrb	r3, [r7, #17]
 80136b6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 80136b8:	7c7a      	ldrb	r2, [r7, #17]
 80136ba:	4613      	mov	r3, r2
 80136bc:	005b      	lsls	r3, r3, #1
 80136be:	4413      	add	r3, r2
 80136c0:	00db      	lsls	r3, r3, #3
 80136c2:	3308      	adds	r3, #8
 80136c4:	4a41      	ldr	r2, [pc, #260]	@ (80137cc <etharp_query+0x268>)
 80136c6:	4413      	add	r3, r2
 80136c8:	3304      	adds	r3, #4
 80136ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80136ce:	9200      	str	r2, [sp, #0]
 80136d0:	697a      	ldr	r2, [r7, #20]
 80136d2:	6879      	ldr	r1, [r7, #4]
 80136d4:	68f8      	ldr	r0, [r7, #12]
 80136d6:	f001 fc75 	bl	8014fc4 <ethernet_output>
 80136da:	4603      	mov	r3, r0
 80136dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80136e0:	e067      	b.n	80137b2 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80136e2:	7c7a      	ldrb	r2, [r7, #17]
 80136e4:	4939      	ldr	r1, [pc, #228]	@ (80137cc <etharp_query+0x268>)
 80136e6:	4613      	mov	r3, r2
 80136e8:	005b      	lsls	r3, r3, #1
 80136ea:	4413      	add	r3, r2
 80136ec:	00db      	lsls	r3, r3, #3
 80136ee:	440b      	add	r3, r1
 80136f0:	3314      	adds	r3, #20
 80136f2:	781b      	ldrb	r3, [r3, #0]
 80136f4:	2b01      	cmp	r3, #1
 80136f6:	d15c      	bne.n	80137b2 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80136f8:	2300      	movs	r3, #0
 80136fa:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80136fc:	687b      	ldr	r3, [r7, #4]
 80136fe:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013700:	e01c      	b.n	801373c <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8013702:	69fb      	ldr	r3, [r7, #28]
 8013704:	895a      	ldrh	r2, [r3, #10]
 8013706:	69fb      	ldr	r3, [r7, #28]
 8013708:	891b      	ldrh	r3, [r3, #8]
 801370a:	429a      	cmp	r2, r3
 801370c:	d10a      	bne.n	8013724 <etharp_query+0x1c0>
 801370e:	69fb      	ldr	r3, [r7, #28]
 8013710:	681b      	ldr	r3, [r3, #0]
 8013712:	2b00      	cmp	r3, #0
 8013714:	d006      	beq.n	8013724 <etharp_query+0x1c0>
 8013716:	4b2a      	ldr	r3, [pc, #168]	@ (80137c0 <etharp_query+0x25c>)
 8013718:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 801371c:	492f      	ldr	r1, [pc, #188]	@ (80137dc <etharp_query+0x278>)
 801371e:	482a      	ldr	r0, [pc, #168]	@ (80137c8 <etharp_query+0x264>)
 8013720:	f002 f9ee 	bl	8015b00 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8013724:	69fb      	ldr	r3, [r7, #28]
 8013726:	7b1b      	ldrb	r3, [r3, #12]
 8013728:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801372c:	2b00      	cmp	r3, #0
 801372e:	d002      	beq.n	8013736 <etharp_query+0x1d2>
        copy_needed = 1;
 8013730:	2301      	movs	r3, #1
 8013732:	61bb      	str	r3, [r7, #24]
        break;
 8013734:	e005      	b.n	8013742 <etharp_query+0x1de>
      }
      p = p->next;
 8013736:	69fb      	ldr	r3, [r7, #28]
 8013738:	681b      	ldr	r3, [r3, #0]
 801373a:	61fb      	str	r3, [r7, #28]
    while (p) {
 801373c:	69fb      	ldr	r3, [r7, #28]
 801373e:	2b00      	cmp	r3, #0
 8013740:	d1df      	bne.n	8013702 <etharp_query+0x19e>
    }
    if (copy_needed) {
 8013742:	69bb      	ldr	r3, [r7, #24]
 8013744:	2b00      	cmp	r3, #0
 8013746:	d007      	beq.n	8013758 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8013748:	687a      	ldr	r2, [r7, #4]
 801374a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801374e:	200e      	movs	r0, #14
 8013750:	f7f9 fbf2 	bl	800cf38 <pbuf_clone>
 8013754:	61f8      	str	r0, [r7, #28]
 8013756:	e004      	b.n	8013762 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801375c:	69f8      	ldr	r0, [r7, #28]
 801375e:	f7f9 fa2f 	bl	800cbc0 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8013762:	69fb      	ldr	r3, [r7, #28]
 8013764:	2b00      	cmp	r3, #0
 8013766:	d021      	beq.n	80137ac <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8013768:	7c7a      	ldrb	r2, [r7, #17]
 801376a:	4918      	ldr	r1, [pc, #96]	@ (80137cc <etharp_query+0x268>)
 801376c:	4613      	mov	r3, r2
 801376e:	005b      	lsls	r3, r3, #1
 8013770:	4413      	add	r3, r2
 8013772:	00db      	lsls	r3, r3, #3
 8013774:	440b      	add	r3, r1
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	2b00      	cmp	r3, #0
 801377a:	d00a      	beq.n	8013792 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801377c:	7c7a      	ldrb	r2, [r7, #17]
 801377e:	4913      	ldr	r1, [pc, #76]	@ (80137cc <etharp_query+0x268>)
 8013780:	4613      	mov	r3, r2
 8013782:	005b      	lsls	r3, r3, #1
 8013784:	4413      	add	r3, r2
 8013786:	00db      	lsls	r3, r3, #3
 8013788:	440b      	add	r3, r1
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	4618      	mov	r0, r3
 801378e:	f7f9 f977 	bl	800ca80 <pbuf_free>
      }
      arp_table[i].q = p;
 8013792:	7c7a      	ldrb	r2, [r7, #17]
 8013794:	490d      	ldr	r1, [pc, #52]	@ (80137cc <etharp_query+0x268>)
 8013796:	4613      	mov	r3, r2
 8013798:	005b      	lsls	r3, r3, #1
 801379a:	4413      	add	r3, r2
 801379c:	00db      	lsls	r3, r3, #3
 801379e:	440b      	add	r3, r1
 80137a0:	69fa      	ldr	r2, [r7, #28]
 80137a2:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80137a4:	2300      	movs	r3, #0
 80137a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80137aa:	e002      	b.n	80137b2 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80137ac:	23ff      	movs	r3, #255	@ 0xff
 80137ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 80137b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80137b6:	4618      	mov	r0, r3
 80137b8:	3728      	adds	r7, #40	@ 0x28
 80137ba:	46bd      	mov	sp, r7
 80137bc:	bd80      	pop	{r7, pc}
 80137be:	bf00      	nop
 80137c0:	0801a69c 	.word	0x0801a69c
 80137c4:	0801a848 	.word	0x0801a848
 80137c8:	0801a714 	.word	0x0801a714
 80137cc:	20008aa0 	.word	0x20008aa0
 80137d0:	0801a858 	.word	0x0801a858
 80137d4:	0801a83c 	.word	0x0801a83c
 80137d8:	20008b90 	.word	0x20008b90
 80137dc:	0801a880 	.word	0x0801a880

080137e0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80137e0:	b580      	push	{r7, lr}
 80137e2:	b08a      	sub	sp, #40	@ 0x28
 80137e4:	af02      	add	r7, sp, #8
 80137e6:	60f8      	str	r0, [r7, #12]
 80137e8:	60b9      	str	r1, [r7, #8]
 80137ea:	607a      	str	r2, [r7, #4]
 80137ec:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80137ee:	2300      	movs	r3, #0
 80137f0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80137f2:	68fb      	ldr	r3, [r7, #12]
 80137f4:	2b00      	cmp	r3, #0
 80137f6:	d106      	bne.n	8013806 <etharp_raw+0x26>
 80137f8:	4b3a      	ldr	r3, [pc, #232]	@ (80138e4 <etharp_raw+0x104>)
 80137fa:	f240 4257 	movw	r2, #1111	@ 0x457
 80137fe:	493a      	ldr	r1, [pc, #232]	@ (80138e8 <etharp_raw+0x108>)
 8013800:	483a      	ldr	r0, [pc, #232]	@ (80138ec <etharp_raw+0x10c>)
 8013802:	f002 f97d 	bl	8015b00 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 8013806:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801380a:	211c      	movs	r1, #28
 801380c:	200e      	movs	r0, #14
 801380e:	f7f8 fe53 	bl	800c4b8 <pbuf_alloc>
 8013812:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8013814:	69bb      	ldr	r3, [r7, #24]
 8013816:	2b00      	cmp	r3, #0
 8013818:	d102      	bne.n	8013820 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801381a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 801381e:	e05d      	b.n	80138dc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8013820:	69bb      	ldr	r3, [r7, #24]
 8013822:	895b      	ldrh	r3, [r3, #10]
 8013824:	2b1b      	cmp	r3, #27
 8013826:	d806      	bhi.n	8013836 <etharp_raw+0x56>
 8013828:	4b2e      	ldr	r3, [pc, #184]	@ (80138e4 <etharp_raw+0x104>)
 801382a:	f240 4262 	movw	r2, #1122	@ 0x462
 801382e:	4930      	ldr	r1, [pc, #192]	@ (80138f0 <etharp_raw+0x110>)
 8013830:	482e      	ldr	r0, [pc, #184]	@ (80138ec <etharp_raw+0x10c>)
 8013832:	f002 f965 	bl	8015b00 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8013836:	69bb      	ldr	r3, [r7, #24]
 8013838:	685b      	ldr	r3, [r3, #4]
 801383a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801383c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801383e:	4618      	mov	r0, r3
 8013840:	f7f7 fdc4 	bl	800b3cc <lwip_htons>
 8013844:	4603      	mov	r3, r0
 8013846:	461a      	mov	r2, r3
 8013848:	697b      	ldr	r3, [r7, #20]
 801384a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801384c:	68fb      	ldr	r3, [r7, #12]
 801384e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8013852:	2b06      	cmp	r3, #6
 8013854:	d006      	beq.n	8013864 <etharp_raw+0x84>
 8013856:	4b23      	ldr	r3, [pc, #140]	@ (80138e4 <etharp_raw+0x104>)
 8013858:	f240 4269 	movw	r2, #1129	@ 0x469
 801385c:	4925      	ldr	r1, [pc, #148]	@ (80138f4 <etharp_raw+0x114>)
 801385e:	4823      	ldr	r0, [pc, #140]	@ (80138ec <etharp_raw+0x10c>)
 8013860:	f002 f94e 	bl	8015b00 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8013864:	697b      	ldr	r3, [r7, #20]
 8013866:	3308      	adds	r3, #8
 8013868:	2206      	movs	r2, #6
 801386a:	6839      	ldr	r1, [r7, #0]
 801386c:	4618      	mov	r0, r3
 801386e:	f002 fb18 	bl	8015ea2 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 8013872:	697b      	ldr	r3, [r7, #20]
 8013874:	3312      	adds	r3, #18
 8013876:	2206      	movs	r2, #6
 8013878:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801387a:	4618      	mov	r0, r3
 801387c:	f002 fb11 	bl	8015ea2 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 8013880:	697b      	ldr	r3, [r7, #20]
 8013882:	330e      	adds	r3, #14
 8013884:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013886:	6812      	ldr	r2, [r2, #0]
 8013888:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801388a:	697b      	ldr	r3, [r7, #20]
 801388c:	3318      	adds	r3, #24
 801388e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013890:	6812      	ldr	r2, [r2, #0]
 8013892:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8013894:	697b      	ldr	r3, [r7, #20]
 8013896:	2200      	movs	r2, #0
 8013898:	701a      	strb	r2, [r3, #0]
 801389a:	2200      	movs	r2, #0
 801389c:	f042 0201 	orr.w	r2, r2, #1
 80138a0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 80138a2:	697b      	ldr	r3, [r7, #20]
 80138a4:	2200      	movs	r2, #0
 80138a6:	f042 0208 	orr.w	r2, r2, #8
 80138aa:	709a      	strb	r2, [r3, #2]
 80138ac:	2200      	movs	r2, #0
 80138ae:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80138b0:	697b      	ldr	r3, [r7, #20]
 80138b2:	2206      	movs	r2, #6
 80138b4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80138b6:	697b      	ldr	r3, [r7, #20]
 80138b8:	2204      	movs	r2, #4
 80138ba:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80138bc:	f640 0306 	movw	r3, #2054	@ 0x806
 80138c0:	9300      	str	r3, [sp, #0]
 80138c2:	687b      	ldr	r3, [r7, #4]
 80138c4:	68ba      	ldr	r2, [r7, #8]
 80138c6:	69b9      	ldr	r1, [r7, #24]
 80138c8:	68f8      	ldr	r0, [r7, #12]
 80138ca:	f001 fb7b 	bl	8014fc4 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80138ce:	69b8      	ldr	r0, [r7, #24]
 80138d0:	f7f9 f8d6 	bl	800ca80 <pbuf_free>
  p = NULL;
 80138d4:	2300      	movs	r3, #0
 80138d6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80138d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80138dc:	4618      	mov	r0, r3
 80138de:	3720      	adds	r7, #32
 80138e0:	46bd      	mov	sp, r7
 80138e2:	bd80      	pop	{r7, pc}
 80138e4:	0801a69c 	.word	0x0801a69c
 80138e8:	0801a7ec 	.word	0x0801a7ec
 80138ec:	0801a714 	.word	0x0801a714
 80138f0:	0801a89c 	.word	0x0801a89c
 80138f4:	0801a8d0 	.word	0x0801a8d0

080138f8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80138f8:	b580      	push	{r7, lr}
 80138fa:	b088      	sub	sp, #32
 80138fc:	af04      	add	r7, sp, #16
 80138fe:	60f8      	str	r0, [r7, #12]
 8013900:	60b9      	str	r1, [r7, #8]
 8013902:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013904:	68fb      	ldr	r3, [r7, #12]
 8013906:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801390a:	68fb      	ldr	r3, [r7, #12]
 801390c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013910:	68fb      	ldr	r3, [r7, #12]
 8013912:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013914:	2201      	movs	r2, #1
 8013916:	9203      	str	r2, [sp, #12]
 8013918:	68ba      	ldr	r2, [r7, #8]
 801391a:	9202      	str	r2, [sp, #8]
 801391c:	4a06      	ldr	r2, [pc, #24]	@ (8013938 <etharp_request_dst+0x40>)
 801391e:	9201      	str	r2, [sp, #4]
 8013920:	9300      	str	r3, [sp, #0]
 8013922:	4603      	mov	r3, r0
 8013924:	687a      	ldr	r2, [r7, #4]
 8013926:	68f8      	ldr	r0, [r7, #12]
 8013928:	f7ff ff5a 	bl	80137e0 <etharp_raw>
 801392c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801392e:	4618      	mov	r0, r3
 8013930:	3710      	adds	r7, #16
 8013932:	46bd      	mov	sp, r7
 8013934:	bd80      	pop	{r7, pc}
 8013936:	bf00      	nop
 8013938:	0801aea8 	.word	0x0801aea8

0801393c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801393c:	b580      	push	{r7, lr}
 801393e:	b082      	sub	sp, #8
 8013940:	af00      	add	r7, sp, #0
 8013942:	6078      	str	r0, [r7, #4]
 8013944:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8013946:	4a05      	ldr	r2, [pc, #20]	@ (801395c <etharp_request+0x20>)
 8013948:	6839      	ldr	r1, [r7, #0]
 801394a:	6878      	ldr	r0, [r7, #4]
 801394c:	f7ff ffd4 	bl	80138f8 <etharp_request_dst>
 8013950:	4603      	mov	r3, r0
}
 8013952:	4618      	mov	r0, r3
 8013954:	3708      	adds	r7, #8
 8013956:	46bd      	mov	sp, r7
 8013958:	bd80      	pop	{r7, pc}
 801395a:	bf00      	nop
 801395c:	0801aea0 	.word	0x0801aea0

08013960 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8013960:	b580      	push	{r7, lr}
 8013962:	b08e      	sub	sp, #56	@ 0x38
 8013964:	af04      	add	r7, sp, #16
 8013966:	6078      	str	r0, [r7, #4]
 8013968:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801396a:	4b79      	ldr	r3, [pc, #484]	@ (8013b50 <icmp_input+0x1f0>)
 801396c:	689b      	ldr	r3, [r3, #8]
 801396e:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8013970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013972:	781b      	ldrb	r3, [r3, #0]
 8013974:	f003 030f 	and.w	r3, r3, #15
 8013978:	b2db      	uxtb	r3, r3
 801397a:	009b      	lsls	r3, r3, #2
 801397c:	b2db      	uxtb	r3, r3
 801397e:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8013980:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013982:	2b13      	cmp	r3, #19
 8013984:	f240 80cd 	bls.w	8013b22 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8013988:	687b      	ldr	r3, [r7, #4]
 801398a:	895b      	ldrh	r3, [r3, #10]
 801398c:	2b03      	cmp	r3, #3
 801398e:	f240 80ca 	bls.w	8013b26 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	685b      	ldr	r3, [r3, #4]
 8013996:	781b      	ldrb	r3, [r3, #0]
 8013998:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801399c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80139a0:	2b00      	cmp	r3, #0
 80139a2:	f000 80b7 	beq.w	8013b14 <icmp_input+0x1b4>
 80139a6:	2b08      	cmp	r3, #8
 80139a8:	f040 80b7 	bne.w	8013b1a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 80139ac:	4b69      	ldr	r3, [pc, #420]	@ (8013b54 <icmp_input+0x1f4>)
 80139ae:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80139b0:	4b67      	ldr	r3, [pc, #412]	@ (8013b50 <icmp_input+0x1f0>)
 80139b2:	695b      	ldr	r3, [r3, #20]
 80139b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80139b8:	2be0      	cmp	r3, #224	@ 0xe0
 80139ba:	f000 80bb 	beq.w	8013b34 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80139be:	4b64      	ldr	r3, [pc, #400]	@ (8013b50 <icmp_input+0x1f0>)
 80139c0:	695b      	ldr	r3, [r3, #20]
 80139c2:	4a63      	ldr	r2, [pc, #396]	@ (8013b50 <icmp_input+0x1f0>)
 80139c4:	6812      	ldr	r2, [r2, #0]
 80139c6:	4611      	mov	r1, r2
 80139c8:	4618      	mov	r0, r3
 80139ca:	f000 fbed 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 80139ce:	4603      	mov	r3, r0
 80139d0:	2b00      	cmp	r3, #0
 80139d2:	f040 80b1 	bne.w	8013b38 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80139d6:	687b      	ldr	r3, [r7, #4]
 80139d8:	891b      	ldrh	r3, [r3, #8]
 80139da:	2b07      	cmp	r3, #7
 80139dc:	f240 80a5 	bls.w	8013b2a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80139e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80139e2:	330e      	adds	r3, #14
 80139e4:	4619      	mov	r1, r3
 80139e6:	6878      	ldr	r0, [r7, #4]
 80139e8:	f7f8 ffb4 	bl	800c954 <pbuf_add_header>
 80139ec:	4603      	mov	r3, r0
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d04b      	beq.n	8013a8a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80139f2:	687b      	ldr	r3, [r7, #4]
 80139f4:	891a      	ldrh	r2, [r3, #8]
 80139f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80139f8:	4413      	add	r3, r2
 80139fa:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80139fc:	687b      	ldr	r3, [r7, #4]
 80139fe:	891b      	ldrh	r3, [r3, #8]
 8013a00:	8b7a      	ldrh	r2, [r7, #26]
 8013a02:	429a      	cmp	r2, r3
 8013a04:	f0c0 809a 	bcc.w	8013b3c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8013a08:	8b7b      	ldrh	r3, [r7, #26]
 8013a0a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013a0e:	4619      	mov	r1, r3
 8013a10:	200e      	movs	r0, #14
 8013a12:	f7f8 fd51 	bl	800c4b8 <pbuf_alloc>
 8013a16:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8013a18:	697b      	ldr	r3, [r7, #20]
 8013a1a:	2b00      	cmp	r3, #0
 8013a1c:	f000 8090 	beq.w	8013b40 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8013a20:	697b      	ldr	r3, [r7, #20]
 8013a22:	895b      	ldrh	r3, [r3, #10]
 8013a24:	461a      	mov	r2, r3
 8013a26:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013a28:	3308      	adds	r3, #8
 8013a2a:	429a      	cmp	r2, r3
 8013a2c:	d203      	bcs.n	8013a36 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8013a2e:	6978      	ldr	r0, [r7, #20]
 8013a30:	f7f9 f826 	bl	800ca80 <pbuf_free>
          goto icmperr;
 8013a34:	e085      	b.n	8013b42 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8013a36:	697b      	ldr	r3, [r7, #20]
 8013a38:	685b      	ldr	r3, [r3, #4]
 8013a3a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013a3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013a3e:	4618      	mov	r0, r3
 8013a40:	f002 fa2f 	bl	8015ea2 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8013a44:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013a46:	4619      	mov	r1, r3
 8013a48:	6978      	ldr	r0, [r7, #20]
 8013a4a:	f7f8 ff93 	bl	800c974 <pbuf_remove_header>
 8013a4e:	4603      	mov	r3, r0
 8013a50:	2b00      	cmp	r3, #0
 8013a52:	d009      	beq.n	8013a68 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8013a54:	4b40      	ldr	r3, [pc, #256]	@ (8013b58 <icmp_input+0x1f8>)
 8013a56:	22b6      	movs	r2, #182	@ 0xb6
 8013a58:	4940      	ldr	r1, [pc, #256]	@ (8013b5c <icmp_input+0x1fc>)
 8013a5a:	4841      	ldr	r0, [pc, #260]	@ (8013b60 <icmp_input+0x200>)
 8013a5c:	f002 f850 	bl	8015b00 <iprintf>
          pbuf_free(r);
 8013a60:	6978      	ldr	r0, [r7, #20]
 8013a62:	f7f9 f80d 	bl	800ca80 <pbuf_free>
          goto icmperr;
 8013a66:	e06c      	b.n	8013b42 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8013a68:	6879      	ldr	r1, [r7, #4]
 8013a6a:	6978      	ldr	r0, [r7, #20]
 8013a6c:	f7f9 f920 	bl	800ccb0 <pbuf_copy>
 8013a70:	4603      	mov	r3, r0
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d003      	beq.n	8013a7e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8013a76:	6978      	ldr	r0, [r7, #20]
 8013a78:	f7f9 f802 	bl	800ca80 <pbuf_free>
          goto icmperr;
 8013a7c:	e061      	b.n	8013b42 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 8013a7e:	6878      	ldr	r0, [r7, #4]
 8013a80:	f7f8 fffe 	bl	800ca80 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8013a84:	697b      	ldr	r3, [r7, #20]
 8013a86:	607b      	str	r3, [r7, #4]
 8013a88:	e00f      	b.n	8013aaa <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013a8a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013a8c:	330e      	adds	r3, #14
 8013a8e:	4619      	mov	r1, r3
 8013a90:	6878      	ldr	r0, [r7, #4]
 8013a92:	f7f8 ff6f 	bl	800c974 <pbuf_remove_header>
 8013a96:	4603      	mov	r3, r0
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	d006      	beq.n	8013aaa <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8013a9c:	4b2e      	ldr	r3, [pc, #184]	@ (8013b58 <icmp_input+0x1f8>)
 8013a9e:	22c7      	movs	r2, #199	@ 0xc7
 8013aa0:	4930      	ldr	r1, [pc, #192]	@ (8013b64 <icmp_input+0x204>)
 8013aa2:	482f      	ldr	r0, [pc, #188]	@ (8013b60 <icmp_input+0x200>)
 8013aa4:	f002 f82c 	bl	8015b00 <iprintf>
          goto icmperr;
 8013aa8:	e04b      	b.n	8013b42 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8013aaa:	687b      	ldr	r3, [r7, #4]
 8013aac:	685b      	ldr	r3, [r3, #4]
 8013aae:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8013ab0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013ab2:	4619      	mov	r1, r3
 8013ab4:	6878      	ldr	r0, [r7, #4]
 8013ab6:	f7f8 ff4d 	bl	800c954 <pbuf_add_header>
 8013aba:	4603      	mov	r3, r0
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d12b      	bne.n	8013b18 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8013ac0:	687b      	ldr	r3, [r7, #4]
 8013ac2:	685b      	ldr	r3, [r3, #4]
 8013ac4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8013ac6:	69fb      	ldr	r3, [r7, #28]
 8013ac8:	681a      	ldr	r2, [r3, #0]
 8013aca:	68fb      	ldr	r3, [r7, #12]
 8013acc:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8013ace:	4b20      	ldr	r3, [pc, #128]	@ (8013b50 <icmp_input+0x1f0>)
 8013ad0:	691a      	ldr	r2, [r3, #16]
 8013ad2:	68fb      	ldr	r3, [r7, #12]
 8013ad4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8013ad6:	693b      	ldr	r3, [r7, #16]
 8013ad8:	2200      	movs	r2, #0
 8013ada:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 8013adc:	693b      	ldr	r3, [r7, #16]
 8013ade:	2200      	movs	r2, #0
 8013ae0:	709a      	strb	r2, [r3, #2]
 8013ae2:	2200      	movs	r2, #0
 8013ae4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8013ae6:	68fb      	ldr	r3, [r7, #12]
 8013ae8:	22ff      	movs	r2, #255	@ 0xff
 8013aea:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8013aec:	68fb      	ldr	r3, [r7, #12]
 8013aee:	2200      	movs	r2, #0
 8013af0:	729a      	strb	r2, [r3, #10]
 8013af2:	2200      	movs	r2, #0
 8013af4:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8013af6:	683b      	ldr	r3, [r7, #0]
 8013af8:	9302      	str	r3, [sp, #8]
 8013afa:	2301      	movs	r3, #1
 8013afc:	9301      	str	r3, [sp, #4]
 8013afe:	2300      	movs	r3, #0
 8013b00:	9300      	str	r3, [sp, #0]
 8013b02:	23ff      	movs	r3, #255	@ 0xff
 8013b04:	2200      	movs	r2, #0
 8013b06:	69f9      	ldr	r1, [r7, #28]
 8013b08:	6878      	ldr	r0, [r7, #4]
 8013b0a:	f000 fa75 	bl	8013ff8 <ip4_output_if>
 8013b0e:	4603      	mov	r3, r0
 8013b10:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8013b12:	e001      	b.n	8013b18 <icmp_input+0x1b8>
      break;
 8013b14:	bf00      	nop
 8013b16:	e000      	b.n	8013b1a <icmp_input+0x1ba>
      break;
 8013b18:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8013b1a:	6878      	ldr	r0, [r7, #4]
 8013b1c:	f7f8 ffb0 	bl	800ca80 <pbuf_free>
  return;
 8013b20:	e013      	b.n	8013b4a <icmp_input+0x1ea>
    goto lenerr;
 8013b22:	bf00      	nop
 8013b24:	e002      	b.n	8013b2c <icmp_input+0x1cc>
    goto lenerr;
 8013b26:	bf00      	nop
 8013b28:	e000      	b.n	8013b2c <icmp_input+0x1cc>
        goto lenerr;
 8013b2a:	bf00      	nop
lenerr:
  pbuf_free(p);
 8013b2c:	6878      	ldr	r0, [r7, #4]
 8013b2e:	f7f8 ffa7 	bl	800ca80 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013b32:	e00a      	b.n	8013b4a <icmp_input+0x1ea>
        goto icmperr;
 8013b34:	bf00      	nop
 8013b36:	e004      	b.n	8013b42 <icmp_input+0x1e2>
        goto icmperr;
 8013b38:	bf00      	nop
 8013b3a:	e002      	b.n	8013b42 <icmp_input+0x1e2>
          goto icmperr;
 8013b3c:	bf00      	nop
 8013b3e:	e000      	b.n	8013b42 <icmp_input+0x1e2>
          goto icmperr;
 8013b40:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8013b42:	6878      	ldr	r0, [r7, #4]
 8013b44:	f7f8 ff9c 	bl	800ca80 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013b48:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8013b4a:	3728      	adds	r7, #40	@ 0x28
 8013b4c:	46bd      	mov	sp, r7
 8013b4e:	bd80      	pop	{r7, pc}
 8013b50:	20005b24 	.word	0x20005b24
 8013b54:	20005b38 	.word	0x20005b38
 8013b58:	0801a914 	.word	0x0801a914
 8013b5c:	0801a94c 	.word	0x0801a94c
 8013b60:	0801a984 	.word	0x0801a984
 8013b64:	0801a9ac 	.word	0x0801a9ac

08013b68 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8013b68:	b580      	push	{r7, lr}
 8013b6a:	b082      	sub	sp, #8
 8013b6c:	af00      	add	r7, sp, #0
 8013b6e:	6078      	str	r0, [r7, #4]
 8013b70:	460b      	mov	r3, r1
 8013b72:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8013b74:	78fb      	ldrb	r3, [r7, #3]
 8013b76:	461a      	mov	r2, r3
 8013b78:	2103      	movs	r1, #3
 8013b7a:	6878      	ldr	r0, [r7, #4]
 8013b7c:	f000 f814 	bl	8013ba8 <icmp_send_response>
}
 8013b80:	bf00      	nop
 8013b82:	3708      	adds	r7, #8
 8013b84:	46bd      	mov	sp, r7
 8013b86:	bd80      	pop	{r7, pc}

08013b88 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8013b88:	b580      	push	{r7, lr}
 8013b8a:	b082      	sub	sp, #8
 8013b8c:	af00      	add	r7, sp, #0
 8013b8e:	6078      	str	r0, [r7, #4]
 8013b90:	460b      	mov	r3, r1
 8013b92:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8013b94:	78fb      	ldrb	r3, [r7, #3]
 8013b96:	461a      	mov	r2, r3
 8013b98:	210b      	movs	r1, #11
 8013b9a:	6878      	ldr	r0, [r7, #4]
 8013b9c:	f000 f804 	bl	8013ba8 <icmp_send_response>
}
 8013ba0:	bf00      	nop
 8013ba2:	3708      	adds	r7, #8
 8013ba4:	46bd      	mov	sp, r7
 8013ba6:	bd80      	pop	{r7, pc}

08013ba8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8013ba8:	b580      	push	{r7, lr}
 8013baa:	b08c      	sub	sp, #48	@ 0x30
 8013bac:	af04      	add	r7, sp, #16
 8013bae:	6078      	str	r0, [r7, #4]
 8013bb0:	460b      	mov	r3, r1
 8013bb2:	70fb      	strb	r3, [r7, #3]
 8013bb4:	4613      	mov	r3, r2
 8013bb6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8013bb8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013bbc:	2124      	movs	r1, #36	@ 0x24
 8013bbe:	2022      	movs	r0, #34	@ 0x22
 8013bc0:	f7f8 fc7a 	bl	800c4b8 <pbuf_alloc>
 8013bc4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8013bc6:	69fb      	ldr	r3, [r7, #28]
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d04c      	beq.n	8013c66 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8013bcc:	69fb      	ldr	r3, [r7, #28]
 8013bce:	895b      	ldrh	r3, [r3, #10]
 8013bd0:	2b23      	cmp	r3, #35	@ 0x23
 8013bd2:	d806      	bhi.n	8013be2 <icmp_send_response+0x3a>
 8013bd4:	4b26      	ldr	r3, [pc, #152]	@ (8013c70 <icmp_send_response+0xc8>)
 8013bd6:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8013bda:	4926      	ldr	r1, [pc, #152]	@ (8013c74 <icmp_send_response+0xcc>)
 8013bdc:	4826      	ldr	r0, [pc, #152]	@ (8013c78 <icmp_send_response+0xd0>)
 8013bde:	f001 ff8f 	bl	8015b00 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	685b      	ldr	r3, [r3, #4]
 8013be6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8013be8:	69fb      	ldr	r3, [r7, #28]
 8013bea:	685b      	ldr	r3, [r3, #4]
 8013bec:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8013bee:	697b      	ldr	r3, [r7, #20]
 8013bf0:	78fa      	ldrb	r2, [r7, #3]
 8013bf2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8013bf4:	697b      	ldr	r3, [r7, #20]
 8013bf6:	78ba      	ldrb	r2, [r7, #2]
 8013bf8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8013bfa:	697b      	ldr	r3, [r7, #20]
 8013bfc:	2200      	movs	r2, #0
 8013bfe:	711a      	strb	r2, [r3, #4]
 8013c00:	2200      	movs	r2, #0
 8013c02:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8013c04:	697b      	ldr	r3, [r7, #20]
 8013c06:	2200      	movs	r2, #0
 8013c08:	719a      	strb	r2, [r3, #6]
 8013c0a:	2200      	movs	r2, #0
 8013c0c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8013c0e:	69fb      	ldr	r3, [r7, #28]
 8013c10:	685b      	ldr	r3, [r3, #4]
 8013c12:	f103 0008 	add.w	r0, r3, #8
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	685b      	ldr	r3, [r3, #4]
 8013c1a:	221c      	movs	r2, #28
 8013c1c:	4619      	mov	r1, r3
 8013c1e:	f002 f940 	bl	8015ea2 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8013c22:	69bb      	ldr	r3, [r7, #24]
 8013c24:	68db      	ldr	r3, [r3, #12]
 8013c26:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8013c28:	f107 030c 	add.w	r3, r7, #12
 8013c2c:	4618      	mov	r0, r3
 8013c2e:	f000 f825 	bl	8013c7c <ip4_route>
 8013c32:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8013c34:	693b      	ldr	r3, [r7, #16]
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	d011      	beq.n	8013c5e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8013c3a:	697b      	ldr	r3, [r7, #20]
 8013c3c:	2200      	movs	r2, #0
 8013c3e:	709a      	strb	r2, [r3, #2]
 8013c40:	2200      	movs	r2, #0
 8013c42:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8013c44:	f107 020c 	add.w	r2, r7, #12
 8013c48:	693b      	ldr	r3, [r7, #16]
 8013c4a:	9302      	str	r3, [sp, #8]
 8013c4c:	2301      	movs	r3, #1
 8013c4e:	9301      	str	r3, [sp, #4]
 8013c50:	2300      	movs	r3, #0
 8013c52:	9300      	str	r3, [sp, #0]
 8013c54:	23ff      	movs	r3, #255	@ 0xff
 8013c56:	2100      	movs	r1, #0
 8013c58:	69f8      	ldr	r0, [r7, #28]
 8013c5a:	f000 f9cd 	bl	8013ff8 <ip4_output_if>
  }
  pbuf_free(q);
 8013c5e:	69f8      	ldr	r0, [r7, #28]
 8013c60:	f7f8 ff0e 	bl	800ca80 <pbuf_free>
 8013c64:	e000      	b.n	8013c68 <icmp_send_response+0xc0>
    return;
 8013c66:	bf00      	nop
}
 8013c68:	3720      	adds	r7, #32
 8013c6a:	46bd      	mov	sp, r7
 8013c6c:	bd80      	pop	{r7, pc}
 8013c6e:	bf00      	nop
 8013c70:	0801a914 	.word	0x0801a914
 8013c74:	0801a9e0 	.word	0x0801a9e0
 8013c78:	0801a984 	.word	0x0801a984

08013c7c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8013c7c:	b480      	push	{r7}
 8013c7e:	b085      	sub	sp, #20
 8013c80:	af00      	add	r7, sp, #0
 8013c82:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8013c84:	4b33      	ldr	r3, [pc, #204]	@ (8013d54 <ip4_route+0xd8>)
 8013c86:	681b      	ldr	r3, [r3, #0]
 8013c88:	60fb      	str	r3, [r7, #12]
 8013c8a:	e036      	b.n	8013cfa <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8013c8c:	68fb      	ldr	r3, [r7, #12]
 8013c8e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013c92:	f003 0301 	and.w	r3, r3, #1
 8013c96:	b2db      	uxtb	r3, r3
 8013c98:	2b00      	cmp	r3, #0
 8013c9a:	d02b      	beq.n	8013cf4 <ip4_route+0x78>
 8013c9c:	68fb      	ldr	r3, [r7, #12]
 8013c9e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013ca2:	089b      	lsrs	r3, r3, #2
 8013ca4:	f003 0301 	and.w	r3, r3, #1
 8013ca8:	b2db      	uxtb	r3, r3
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	d022      	beq.n	8013cf4 <ip4_route+0x78>
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	3304      	adds	r3, #4
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	2b00      	cmp	r3, #0
 8013cb6:	d01d      	beq.n	8013cf4 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8013cb8:	687b      	ldr	r3, [r7, #4]
 8013cba:	681a      	ldr	r2, [r3, #0]
 8013cbc:	68fb      	ldr	r3, [r7, #12]
 8013cbe:	3304      	adds	r3, #4
 8013cc0:	681b      	ldr	r3, [r3, #0]
 8013cc2:	405a      	eors	r2, r3
 8013cc4:	68fb      	ldr	r3, [r7, #12]
 8013cc6:	3308      	adds	r3, #8
 8013cc8:	681b      	ldr	r3, [r3, #0]
 8013cca:	4013      	ands	r3, r2
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	d101      	bne.n	8013cd4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8013cd0:	68fb      	ldr	r3, [r7, #12]
 8013cd2:	e038      	b.n	8013d46 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013cda:	f003 0302 	and.w	r3, r3, #2
 8013cde:	2b00      	cmp	r3, #0
 8013ce0:	d108      	bne.n	8013cf4 <ip4_route+0x78>
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	681a      	ldr	r2, [r3, #0]
 8013ce6:	68fb      	ldr	r3, [r7, #12]
 8013ce8:	330c      	adds	r3, #12
 8013cea:	681b      	ldr	r3, [r3, #0]
 8013cec:	429a      	cmp	r2, r3
 8013cee:	d101      	bne.n	8013cf4 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8013cf0:	68fb      	ldr	r3, [r7, #12]
 8013cf2:	e028      	b.n	8013d46 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 8013cf4:	68fb      	ldr	r3, [r7, #12]
 8013cf6:	681b      	ldr	r3, [r3, #0]
 8013cf8:	60fb      	str	r3, [r7, #12]
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	2b00      	cmp	r3, #0
 8013cfe:	d1c5      	bne.n	8013c8c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013d00:	4b15      	ldr	r3, [pc, #84]	@ (8013d58 <ip4_route+0xdc>)
 8013d02:	681b      	ldr	r3, [r3, #0]
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d01a      	beq.n	8013d3e <ip4_route+0xc2>
 8013d08:	4b13      	ldr	r3, [pc, #76]	@ (8013d58 <ip4_route+0xdc>)
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013d10:	f003 0301 	and.w	r3, r3, #1
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d012      	beq.n	8013d3e <ip4_route+0xc2>
 8013d18:	4b0f      	ldr	r3, [pc, #60]	@ (8013d58 <ip4_route+0xdc>)
 8013d1a:	681b      	ldr	r3, [r3, #0]
 8013d1c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013d20:	f003 0304 	and.w	r3, r3, #4
 8013d24:	2b00      	cmp	r3, #0
 8013d26:	d00a      	beq.n	8013d3e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8013d28:	4b0b      	ldr	r3, [pc, #44]	@ (8013d58 <ip4_route+0xdc>)
 8013d2a:	681b      	ldr	r3, [r3, #0]
 8013d2c:	3304      	adds	r3, #4
 8013d2e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013d30:	2b00      	cmp	r3, #0
 8013d32:	d004      	beq.n	8013d3e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8013d34:	687b      	ldr	r3, [r7, #4]
 8013d36:	681b      	ldr	r3, [r3, #0]
 8013d38:	b2db      	uxtb	r3, r3
 8013d3a:	2b7f      	cmp	r3, #127	@ 0x7f
 8013d3c:	d101      	bne.n	8013d42 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8013d3e:	2300      	movs	r3, #0
 8013d40:	e001      	b.n	8013d46 <ip4_route+0xca>
  }

  return netif_default;
 8013d42:	4b05      	ldr	r3, [pc, #20]	@ (8013d58 <ip4_route+0xdc>)
 8013d44:	681b      	ldr	r3, [r3, #0]
}
 8013d46:	4618      	mov	r0, r3
 8013d48:	3714      	adds	r7, #20
 8013d4a:	46bd      	mov	sp, r7
 8013d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d50:	4770      	bx	lr
 8013d52:	bf00      	nop
 8013d54:	20008a34 	.word	0x20008a34
 8013d58:	20008a38 	.word	0x20008a38

08013d5c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8013d5c:	b580      	push	{r7, lr}
 8013d5e:	b082      	sub	sp, #8
 8013d60:	af00      	add	r7, sp, #0
 8013d62:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013d6a:	f003 0301 	and.w	r3, r3, #1
 8013d6e:	b2db      	uxtb	r3, r3
 8013d70:	2b00      	cmp	r3, #0
 8013d72:	d016      	beq.n	8013da2 <ip4_input_accept+0x46>
 8013d74:	687b      	ldr	r3, [r7, #4]
 8013d76:	3304      	adds	r3, #4
 8013d78:	681b      	ldr	r3, [r3, #0]
 8013d7a:	2b00      	cmp	r3, #0
 8013d7c:	d011      	beq.n	8013da2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013d7e:	4b0b      	ldr	r3, [pc, #44]	@ (8013dac <ip4_input_accept+0x50>)
 8013d80:	695a      	ldr	r2, [r3, #20]
 8013d82:	687b      	ldr	r3, [r7, #4]
 8013d84:	3304      	adds	r3, #4
 8013d86:	681b      	ldr	r3, [r3, #0]
 8013d88:	429a      	cmp	r2, r3
 8013d8a:	d008      	beq.n	8013d9e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8013d8c:	4b07      	ldr	r3, [pc, #28]	@ (8013dac <ip4_input_accept+0x50>)
 8013d8e:	695b      	ldr	r3, [r3, #20]
 8013d90:	6879      	ldr	r1, [r7, #4]
 8013d92:	4618      	mov	r0, r3
 8013d94:	f000 fa08 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 8013d98:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013d9a:	2b00      	cmp	r3, #0
 8013d9c:	d001      	beq.n	8013da2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 8013d9e:	2301      	movs	r3, #1
 8013da0:	e000      	b.n	8013da4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 8013da2:	2300      	movs	r3, #0
}
 8013da4:	4618      	mov	r0, r3
 8013da6:	3708      	adds	r7, #8
 8013da8:	46bd      	mov	sp, r7
 8013daa:	bd80      	pop	{r7, pc}
 8013dac:	20005b24 	.word	0x20005b24

08013db0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8013db0:	b580      	push	{r7, lr}
 8013db2:	b086      	sub	sp, #24
 8013db4:	af00      	add	r7, sp, #0
 8013db6:	6078      	str	r0, [r7, #4]
 8013db8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	685b      	ldr	r3, [r3, #4]
 8013dbe:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8013dc0:	697b      	ldr	r3, [r7, #20]
 8013dc2:	781b      	ldrb	r3, [r3, #0]
 8013dc4:	091b      	lsrs	r3, r3, #4
 8013dc6:	b2db      	uxtb	r3, r3
 8013dc8:	2b04      	cmp	r3, #4
 8013dca:	d004      	beq.n	8013dd6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8013dcc:	6878      	ldr	r0, [r7, #4]
 8013dce:	f7f8 fe57 	bl	800ca80 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8013dd2:	2300      	movs	r3, #0
 8013dd4:	e107      	b.n	8013fe6 <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 8013dd6:	697b      	ldr	r3, [r7, #20]
 8013dd8:	781b      	ldrb	r3, [r3, #0]
 8013dda:	f003 030f 	and.w	r3, r3, #15
 8013dde:	b2db      	uxtb	r3, r3
 8013de0:	009b      	lsls	r3, r3, #2
 8013de2:	b2db      	uxtb	r3, r3
 8013de4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8013de6:	697b      	ldr	r3, [r7, #20]
 8013de8:	885b      	ldrh	r3, [r3, #2]
 8013dea:	b29b      	uxth	r3, r3
 8013dec:	4618      	mov	r0, r3
 8013dee:	f7f7 faed 	bl	800b3cc <lwip_htons>
 8013df2:	4603      	mov	r3, r0
 8013df4:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	891b      	ldrh	r3, [r3, #8]
 8013dfa:	89ba      	ldrh	r2, [r7, #12]
 8013dfc:	429a      	cmp	r2, r3
 8013dfe:	d204      	bcs.n	8013e0a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8013e00:	89bb      	ldrh	r3, [r7, #12]
 8013e02:	4619      	mov	r1, r3
 8013e04:	6878      	ldr	r0, [r7, #4]
 8013e06:	f7f8 fcb5 	bl	800c774 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8013e0a:	687b      	ldr	r3, [r7, #4]
 8013e0c:	895b      	ldrh	r3, [r3, #10]
 8013e0e:	89fa      	ldrh	r2, [r7, #14]
 8013e10:	429a      	cmp	r2, r3
 8013e12:	d807      	bhi.n	8013e24 <ip4_input+0x74>
 8013e14:	687b      	ldr	r3, [r7, #4]
 8013e16:	891b      	ldrh	r3, [r3, #8]
 8013e18:	89ba      	ldrh	r2, [r7, #12]
 8013e1a:	429a      	cmp	r2, r3
 8013e1c:	d802      	bhi.n	8013e24 <ip4_input+0x74>
 8013e1e:	89fb      	ldrh	r3, [r7, #14]
 8013e20:	2b13      	cmp	r3, #19
 8013e22:	d804      	bhi.n	8013e2e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8013e24:	6878      	ldr	r0, [r7, #4]
 8013e26:	f7f8 fe2b 	bl	800ca80 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8013e2a:	2300      	movs	r3, #0
 8013e2c:	e0db      	b.n	8013fe6 <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8013e2e:	697b      	ldr	r3, [r7, #20]
 8013e30:	691b      	ldr	r3, [r3, #16]
 8013e32:	4a6f      	ldr	r2, [pc, #444]	@ (8013ff0 <ip4_input+0x240>)
 8013e34:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8013e36:	697b      	ldr	r3, [r7, #20]
 8013e38:	68db      	ldr	r3, [r3, #12]
 8013e3a:	4a6d      	ldr	r2, [pc, #436]	@ (8013ff0 <ip4_input+0x240>)
 8013e3c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013e3e:	4b6c      	ldr	r3, [pc, #432]	@ (8013ff0 <ip4_input+0x240>)
 8013e40:	695b      	ldr	r3, [r3, #20]
 8013e42:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013e46:	2be0      	cmp	r3, #224	@ 0xe0
 8013e48:	d112      	bne.n	8013e70 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8013e4a:	683b      	ldr	r3, [r7, #0]
 8013e4c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013e50:	f003 0301 	and.w	r3, r3, #1
 8013e54:	b2db      	uxtb	r3, r3
 8013e56:	2b00      	cmp	r3, #0
 8013e58:	d007      	beq.n	8013e6a <ip4_input+0xba>
 8013e5a:	683b      	ldr	r3, [r7, #0]
 8013e5c:	3304      	adds	r3, #4
 8013e5e:	681b      	ldr	r3, [r3, #0]
 8013e60:	2b00      	cmp	r3, #0
 8013e62:	d002      	beq.n	8013e6a <ip4_input+0xba>
      netif = inp;
 8013e64:	683b      	ldr	r3, [r7, #0]
 8013e66:	613b      	str	r3, [r7, #16]
 8013e68:	e02a      	b.n	8013ec0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013e6a:	2300      	movs	r3, #0
 8013e6c:	613b      	str	r3, [r7, #16]
 8013e6e:	e027      	b.n	8013ec0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8013e70:	6838      	ldr	r0, [r7, #0]
 8013e72:	f7ff ff73 	bl	8013d5c <ip4_input_accept>
 8013e76:	4603      	mov	r3, r0
 8013e78:	2b00      	cmp	r3, #0
 8013e7a:	d002      	beq.n	8013e82 <ip4_input+0xd2>
      netif = inp;
 8013e7c:	683b      	ldr	r3, [r7, #0]
 8013e7e:	613b      	str	r3, [r7, #16]
 8013e80:	e01e      	b.n	8013ec0 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013e82:	2300      	movs	r3, #0
 8013e84:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 8013e86:	4b5a      	ldr	r3, [pc, #360]	@ (8013ff0 <ip4_input+0x240>)
 8013e88:	695b      	ldr	r3, [r3, #20]
 8013e8a:	b2db      	uxtb	r3, r3
 8013e8c:	2b7f      	cmp	r3, #127	@ 0x7f
 8013e8e:	d017      	beq.n	8013ec0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8013e90:	4b58      	ldr	r3, [pc, #352]	@ (8013ff4 <ip4_input+0x244>)
 8013e92:	681b      	ldr	r3, [r3, #0]
 8013e94:	613b      	str	r3, [r7, #16]
 8013e96:	e00e      	b.n	8013eb6 <ip4_input+0x106>
          if (netif == inp) {
 8013e98:	693a      	ldr	r2, [r7, #16]
 8013e9a:	683b      	ldr	r3, [r7, #0]
 8013e9c:	429a      	cmp	r2, r3
 8013e9e:	d006      	beq.n	8013eae <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 8013ea0:	6938      	ldr	r0, [r7, #16]
 8013ea2:	f7ff ff5b 	bl	8013d5c <ip4_input_accept>
 8013ea6:	4603      	mov	r3, r0
 8013ea8:	2b00      	cmp	r3, #0
 8013eaa:	d108      	bne.n	8013ebe <ip4_input+0x10e>
 8013eac:	e000      	b.n	8013eb0 <ip4_input+0x100>
            continue;
 8013eae:	bf00      	nop
        NETIF_FOREACH(netif) {
 8013eb0:	693b      	ldr	r3, [r7, #16]
 8013eb2:	681b      	ldr	r3, [r3, #0]
 8013eb4:	613b      	str	r3, [r7, #16]
 8013eb6:	693b      	ldr	r3, [r7, #16]
 8013eb8:	2b00      	cmp	r3, #0
 8013eba:	d1ed      	bne.n	8013e98 <ip4_input+0xe8>
 8013ebc:	e000      	b.n	8013ec0 <ip4_input+0x110>
            break;
 8013ebe:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013ec0:	4b4b      	ldr	r3, [pc, #300]	@ (8013ff0 <ip4_input+0x240>)
 8013ec2:	691b      	ldr	r3, [r3, #16]
 8013ec4:	6839      	ldr	r1, [r7, #0]
 8013ec6:	4618      	mov	r0, r3
 8013ec8:	f000 f96e 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 8013ecc:	4603      	mov	r3, r0
 8013ece:	2b00      	cmp	r3, #0
 8013ed0:	d105      	bne.n	8013ede <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8013ed2:	4b47      	ldr	r3, [pc, #284]	@ (8013ff0 <ip4_input+0x240>)
 8013ed4:	691b      	ldr	r3, [r3, #16]
 8013ed6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8013eda:	2be0      	cmp	r3, #224	@ 0xe0
 8013edc:	d104      	bne.n	8013ee8 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8013ede:	6878      	ldr	r0, [r7, #4]
 8013ee0:	f7f8 fdce 	bl	800ca80 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8013ee4:	2300      	movs	r3, #0
 8013ee6:	e07e      	b.n	8013fe6 <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013ee8:	693b      	ldr	r3, [r7, #16]
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	d104      	bne.n	8013ef8 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8013eee:	6878      	ldr	r0, [r7, #4]
 8013ef0:	f7f8 fdc6 	bl	800ca80 <pbuf_free>
    return ERR_OK;
 8013ef4:	2300      	movs	r3, #0
 8013ef6:	e076      	b.n	8013fe6 <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8013ef8:	697b      	ldr	r3, [r7, #20]
 8013efa:	88db      	ldrh	r3, [r3, #6]
 8013efc:	b29b      	uxth	r3, r3
 8013efe:	461a      	mov	r2, r3
 8013f00:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8013f04:	4013      	ands	r3, r2
 8013f06:	2b00      	cmp	r3, #0
 8013f08:	d00b      	beq.n	8013f22 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8013f0a:	6878      	ldr	r0, [r7, #4]
 8013f0c:	f000 fc92 	bl	8014834 <ip4_reass>
 8013f10:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	2b00      	cmp	r3, #0
 8013f16:	d101      	bne.n	8013f1c <ip4_input+0x16c>
      return ERR_OK;
 8013f18:	2300      	movs	r3, #0
 8013f1a:	e064      	b.n	8013fe6 <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8013f1c:	687b      	ldr	r3, [r7, #4]
 8013f1e:	685b      	ldr	r3, [r3, #4]
 8013f20:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8013f22:	4a33      	ldr	r2, [pc, #204]	@ (8013ff0 <ip4_input+0x240>)
 8013f24:	693b      	ldr	r3, [r7, #16]
 8013f26:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8013f28:	4a31      	ldr	r2, [pc, #196]	@ (8013ff0 <ip4_input+0x240>)
 8013f2a:	683b      	ldr	r3, [r7, #0]
 8013f2c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8013f2e:	4a30      	ldr	r2, [pc, #192]	@ (8013ff0 <ip4_input+0x240>)
 8013f30:	697b      	ldr	r3, [r7, #20]
 8013f32:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8013f34:	697b      	ldr	r3, [r7, #20]
 8013f36:	781b      	ldrb	r3, [r3, #0]
 8013f38:	f003 030f 	and.w	r3, r3, #15
 8013f3c:	b2db      	uxtb	r3, r3
 8013f3e:	009b      	lsls	r3, r3, #2
 8013f40:	b2db      	uxtb	r3, r3
 8013f42:	461a      	mov	r2, r3
 8013f44:	4b2a      	ldr	r3, [pc, #168]	@ (8013ff0 <ip4_input+0x240>)
 8013f46:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8013f48:	89fb      	ldrh	r3, [r7, #14]
 8013f4a:	4619      	mov	r1, r3
 8013f4c:	6878      	ldr	r0, [r7, #4]
 8013f4e:	f7f8 fd11 	bl	800c974 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8013f52:	697b      	ldr	r3, [r7, #20]
 8013f54:	7a5b      	ldrb	r3, [r3, #9]
 8013f56:	2b11      	cmp	r3, #17
 8013f58:	d006      	beq.n	8013f68 <ip4_input+0x1b8>
 8013f5a:	2b11      	cmp	r3, #17
 8013f5c:	dc13      	bgt.n	8013f86 <ip4_input+0x1d6>
 8013f5e:	2b01      	cmp	r3, #1
 8013f60:	d00c      	beq.n	8013f7c <ip4_input+0x1cc>
 8013f62:	2b06      	cmp	r3, #6
 8013f64:	d005      	beq.n	8013f72 <ip4_input+0x1c2>
 8013f66:	e00e      	b.n	8013f86 <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8013f68:	6839      	ldr	r1, [r7, #0]
 8013f6a:	6878      	ldr	r0, [r7, #4]
 8013f6c:	f7fe fb66 	bl	801263c <udp_input>
        break;
 8013f70:	e026      	b.n	8013fc0 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8013f72:	6839      	ldr	r1, [r7, #0]
 8013f74:	6878      	ldr	r0, [r7, #4]
 8013f76:	f7fa fbad 	bl	800e6d4 <tcp_input>
        break;
 8013f7a:	e021      	b.n	8013fc0 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8013f7c:	6839      	ldr	r1, [r7, #0]
 8013f7e:	6878      	ldr	r0, [r7, #4]
 8013f80:	f7ff fcee 	bl	8013960 <icmp_input>
        break;
 8013f84:	e01c      	b.n	8013fc0 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013f86:	4b1a      	ldr	r3, [pc, #104]	@ (8013ff0 <ip4_input+0x240>)
 8013f88:	695b      	ldr	r3, [r3, #20]
 8013f8a:	6939      	ldr	r1, [r7, #16]
 8013f8c:	4618      	mov	r0, r3
 8013f8e:	f000 f90b 	bl	80141a8 <ip4_addr_isbroadcast_u32>
 8013f92:	4603      	mov	r3, r0
 8013f94:	2b00      	cmp	r3, #0
 8013f96:	d10f      	bne.n	8013fb8 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013f98:	4b15      	ldr	r3, [pc, #84]	@ (8013ff0 <ip4_input+0x240>)
 8013f9a:	695b      	ldr	r3, [r3, #20]
 8013f9c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8013fa0:	2be0      	cmp	r3, #224	@ 0xe0
 8013fa2:	d009      	beq.n	8013fb8 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 8013fa4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8013fa8:	4619      	mov	r1, r3
 8013faa:	6878      	ldr	r0, [r7, #4]
 8013fac:	f7f8 fd55 	bl	800ca5a <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8013fb0:	2102      	movs	r1, #2
 8013fb2:	6878      	ldr	r0, [r7, #4]
 8013fb4:	f7ff fdd8 	bl	8013b68 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 8013fb8:	6878      	ldr	r0, [r7, #4]
 8013fba:	f7f8 fd61 	bl	800ca80 <pbuf_free>
        break;
 8013fbe:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8013fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8013ff0 <ip4_input+0x240>)
 8013fc2:	2200      	movs	r2, #0
 8013fc4:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8013fc6:	4b0a      	ldr	r3, [pc, #40]	@ (8013ff0 <ip4_input+0x240>)
 8013fc8:	2200      	movs	r2, #0
 8013fca:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8013fcc:	4b08      	ldr	r3, [pc, #32]	@ (8013ff0 <ip4_input+0x240>)
 8013fce:	2200      	movs	r2, #0
 8013fd0:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8013fd2:	4b07      	ldr	r3, [pc, #28]	@ (8013ff0 <ip4_input+0x240>)
 8013fd4:	2200      	movs	r2, #0
 8013fd6:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8013fd8:	4b05      	ldr	r3, [pc, #20]	@ (8013ff0 <ip4_input+0x240>)
 8013fda:	2200      	movs	r2, #0
 8013fdc:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8013fde:	4b04      	ldr	r3, [pc, #16]	@ (8013ff0 <ip4_input+0x240>)
 8013fe0:	2200      	movs	r2, #0
 8013fe2:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8013fe4:	2300      	movs	r3, #0
}
 8013fe6:	4618      	mov	r0, r3
 8013fe8:	3718      	adds	r7, #24
 8013fea:	46bd      	mov	sp, r7
 8013fec:	bd80      	pop	{r7, pc}
 8013fee:	bf00      	nop
 8013ff0:	20005b24 	.word	0x20005b24
 8013ff4:	20008a34 	.word	0x20008a34

08013ff8 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8013ff8:	b580      	push	{r7, lr}
 8013ffa:	b08a      	sub	sp, #40	@ 0x28
 8013ffc:	af04      	add	r7, sp, #16
 8013ffe:	60f8      	str	r0, [r7, #12]
 8014000:	60b9      	str	r1, [r7, #8]
 8014002:	607a      	str	r2, [r7, #4]
 8014004:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8014006:	68bb      	ldr	r3, [r7, #8]
 8014008:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	2b00      	cmp	r3, #0
 801400e:	d009      	beq.n	8014024 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8014010:	68bb      	ldr	r3, [r7, #8]
 8014012:	2b00      	cmp	r3, #0
 8014014:	d003      	beq.n	801401e <ip4_output_if+0x26>
 8014016:	68bb      	ldr	r3, [r7, #8]
 8014018:	681b      	ldr	r3, [r3, #0]
 801401a:	2b00      	cmp	r3, #0
 801401c:	d102      	bne.n	8014024 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801401e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014020:	3304      	adds	r3, #4
 8014022:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8014024:	78fa      	ldrb	r2, [r7, #3]
 8014026:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014028:	9302      	str	r3, [sp, #8]
 801402a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801402e:	9301      	str	r3, [sp, #4]
 8014030:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014034:	9300      	str	r3, [sp, #0]
 8014036:	4613      	mov	r3, r2
 8014038:	687a      	ldr	r2, [r7, #4]
 801403a:	6979      	ldr	r1, [r7, #20]
 801403c:	68f8      	ldr	r0, [r7, #12]
 801403e:	f000 f805 	bl	801404c <ip4_output_if_src>
 8014042:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8014044:	4618      	mov	r0, r3
 8014046:	3718      	adds	r7, #24
 8014048:	46bd      	mov	sp, r7
 801404a:	bd80      	pop	{r7, pc}

0801404c <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801404c:	b580      	push	{r7, lr}
 801404e:	b088      	sub	sp, #32
 8014050:	af00      	add	r7, sp, #0
 8014052:	60f8      	str	r0, [r7, #12]
 8014054:	60b9      	str	r1, [r7, #8]
 8014056:	607a      	str	r2, [r7, #4]
 8014058:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	7b9b      	ldrb	r3, [r3, #14]
 801405e:	2b01      	cmp	r3, #1
 8014060:	d006      	beq.n	8014070 <ip4_output_if_src+0x24>
 8014062:	4b4b      	ldr	r3, [pc, #300]	@ (8014190 <ip4_output_if_src+0x144>)
 8014064:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8014068:	494a      	ldr	r1, [pc, #296]	@ (8014194 <ip4_output_if_src+0x148>)
 801406a:	484b      	ldr	r0, [pc, #300]	@ (8014198 <ip4_output_if_src+0x14c>)
 801406c:	f001 fd48 	bl	8015b00 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8014070:	687b      	ldr	r3, [r7, #4]
 8014072:	2b00      	cmp	r3, #0
 8014074:	d060      	beq.n	8014138 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8014076:	2314      	movs	r3, #20
 8014078:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801407a:	2114      	movs	r1, #20
 801407c:	68f8      	ldr	r0, [r7, #12]
 801407e:	f7f8 fc69 	bl	800c954 <pbuf_add_header>
 8014082:	4603      	mov	r3, r0
 8014084:	2b00      	cmp	r3, #0
 8014086:	d002      	beq.n	801408e <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014088:	f06f 0301 	mvn.w	r3, #1
 801408c:	e07c      	b.n	8014188 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	685b      	ldr	r3, [r3, #4]
 8014092:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	895b      	ldrh	r3, [r3, #10]
 8014098:	2b13      	cmp	r3, #19
 801409a:	d806      	bhi.n	80140aa <ip4_output_if_src+0x5e>
 801409c:	4b3c      	ldr	r3, [pc, #240]	@ (8014190 <ip4_output_if_src+0x144>)
 801409e:	f44f 7262 	mov.w	r2, #904	@ 0x388
 80140a2:	493e      	ldr	r1, [pc, #248]	@ (801419c <ip4_output_if_src+0x150>)
 80140a4:	483c      	ldr	r0, [pc, #240]	@ (8014198 <ip4_output_if_src+0x14c>)
 80140a6:	f001 fd2b 	bl	8015b00 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80140aa:	69fb      	ldr	r3, [r7, #28]
 80140ac:	78fa      	ldrb	r2, [r7, #3]
 80140ae:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80140b0:	69fb      	ldr	r3, [r7, #28]
 80140b2:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80140b6:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80140b8:	687b      	ldr	r3, [r7, #4]
 80140ba:	681a      	ldr	r2, [r3, #0]
 80140bc:	69fb      	ldr	r3, [r7, #28]
 80140be:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80140c0:	8b7b      	ldrh	r3, [r7, #26]
 80140c2:	089b      	lsrs	r3, r3, #2
 80140c4:	b29b      	uxth	r3, r3
 80140c6:	b2db      	uxtb	r3, r3
 80140c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80140cc:	b2da      	uxtb	r2, r3
 80140ce:	69fb      	ldr	r3, [r7, #28]
 80140d0:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80140d2:	69fb      	ldr	r3, [r7, #28]
 80140d4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80140d8:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	891b      	ldrh	r3, [r3, #8]
 80140de:	4618      	mov	r0, r3
 80140e0:	f7f7 f974 	bl	800b3cc <lwip_htons>
 80140e4:	4603      	mov	r3, r0
 80140e6:	461a      	mov	r2, r3
 80140e8:	69fb      	ldr	r3, [r7, #28]
 80140ea:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80140ec:	69fb      	ldr	r3, [r7, #28]
 80140ee:	2200      	movs	r2, #0
 80140f0:	719a      	strb	r2, [r3, #6]
 80140f2:	2200      	movs	r2, #0
 80140f4:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80140f6:	4b2a      	ldr	r3, [pc, #168]	@ (80141a0 <ip4_output_if_src+0x154>)
 80140f8:	881b      	ldrh	r3, [r3, #0]
 80140fa:	4618      	mov	r0, r3
 80140fc:	f7f7 f966 	bl	800b3cc <lwip_htons>
 8014100:	4603      	mov	r3, r0
 8014102:	461a      	mov	r2, r3
 8014104:	69fb      	ldr	r3, [r7, #28]
 8014106:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8014108:	4b25      	ldr	r3, [pc, #148]	@ (80141a0 <ip4_output_if_src+0x154>)
 801410a:	881b      	ldrh	r3, [r3, #0]
 801410c:	3301      	adds	r3, #1
 801410e:	b29a      	uxth	r2, r3
 8014110:	4b23      	ldr	r3, [pc, #140]	@ (80141a0 <ip4_output_if_src+0x154>)
 8014112:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8014114:	68bb      	ldr	r3, [r7, #8]
 8014116:	2b00      	cmp	r3, #0
 8014118:	d104      	bne.n	8014124 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801411a:	4b22      	ldr	r3, [pc, #136]	@ (80141a4 <ip4_output_if_src+0x158>)
 801411c:	681a      	ldr	r2, [r3, #0]
 801411e:	69fb      	ldr	r3, [r7, #28]
 8014120:	60da      	str	r2, [r3, #12]
 8014122:	e003      	b.n	801412c <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8014124:	68bb      	ldr	r3, [r7, #8]
 8014126:	681a      	ldr	r2, [r3, #0]
 8014128:	69fb      	ldr	r3, [r7, #28]
 801412a:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801412c:	69fb      	ldr	r3, [r7, #28]
 801412e:	2200      	movs	r2, #0
 8014130:	729a      	strb	r2, [r3, #10]
 8014132:	2200      	movs	r2, #0
 8014134:	72da      	strb	r2, [r3, #11]
 8014136:	e00f      	b.n	8014158 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8014138:	68fb      	ldr	r3, [r7, #12]
 801413a:	895b      	ldrh	r3, [r3, #10]
 801413c:	2b13      	cmp	r3, #19
 801413e:	d802      	bhi.n	8014146 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014140:	f06f 0301 	mvn.w	r3, #1
 8014144:	e020      	b.n	8014188 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8014146:	68fb      	ldr	r3, [r7, #12]
 8014148:	685b      	ldr	r3, [r3, #4]
 801414a:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801414c:	69fb      	ldr	r3, [r7, #28]
 801414e:	691b      	ldr	r3, [r3, #16]
 8014150:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8014152:	f107 0314 	add.w	r3, r7, #20
 8014156:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8014158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801415a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801415c:	2b00      	cmp	r3, #0
 801415e:	d00c      	beq.n	801417a <ip4_output_if_src+0x12e>
 8014160:	68fb      	ldr	r3, [r7, #12]
 8014162:	891a      	ldrh	r2, [r3, #8]
 8014164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014166:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014168:	429a      	cmp	r2, r3
 801416a:	d906      	bls.n	801417a <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801416c:	687a      	ldr	r2, [r7, #4]
 801416e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014170:	68f8      	ldr	r0, [r7, #12]
 8014172:	f000 fd53 	bl	8014c1c <ip4_frag>
 8014176:	4603      	mov	r3, r0
 8014178:	e006      	b.n	8014188 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801417a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801417c:	695b      	ldr	r3, [r3, #20]
 801417e:	687a      	ldr	r2, [r7, #4]
 8014180:	68f9      	ldr	r1, [r7, #12]
 8014182:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014184:	4798      	blx	r3
 8014186:	4603      	mov	r3, r0
}
 8014188:	4618      	mov	r0, r3
 801418a:	3720      	adds	r7, #32
 801418c:	46bd      	mov	sp, r7
 801418e:	bd80      	pop	{r7, pc}
 8014190:	0801aa0c 	.word	0x0801aa0c
 8014194:	0801aa40 	.word	0x0801aa40
 8014198:	0801aa4c 	.word	0x0801aa4c
 801419c:	0801aa74 	.word	0x0801aa74
 80141a0:	20008b92 	.word	0x20008b92
 80141a4:	0801ae9c 	.word	0x0801ae9c

080141a8 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80141a8:	b480      	push	{r7}
 80141aa:	b085      	sub	sp, #20
 80141ac:	af00      	add	r7, sp, #0
 80141ae:	6078      	str	r0, [r7, #4]
 80141b0:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80141b2:	687b      	ldr	r3, [r7, #4]
 80141b4:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80141bc:	d002      	beq.n	80141c4 <ip4_addr_isbroadcast_u32+0x1c>
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	d101      	bne.n	80141c8 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80141c4:	2301      	movs	r3, #1
 80141c6:	e02a      	b.n	801421e <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80141c8:	683b      	ldr	r3, [r7, #0]
 80141ca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80141ce:	f003 0302 	and.w	r3, r3, #2
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	d101      	bne.n	80141da <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80141d6:	2300      	movs	r3, #0
 80141d8:	e021      	b.n	801421e <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80141da:	683b      	ldr	r3, [r7, #0]
 80141dc:	3304      	adds	r3, #4
 80141de:	681b      	ldr	r3, [r3, #0]
 80141e0:	687a      	ldr	r2, [r7, #4]
 80141e2:	429a      	cmp	r2, r3
 80141e4:	d101      	bne.n	80141ea <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80141e6:	2300      	movs	r3, #0
 80141e8:	e019      	b.n	801421e <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80141ea:	68fa      	ldr	r2, [r7, #12]
 80141ec:	683b      	ldr	r3, [r7, #0]
 80141ee:	3304      	adds	r3, #4
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	405a      	eors	r2, r3
 80141f4:	683b      	ldr	r3, [r7, #0]
 80141f6:	3308      	adds	r3, #8
 80141f8:	681b      	ldr	r3, [r3, #0]
 80141fa:	4013      	ands	r3, r2
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d10d      	bne.n	801421c <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014200:	683b      	ldr	r3, [r7, #0]
 8014202:	3308      	adds	r3, #8
 8014204:	681b      	ldr	r3, [r3, #0]
 8014206:	43da      	mvns	r2, r3
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801420c:	683b      	ldr	r3, [r7, #0]
 801420e:	3308      	adds	r3, #8
 8014210:	681b      	ldr	r3, [r3, #0]
 8014212:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014214:	429a      	cmp	r2, r3
 8014216:	d101      	bne.n	801421c <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8014218:	2301      	movs	r3, #1
 801421a:	e000      	b.n	801421e <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801421c:	2300      	movs	r3, #0
  }
}
 801421e:	4618      	mov	r0, r3
 8014220:	3714      	adds	r7, #20
 8014222:	46bd      	mov	sp, r7
 8014224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014228:	4770      	bx	lr
	...

0801422c <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801422c:	b580      	push	{r7, lr}
 801422e:	b084      	sub	sp, #16
 8014230:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8014232:	2300      	movs	r3, #0
 8014234:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8014236:	4b12      	ldr	r3, [pc, #72]	@ (8014280 <ip_reass_tmr+0x54>)
 8014238:	681b      	ldr	r3, [r3, #0]
 801423a:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801423c:	e018      	b.n	8014270 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	7fdb      	ldrb	r3, [r3, #31]
 8014242:	2b00      	cmp	r3, #0
 8014244:	d00b      	beq.n	801425e <ip_reass_tmr+0x32>
      r->timer--;
 8014246:	68fb      	ldr	r3, [r7, #12]
 8014248:	7fdb      	ldrb	r3, [r3, #31]
 801424a:	3b01      	subs	r3, #1
 801424c:	b2da      	uxtb	r2, r3
 801424e:	68fb      	ldr	r3, [r7, #12]
 8014250:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8014252:	68fb      	ldr	r3, [r7, #12]
 8014254:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8014256:	68fb      	ldr	r3, [r7, #12]
 8014258:	681b      	ldr	r3, [r3, #0]
 801425a:	60fb      	str	r3, [r7, #12]
 801425c:	e008      	b.n	8014270 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801425e:	68fb      	ldr	r3, [r7, #12]
 8014260:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8014262:	68fb      	ldr	r3, [r7, #12]
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8014268:	68b9      	ldr	r1, [r7, #8]
 801426a:	6878      	ldr	r0, [r7, #4]
 801426c:	f000 f80a 	bl	8014284 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8014270:	68fb      	ldr	r3, [r7, #12]
 8014272:	2b00      	cmp	r3, #0
 8014274:	d1e3      	bne.n	801423e <ip_reass_tmr+0x12>
    }
  }
}
 8014276:	bf00      	nop
 8014278:	bf00      	nop
 801427a:	3710      	adds	r7, #16
 801427c:	46bd      	mov	sp, r7
 801427e:	bd80      	pop	{r7, pc}
 8014280:	20008b94 	.word	0x20008b94

08014284 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8014284:	b580      	push	{r7, lr}
 8014286:	b088      	sub	sp, #32
 8014288:	af00      	add	r7, sp, #0
 801428a:	6078      	str	r0, [r7, #4]
 801428c:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801428e:	2300      	movs	r3, #0
 8014290:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8014292:	683a      	ldr	r2, [r7, #0]
 8014294:	687b      	ldr	r3, [r7, #4]
 8014296:	429a      	cmp	r2, r3
 8014298:	d105      	bne.n	80142a6 <ip_reass_free_complete_datagram+0x22>
 801429a:	4b45      	ldr	r3, [pc, #276]	@ (80143b0 <ip_reass_free_complete_datagram+0x12c>)
 801429c:	22ab      	movs	r2, #171	@ 0xab
 801429e:	4945      	ldr	r1, [pc, #276]	@ (80143b4 <ip_reass_free_complete_datagram+0x130>)
 80142a0:	4845      	ldr	r0, [pc, #276]	@ (80143b8 <ip_reass_free_complete_datagram+0x134>)
 80142a2:	f001 fc2d 	bl	8015b00 <iprintf>
  if (prev != NULL) {
 80142a6:	683b      	ldr	r3, [r7, #0]
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d00a      	beq.n	80142c2 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80142ac:	683b      	ldr	r3, [r7, #0]
 80142ae:	681b      	ldr	r3, [r3, #0]
 80142b0:	687a      	ldr	r2, [r7, #4]
 80142b2:	429a      	cmp	r2, r3
 80142b4:	d005      	beq.n	80142c2 <ip_reass_free_complete_datagram+0x3e>
 80142b6:	4b3e      	ldr	r3, [pc, #248]	@ (80143b0 <ip_reass_free_complete_datagram+0x12c>)
 80142b8:	22ad      	movs	r2, #173	@ 0xad
 80142ba:	4940      	ldr	r1, [pc, #256]	@ (80143bc <ip_reass_free_complete_datagram+0x138>)
 80142bc:	483e      	ldr	r0, [pc, #248]	@ (80143b8 <ip_reass_free_complete_datagram+0x134>)
 80142be:	f001 fc1f 	bl	8015b00 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	685b      	ldr	r3, [r3, #4]
 80142c6:	685b      	ldr	r3, [r3, #4]
 80142c8:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80142ca:	697b      	ldr	r3, [r7, #20]
 80142cc:	889b      	ldrh	r3, [r3, #4]
 80142ce:	b29b      	uxth	r3, r3
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	d12a      	bne.n	801432a <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	685b      	ldr	r3, [r3, #4]
 80142d8:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80142da:	697b      	ldr	r3, [r7, #20]
 80142dc:	681a      	ldr	r2, [r3, #0]
 80142de:	687b      	ldr	r3, [r7, #4]
 80142e0:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80142e2:	69bb      	ldr	r3, [r7, #24]
 80142e4:	6858      	ldr	r0, [r3, #4]
 80142e6:	687b      	ldr	r3, [r7, #4]
 80142e8:	3308      	adds	r3, #8
 80142ea:	2214      	movs	r2, #20
 80142ec:	4619      	mov	r1, r3
 80142ee:	f001 fdd8 	bl	8015ea2 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80142f2:	2101      	movs	r1, #1
 80142f4:	69b8      	ldr	r0, [r7, #24]
 80142f6:	f7ff fc47 	bl	8013b88 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80142fa:	69b8      	ldr	r0, [r7, #24]
 80142fc:	f7f8 fc48 	bl	800cb90 <pbuf_clen>
 8014300:	4603      	mov	r3, r0
 8014302:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014304:	8bfa      	ldrh	r2, [r7, #30]
 8014306:	8a7b      	ldrh	r3, [r7, #18]
 8014308:	4413      	add	r3, r2
 801430a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801430e:	db05      	blt.n	801431c <ip_reass_free_complete_datagram+0x98>
 8014310:	4b27      	ldr	r3, [pc, #156]	@ (80143b0 <ip_reass_free_complete_datagram+0x12c>)
 8014312:	22bc      	movs	r2, #188	@ 0xbc
 8014314:	492a      	ldr	r1, [pc, #168]	@ (80143c0 <ip_reass_free_complete_datagram+0x13c>)
 8014316:	4828      	ldr	r0, [pc, #160]	@ (80143b8 <ip_reass_free_complete_datagram+0x134>)
 8014318:	f001 fbf2 	bl	8015b00 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801431c:	8bfa      	ldrh	r2, [r7, #30]
 801431e:	8a7b      	ldrh	r3, [r7, #18]
 8014320:	4413      	add	r3, r2
 8014322:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8014324:	69b8      	ldr	r0, [r7, #24]
 8014326:	f7f8 fbab 	bl	800ca80 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801432a:	687b      	ldr	r3, [r7, #4]
 801432c:	685b      	ldr	r3, [r3, #4]
 801432e:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8014330:	e01f      	b.n	8014372 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8014332:	69bb      	ldr	r3, [r7, #24]
 8014334:	685b      	ldr	r3, [r3, #4]
 8014336:	617b      	str	r3, [r7, #20]
    pcur = p;
 8014338:	69bb      	ldr	r3, [r7, #24]
 801433a:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801433c:	697b      	ldr	r3, [r7, #20]
 801433e:	681b      	ldr	r3, [r3, #0]
 8014340:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8014342:	68f8      	ldr	r0, [r7, #12]
 8014344:	f7f8 fc24 	bl	800cb90 <pbuf_clen>
 8014348:	4603      	mov	r3, r0
 801434a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801434c:	8bfa      	ldrh	r2, [r7, #30]
 801434e:	8a7b      	ldrh	r3, [r7, #18]
 8014350:	4413      	add	r3, r2
 8014352:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014356:	db05      	blt.n	8014364 <ip_reass_free_complete_datagram+0xe0>
 8014358:	4b15      	ldr	r3, [pc, #84]	@ (80143b0 <ip_reass_free_complete_datagram+0x12c>)
 801435a:	22cc      	movs	r2, #204	@ 0xcc
 801435c:	4918      	ldr	r1, [pc, #96]	@ (80143c0 <ip_reass_free_complete_datagram+0x13c>)
 801435e:	4816      	ldr	r0, [pc, #88]	@ (80143b8 <ip_reass_free_complete_datagram+0x134>)
 8014360:	f001 fbce 	bl	8015b00 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8014364:	8bfa      	ldrh	r2, [r7, #30]
 8014366:	8a7b      	ldrh	r3, [r7, #18]
 8014368:	4413      	add	r3, r2
 801436a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801436c:	68f8      	ldr	r0, [r7, #12]
 801436e:	f7f8 fb87 	bl	800ca80 <pbuf_free>
  while (p != NULL) {
 8014372:	69bb      	ldr	r3, [r7, #24]
 8014374:	2b00      	cmp	r3, #0
 8014376:	d1dc      	bne.n	8014332 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8014378:	6839      	ldr	r1, [r7, #0]
 801437a:	6878      	ldr	r0, [r7, #4]
 801437c:	f000 f8c2 	bl	8014504 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8014380:	4b10      	ldr	r3, [pc, #64]	@ (80143c4 <ip_reass_free_complete_datagram+0x140>)
 8014382:	881b      	ldrh	r3, [r3, #0]
 8014384:	8bfa      	ldrh	r2, [r7, #30]
 8014386:	429a      	cmp	r2, r3
 8014388:	d905      	bls.n	8014396 <ip_reass_free_complete_datagram+0x112>
 801438a:	4b09      	ldr	r3, [pc, #36]	@ (80143b0 <ip_reass_free_complete_datagram+0x12c>)
 801438c:	22d2      	movs	r2, #210	@ 0xd2
 801438e:	490e      	ldr	r1, [pc, #56]	@ (80143c8 <ip_reass_free_complete_datagram+0x144>)
 8014390:	4809      	ldr	r0, [pc, #36]	@ (80143b8 <ip_reass_free_complete_datagram+0x134>)
 8014392:	f001 fbb5 	bl	8015b00 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8014396:	4b0b      	ldr	r3, [pc, #44]	@ (80143c4 <ip_reass_free_complete_datagram+0x140>)
 8014398:	881a      	ldrh	r2, [r3, #0]
 801439a:	8bfb      	ldrh	r3, [r7, #30]
 801439c:	1ad3      	subs	r3, r2, r3
 801439e:	b29a      	uxth	r2, r3
 80143a0:	4b08      	ldr	r3, [pc, #32]	@ (80143c4 <ip_reass_free_complete_datagram+0x140>)
 80143a2:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80143a4:	8bfb      	ldrh	r3, [r7, #30]
}
 80143a6:	4618      	mov	r0, r3
 80143a8:	3720      	adds	r7, #32
 80143aa:	46bd      	mov	sp, r7
 80143ac:	bd80      	pop	{r7, pc}
 80143ae:	bf00      	nop
 80143b0:	0801aaa4 	.word	0x0801aaa4
 80143b4:	0801aae0 	.word	0x0801aae0
 80143b8:	0801aaec 	.word	0x0801aaec
 80143bc:	0801ab14 	.word	0x0801ab14
 80143c0:	0801ab28 	.word	0x0801ab28
 80143c4:	20008b98 	.word	0x20008b98
 80143c8:	0801ab48 	.word	0x0801ab48

080143cc <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80143cc:	b580      	push	{r7, lr}
 80143ce:	b08a      	sub	sp, #40	@ 0x28
 80143d0:	af00      	add	r7, sp, #0
 80143d2:	6078      	str	r0, [r7, #4]
 80143d4:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80143d6:	2300      	movs	r3, #0
 80143d8:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80143da:	2300      	movs	r3, #0
 80143dc:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80143de:	2300      	movs	r3, #0
 80143e0:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80143e2:	2300      	movs	r3, #0
 80143e4:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80143e6:	2300      	movs	r3, #0
 80143e8:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80143ea:	4b28      	ldr	r3, [pc, #160]	@ (801448c <ip_reass_remove_oldest_datagram+0xc0>)
 80143ec:	681b      	ldr	r3, [r3, #0]
 80143ee:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 80143f0:	e030      	b.n	8014454 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80143f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143f4:	695a      	ldr	r2, [r3, #20]
 80143f6:	687b      	ldr	r3, [r7, #4]
 80143f8:	68db      	ldr	r3, [r3, #12]
 80143fa:	429a      	cmp	r2, r3
 80143fc:	d10c      	bne.n	8014418 <ip_reass_remove_oldest_datagram+0x4c>
 80143fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014400:	699a      	ldr	r2, [r3, #24]
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	691b      	ldr	r3, [r3, #16]
 8014406:	429a      	cmp	r2, r3
 8014408:	d106      	bne.n	8014418 <ip_reass_remove_oldest_datagram+0x4c>
 801440a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801440c:	899a      	ldrh	r2, [r3, #12]
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	889b      	ldrh	r3, [r3, #4]
 8014412:	b29b      	uxth	r3, r3
 8014414:	429a      	cmp	r2, r3
 8014416:	d014      	beq.n	8014442 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8014418:	693b      	ldr	r3, [r7, #16]
 801441a:	3301      	adds	r3, #1
 801441c:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801441e:	6a3b      	ldr	r3, [r7, #32]
 8014420:	2b00      	cmp	r3, #0
 8014422:	d104      	bne.n	801442e <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8014424:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014426:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014428:	69fb      	ldr	r3, [r7, #28]
 801442a:	61bb      	str	r3, [r7, #24]
 801442c:	e009      	b.n	8014442 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014430:	7fda      	ldrb	r2, [r3, #31]
 8014432:	6a3b      	ldr	r3, [r7, #32]
 8014434:	7fdb      	ldrb	r3, [r3, #31]
 8014436:	429a      	cmp	r2, r3
 8014438:	d803      	bhi.n	8014442 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801443a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801443c:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801443e:	69fb      	ldr	r3, [r7, #28]
 8014440:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8014442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014444:	681b      	ldr	r3, [r3, #0]
 8014446:	2b00      	cmp	r3, #0
 8014448:	d001      	beq.n	801444e <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801444a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801444c:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801444e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014450:	681b      	ldr	r3, [r3, #0]
 8014452:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8014454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014456:	2b00      	cmp	r3, #0
 8014458:	d1cb      	bne.n	80143f2 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801445a:	6a3b      	ldr	r3, [r7, #32]
 801445c:	2b00      	cmp	r3, #0
 801445e:	d008      	beq.n	8014472 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8014460:	69b9      	ldr	r1, [r7, #24]
 8014462:	6a38      	ldr	r0, [r7, #32]
 8014464:	f7ff ff0e 	bl	8014284 <ip_reass_free_complete_datagram>
 8014468:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801446a:	697a      	ldr	r2, [r7, #20]
 801446c:	68fb      	ldr	r3, [r7, #12]
 801446e:	4413      	add	r3, r2
 8014470:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8014472:	697a      	ldr	r2, [r7, #20]
 8014474:	683b      	ldr	r3, [r7, #0]
 8014476:	429a      	cmp	r2, r3
 8014478:	da02      	bge.n	8014480 <ip_reass_remove_oldest_datagram+0xb4>
 801447a:	693b      	ldr	r3, [r7, #16]
 801447c:	2b01      	cmp	r3, #1
 801447e:	dcac      	bgt.n	80143da <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8014480:	697b      	ldr	r3, [r7, #20]
}
 8014482:	4618      	mov	r0, r3
 8014484:	3728      	adds	r7, #40	@ 0x28
 8014486:	46bd      	mov	sp, r7
 8014488:	bd80      	pop	{r7, pc}
 801448a:	bf00      	nop
 801448c:	20008b94 	.word	0x20008b94

08014490 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8014490:	b580      	push	{r7, lr}
 8014492:	b084      	sub	sp, #16
 8014494:	af00      	add	r7, sp, #0
 8014496:	6078      	str	r0, [r7, #4]
 8014498:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801449a:	2004      	movs	r0, #4
 801449c:	f7f7 fc0a 	bl	800bcb4 <memp_malloc>
 80144a0:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80144a2:	68fb      	ldr	r3, [r7, #12]
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	d110      	bne.n	80144ca <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80144a8:	6839      	ldr	r1, [r7, #0]
 80144aa:	6878      	ldr	r0, [r7, #4]
 80144ac:	f7ff ff8e 	bl	80143cc <ip_reass_remove_oldest_datagram>
 80144b0:	4602      	mov	r2, r0
 80144b2:	683b      	ldr	r3, [r7, #0]
 80144b4:	4293      	cmp	r3, r2
 80144b6:	dc03      	bgt.n	80144c0 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80144b8:	2004      	movs	r0, #4
 80144ba:	f7f7 fbfb 	bl	800bcb4 <memp_malloc>
 80144be:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80144c0:	68fb      	ldr	r3, [r7, #12]
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d101      	bne.n	80144ca <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80144c6:	2300      	movs	r3, #0
 80144c8:	e016      	b.n	80144f8 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80144ca:	2220      	movs	r2, #32
 80144cc:	2100      	movs	r1, #0
 80144ce:	68f8      	ldr	r0, [r7, #12]
 80144d0:	f001 fc6e 	bl	8015db0 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80144d4:	68fb      	ldr	r3, [r7, #12]
 80144d6:	220f      	movs	r2, #15
 80144d8:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80144da:	4b09      	ldr	r3, [pc, #36]	@ (8014500 <ip_reass_enqueue_new_datagram+0x70>)
 80144dc:	681a      	ldr	r2, [r3, #0]
 80144de:	68fb      	ldr	r3, [r7, #12]
 80144e0:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80144e2:	4a07      	ldr	r2, [pc, #28]	@ (8014500 <ip_reass_enqueue_new_datagram+0x70>)
 80144e4:	68fb      	ldr	r3, [r7, #12]
 80144e6:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80144e8:	68fb      	ldr	r3, [r7, #12]
 80144ea:	3308      	adds	r3, #8
 80144ec:	2214      	movs	r2, #20
 80144ee:	6879      	ldr	r1, [r7, #4]
 80144f0:	4618      	mov	r0, r3
 80144f2:	f001 fcd6 	bl	8015ea2 <memcpy>
  return ipr;
 80144f6:	68fb      	ldr	r3, [r7, #12]
}
 80144f8:	4618      	mov	r0, r3
 80144fa:	3710      	adds	r7, #16
 80144fc:	46bd      	mov	sp, r7
 80144fe:	bd80      	pop	{r7, pc}
 8014500:	20008b94 	.word	0x20008b94

08014504 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8014504:	b580      	push	{r7, lr}
 8014506:	b082      	sub	sp, #8
 8014508:	af00      	add	r7, sp, #0
 801450a:	6078      	str	r0, [r7, #4]
 801450c:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801450e:	4b10      	ldr	r3, [pc, #64]	@ (8014550 <ip_reass_dequeue_datagram+0x4c>)
 8014510:	681b      	ldr	r3, [r3, #0]
 8014512:	687a      	ldr	r2, [r7, #4]
 8014514:	429a      	cmp	r2, r3
 8014516:	d104      	bne.n	8014522 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8014518:	687b      	ldr	r3, [r7, #4]
 801451a:	681b      	ldr	r3, [r3, #0]
 801451c:	4a0c      	ldr	r2, [pc, #48]	@ (8014550 <ip_reass_dequeue_datagram+0x4c>)
 801451e:	6013      	str	r3, [r2, #0]
 8014520:	e00d      	b.n	801453e <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8014522:	683b      	ldr	r3, [r7, #0]
 8014524:	2b00      	cmp	r3, #0
 8014526:	d106      	bne.n	8014536 <ip_reass_dequeue_datagram+0x32>
 8014528:	4b0a      	ldr	r3, [pc, #40]	@ (8014554 <ip_reass_dequeue_datagram+0x50>)
 801452a:	f240 1245 	movw	r2, #325	@ 0x145
 801452e:	490a      	ldr	r1, [pc, #40]	@ (8014558 <ip_reass_dequeue_datagram+0x54>)
 8014530:	480a      	ldr	r0, [pc, #40]	@ (801455c <ip_reass_dequeue_datagram+0x58>)
 8014532:	f001 fae5 	bl	8015b00 <iprintf>
    prev->next = ipr->next;
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	681a      	ldr	r2, [r3, #0]
 801453a:	683b      	ldr	r3, [r7, #0]
 801453c:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801453e:	6879      	ldr	r1, [r7, #4]
 8014540:	2004      	movs	r0, #4
 8014542:	f7f7 fc27 	bl	800bd94 <memp_free>
}
 8014546:	bf00      	nop
 8014548:	3708      	adds	r7, #8
 801454a:	46bd      	mov	sp, r7
 801454c:	bd80      	pop	{r7, pc}
 801454e:	bf00      	nop
 8014550:	20008b94 	.word	0x20008b94
 8014554:	0801aaa4 	.word	0x0801aaa4
 8014558:	0801ab6c 	.word	0x0801ab6c
 801455c:	0801aaec 	.word	0x0801aaec

08014560 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8014560:	b580      	push	{r7, lr}
 8014562:	b08c      	sub	sp, #48	@ 0x30
 8014564:	af00      	add	r7, sp, #0
 8014566:	60f8      	str	r0, [r7, #12]
 8014568:	60b9      	str	r1, [r7, #8]
 801456a:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801456c:	2300      	movs	r3, #0
 801456e:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8014570:	2301      	movs	r3, #1
 8014572:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8014574:	68bb      	ldr	r3, [r7, #8]
 8014576:	685b      	ldr	r3, [r3, #4]
 8014578:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801457a:	69fb      	ldr	r3, [r7, #28]
 801457c:	885b      	ldrh	r3, [r3, #2]
 801457e:	b29b      	uxth	r3, r3
 8014580:	4618      	mov	r0, r3
 8014582:	f7f6 ff23 	bl	800b3cc <lwip_htons>
 8014586:	4603      	mov	r3, r0
 8014588:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801458a:	69fb      	ldr	r3, [r7, #28]
 801458c:	781b      	ldrb	r3, [r3, #0]
 801458e:	f003 030f 	and.w	r3, r3, #15
 8014592:	b2db      	uxtb	r3, r3
 8014594:	009b      	lsls	r3, r3, #2
 8014596:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8014598:	7e7b      	ldrb	r3, [r7, #25]
 801459a:	b29b      	uxth	r3, r3
 801459c:	8b7a      	ldrh	r2, [r7, #26]
 801459e:	429a      	cmp	r2, r3
 80145a0:	d202      	bcs.n	80145a8 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 80145a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80145a6:	e135      	b.n	8014814 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 80145a8:	7e7b      	ldrb	r3, [r7, #25]
 80145aa:	b29b      	uxth	r3, r3
 80145ac:	8b7a      	ldrh	r2, [r7, #26]
 80145ae:	1ad3      	subs	r3, r2, r3
 80145b0:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 80145b2:	69fb      	ldr	r3, [r7, #28]
 80145b4:	88db      	ldrh	r3, [r3, #6]
 80145b6:	b29b      	uxth	r3, r3
 80145b8:	4618      	mov	r0, r3
 80145ba:	f7f6 ff07 	bl	800b3cc <lwip_htons>
 80145be:	4603      	mov	r3, r0
 80145c0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80145c4:	b29b      	uxth	r3, r3
 80145c6:	00db      	lsls	r3, r3, #3
 80145c8:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 80145ca:	68bb      	ldr	r3, [r7, #8]
 80145cc:	685b      	ldr	r3, [r3, #4]
 80145ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 80145d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145d2:	2200      	movs	r2, #0
 80145d4:	701a      	strb	r2, [r3, #0]
 80145d6:	2200      	movs	r2, #0
 80145d8:	705a      	strb	r2, [r3, #1]
 80145da:	2200      	movs	r2, #0
 80145dc:	709a      	strb	r2, [r3, #2]
 80145de:	2200      	movs	r2, #0
 80145e0:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 80145e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145e4:	8afa      	ldrh	r2, [r7, #22]
 80145e6:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 80145e8:	8afa      	ldrh	r2, [r7, #22]
 80145ea:	8b7b      	ldrh	r3, [r7, #26]
 80145ec:	4413      	add	r3, r2
 80145ee:	b29a      	uxth	r2, r3
 80145f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145f2:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 80145f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80145f6:	88db      	ldrh	r3, [r3, #6]
 80145f8:	b29b      	uxth	r3, r3
 80145fa:	8afa      	ldrh	r2, [r7, #22]
 80145fc:	429a      	cmp	r2, r3
 80145fe:	d902      	bls.n	8014606 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014600:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014604:	e106      	b.n	8014814 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8014606:	68fb      	ldr	r3, [r7, #12]
 8014608:	685b      	ldr	r3, [r3, #4]
 801460a:	627b      	str	r3, [r7, #36]	@ 0x24
 801460c:	e068      	b.n	80146e0 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801460e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014610:	685b      	ldr	r3, [r3, #4]
 8014612:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8014614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014616:	889b      	ldrh	r3, [r3, #4]
 8014618:	b29a      	uxth	r2, r3
 801461a:	693b      	ldr	r3, [r7, #16]
 801461c:	889b      	ldrh	r3, [r3, #4]
 801461e:	b29b      	uxth	r3, r3
 8014620:	429a      	cmp	r2, r3
 8014622:	d235      	bcs.n	8014690 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8014624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014626:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014628:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801462a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801462c:	2b00      	cmp	r3, #0
 801462e:	d020      	beq.n	8014672 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8014630:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014632:	889b      	ldrh	r3, [r3, #4]
 8014634:	b29a      	uxth	r2, r3
 8014636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014638:	88db      	ldrh	r3, [r3, #6]
 801463a:	b29b      	uxth	r3, r3
 801463c:	429a      	cmp	r2, r3
 801463e:	d307      	bcc.n	8014650 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8014640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014642:	88db      	ldrh	r3, [r3, #6]
 8014644:	b29a      	uxth	r2, r3
 8014646:	693b      	ldr	r3, [r7, #16]
 8014648:	889b      	ldrh	r3, [r3, #4]
 801464a:	b29b      	uxth	r3, r3
 801464c:	429a      	cmp	r2, r3
 801464e:	d902      	bls.n	8014656 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014650:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014654:	e0de      	b.n	8014814 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8014656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014658:	68ba      	ldr	r2, [r7, #8]
 801465a:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801465c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801465e:	88db      	ldrh	r3, [r3, #6]
 8014660:	b29a      	uxth	r2, r3
 8014662:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014664:	889b      	ldrh	r3, [r3, #4]
 8014666:	b29b      	uxth	r3, r3
 8014668:	429a      	cmp	r2, r3
 801466a:	d03d      	beq.n	80146e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801466c:	2300      	movs	r3, #0
 801466e:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8014670:	e03a      	b.n	80146e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8014672:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014674:	88db      	ldrh	r3, [r3, #6]
 8014676:	b29a      	uxth	r2, r3
 8014678:	693b      	ldr	r3, [r7, #16]
 801467a:	889b      	ldrh	r3, [r3, #4]
 801467c:	b29b      	uxth	r3, r3
 801467e:	429a      	cmp	r2, r3
 8014680:	d902      	bls.n	8014688 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014682:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8014686:	e0c5      	b.n	8014814 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8014688:	68fb      	ldr	r3, [r7, #12]
 801468a:	68ba      	ldr	r2, [r7, #8]
 801468c:	605a      	str	r2, [r3, #4]
      break;
 801468e:	e02b      	b.n	80146e8 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8014690:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014692:	889b      	ldrh	r3, [r3, #4]
 8014694:	b29a      	uxth	r2, r3
 8014696:	693b      	ldr	r3, [r7, #16]
 8014698:	889b      	ldrh	r3, [r3, #4]
 801469a:	b29b      	uxth	r3, r3
 801469c:	429a      	cmp	r2, r3
 801469e:	d102      	bne.n	80146a6 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80146a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80146a4:	e0b6      	b.n	8014814 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80146a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146a8:	889b      	ldrh	r3, [r3, #4]
 80146aa:	b29a      	uxth	r2, r3
 80146ac:	693b      	ldr	r3, [r7, #16]
 80146ae:	88db      	ldrh	r3, [r3, #6]
 80146b0:	b29b      	uxth	r3, r3
 80146b2:	429a      	cmp	r2, r3
 80146b4:	d202      	bcs.n	80146bc <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80146b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80146ba:	e0ab      	b.n	8014814 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80146bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d009      	beq.n	80146d6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80146c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146c4:	88db      	ldrh	r3, [r3, #6]
 80146c6:	b29a      	uxth	r2, r3
 80146c8:	693b      	ldr	r3, [r7, #16]
 80146ca:	889b      	ldrh	r3, [r3, #4]
 80146cc:	b29b      	uxth	r3, r3
 80146ce:	429a      	cmp	r2, r3
 80146d0:	d001      	beq.n	80146d6 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80146d2:	2300      	movs	r3, #0
 80146d4:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80146d6:	693b      	ldr	r3, [r7, #16]
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 80146dc:	693b      	ldr	r3, [r7, #16]
 80146de:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 80146e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146e2:	2b00      	cmp	r3, #0
 80146e4:	d193      	bne.n	801460e <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80146e6:	e000      	b.n	80146ea <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 80146e8:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 80146ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d12d      	bne.n	801474c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 80146f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146f2:	2b00      	cmp	r3, #0
 80146f4:	d01c      	beq.n	8014730 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 80146f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146f8:	88db      	ldrh	r3, [r3, #6]
 80146fa:	b29a      	uxth	r2, r3
 80146fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80146fe:	889b      	ldrh	r3, [r3, #4]
 8014700:	b29b      	uxth	r3, r3
 8014702:	429a      	cmp	r2, r3
 8014704:	d906      	bls.n	8014714 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8014706:	4b45      	ldr	r3, [pc, #276]	@ (801481c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014708:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 801470c:	4944      	ldr	r1, [pc, #272]	@ (8014820 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801470e:	4845      	ldr	r0, [pc, #276]	@ (8014824 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014710:	f001 f9f6 	bl	8015b00 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8014714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014716:	68ba      	ldr	r2, [r7, #8]
 8014718:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801471a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801471c:	88db      	ldrh	r3, [r3, #6]
 801471e:	b29a      	uxth	r2, r3
 8014720:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014722:	889b      	ldrh	r3, [r3, #4]
 8014724:	b29b      	uxth	r3, r3
 8014726:	429a      	cmp	r2, r3
 8014728:	d010      	beq.n	801474c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801472a:	2300      	movs	r3, #0
 801472c:	623b      	str	r3, [r7, #32]
 801472e:	e00d      	b.n	801474c <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8014730:	68fb      	ldr	r3, [r7, #12]
 8014732:	685b      	ldr	r3, [r3, #4]
 8014734:	2b00      	cmp	r3, #0
 8014736:	d006      	beq.n	8014746 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8014738:	4b38      	ldr	r3, [pc, #224]	@ (801481c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801473a:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 801473e:	493a      	ldr	r1, [pc, #232]	@ (8014828 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8014740:	4838      	ldr	r0, [pc, #224]	@ (8014824 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014742:	f001 f9dd 	bl	8015b00 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	68ba      	ldr	r2, [r7, #8]
 801474a:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801474c:	687b      	ldr	r3, [r7, #4]
 801474e:	2b00      	cmp	r3, #0
 8014750:	d105      	bne.n	801475e <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	7f9b      	ldrb	r3, [r3, #30]
 8014756:	f003 0301 	and.w	r3, r3, #1
 801475a:	2b00      	cmp	r3, #0
 801475c:	d059      	beq.n	8014812 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801475e:	6a3b      	ldr	r3, [r7, #32]
 8014760:	2b00      	cmp	r3, #0
 8014762:	d04f      	beq.n	8014804 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8014764:	68fb      	ldr	r3, [r7, #12]
 8014766:	685b      	ldr	r3, [r3, #4]
 8014768:	2b00      	cmp	r3, #0
 801476a:	d006      	beq.n	801477a <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801476c:	68fb      	ldr	r3, [r7, #12]
 801476e:	685b      	ldr	r3, [r3, #4]
 8014770:	685b      	ldr	r3, [r3, #4]
 8014772:	889b      	ldrh	r3, [r3, #4]
 8014774:	b29b      	uxth	r3, r3
 8014776:	2b00      	cmp	r3, #0
 8014778:	d002      	beq.n	8014780 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801477a:	2300      	movs	r3, #0
 801477c:	623b      	str	r3, [r7, #32]
 801477e:	e041      	b.n	8014804 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8014780:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014782:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8014784:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014786:	681b      	ldr	r3, [r3, #0]
 8014788:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 801478a:	e012      	b.n	80147b2 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801478c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801478e:	685b      	ldr	r3, [r3, #4]
 8014790:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 8014792:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014794:	88db      	ldrh	r3, [r3, #6]
 8014796:	b29a      	uxth	r2, r3
 8014798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801479a:	889b      	ldrh	r3, [r3, #4]
 801479c:	b29b      	uxth	r3, r3
 801479e:	429a      	cmp	r2, r3
 80147a0:	d002      	beq.n	80147a8 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80147a2:	2300      	movs	r3, #0
 80147a4:	623b      	str	r3, [r7, #32]
            break;
 80147a6:	e007      	b.n	80147b8 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80147a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147aa:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 80147ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147ae:	681b      	ldr	r3, [r3, #0]
 80147b0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80147b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d1e9      	bne.n	801478c <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80147b8:	6a3b      	ldr	r3, [r7, #32]
 80147ba:	2b00      	cmp	r3, #0
 80147bc:	d022      	beq.n	8014804 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80147be:	68fb      	ldr	r3, [r7, #12]
 80147c0:	685b      	ldr	r3, [r3, #4]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	d106      	bne.n	80147d4 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80147c6:	4b15      	ldr	r3, [pc, #84]	@ (801481c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80147c8:	f240 12df 	movw	r2, #479	@ 0x1df
 80147cc:	4917      	ldr	r1, [pc, #92]	@ (801482c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80147ce:	4815      	ldr	r0, [pc, #84]	@ (8014824 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80147d0:	f001 f996 	bl	8015b00 <iprintf>
          LWIP_ASSERT("sanity check",
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	685b      	ldr	r3, [r3, #4]
 80147d8:	685b      	ldr	r3, [r3, #4]
 80147da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80147dc:	429a      	cmp	r2, r3
 80147de:	d106      	bne.n	80147ee <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80147e0:	4b0e      	ldr	r3, [pc, #56]	@ (801481c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80147e2:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80147e6:	4911      	ldr	r1, [pc, #68]	@ (801482c <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80147e8:	480e      	ldr	r0, [pc, #56]	@ (8014824 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80147ea:	f001 f989 	bl	8015b00 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 80147ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	d006      	beq.n	8014804 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 80147f6:	4b09      	ldr	r3, [pc, #36]	@ (801481c <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80147f8:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 80147fc:	490c      	ldr	r1, [pc, #48]	@ (8014830 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80147fe:	4809      	ldr	r0, [pc, #36]	@ (8014824 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014800:	f001 f97e 	bl	8015b00 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8014804:	6a3b      	ldr	r3, [r7, #32]
 8014806:	2b00      	cmp	r3, #0
 8014808:	bf14      	ite	ne
 801480a:	2301      	movne	r3, #1
 801480c:	2300      	moveq	r3, #0
 801480e:	b2db      	uxtb	r3, r3
 8014810:	e000      	b.n	8014814 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8014812:	2300      	movs	r3, #0
}
 8014814:	4618      	mov	r0, r3
 8014816:	3730      	adds	r7, #48	@ 0x30
 8014818:	46bd      	mov	sp, r7
 801481a:	bd80      	pop	{r7, pc}
 801481c:	0801aaa4 	.word	0x0801aaa4
 8014820:	0801ab88 	.word	0x0801ab88
 8014824:	0801aaec 	.word	0x0801aaec
 8014828:	0801aba8 	.word	0x0801aba8
 801482c:	0801abe0 	.word	0x0801abe0
 8014830:	0801abf0 	.word	0x0801abf0

08014834 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8014834:	b580      	push	{r7, lr}
 8014836:	b08e      	sub	sp, #56	@ 0x38
 8014838:	af00      	add	r7, sp, #0
 801483a:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	685b      	ldr	r3, [r3, #4]
 8014840:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8014842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014844:	781b      	ldrb	r3, [r3, #0]
 8014846:	f003 030f 	and.w	r3, r3, #15
 801484a:	b2db      	uxtb	r3, r3
 801484c:	009b      	lsls	r3, r3, #2
 801484e:	b2db      	uxtb	r3, r3
 8014850:	2b14      	cmp	r3, #20
 8014852:	f040 8171 	bne.w	8014b38 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8014856:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014858:	88db      	ldrh	r3, [r3, #6]
 801485a:	b29b      	uxth	r3, r3
 801485c:	4618      	mov	r0, r3
 801485e:	f7f6 fdb5 	bl	800b3cc <lwip_htons>
 8014862:	4603      	mov	r3, r0
 8014864:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014868:	b29b      	uxth	r3, r3
 801486a:	00db      	lsls	r3, r3, #3
 801486c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801486e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014870:	885b      	ldrh	r3, [r3, #2]
 8014872:	b29b      	uxth	r3, r3
 8014874:	4618      	mov	r0, r3
 8014876:	f7f6 fda9 	bl	800b3cc <lwip_htons>
 801487a:	4603      	mov	r3, r0
 801487c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801487e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014880:	781b      	ldrb	r3, [r3, #0]
 8014882:	f003 030f 	and.w	r3, r3, #15
 8014886:	b2db      	uxtb	r3, r3
 8014888:	009b      	lsls	r3, r3, #2
 801488a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 801488e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014892:	b29b      	uxth	r3, r3
 8014894:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8014896:	429a      	cmp	r2, r3
 8014898:	f0c0 8150 	bcc.w	8014b3c <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801489c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80148a0:	b29b      	uxth	r3, r3
 80148a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80148a4:	1ad3      	subs	r3, r2, r3
 80148a6:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80148a8:	6878      	ldr	r0, [r7, #4]
 80148aa:	f7f8 f971 	bl	800cb90 <pbuf_clen>
 80148ae:	4603      	mov	r3, r0
 80148b0:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80148b2:	4b8c      	ldr	r3, [pc, #560]	@ (8014ae4 <ip4_reass+0x2b0>)
 80148b4:	881b      	ldrh	r3, [r3, #0]
 80148b6:	461a      	mov	r2, r3
 80148b8:	8c3b      	ldrh	r3, [r7, #32]
 80148ba:	4413      	add	r3, r2
 80148bc:	2b0a      	cmp	r3, #10
 80148be:	dd10      	ble.n	80148e2 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80148c0:	8c3b      	ldrh	r3, [r7, #32]
 80148c2:	4619      	mov	r1, r3
 80148c4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80148c6:	f7ff fd81 	bl	80143cc <ip_reass_remove_oldest_datagram>
 80148ca:	4603      	mov	r3, r0
 80148cc:	2b00      	cmp	r3, #0
 80148ce:	f000 8137 	beq.w	8014b40 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80148d2:	4b84      	ldr	r3, [pc, #528]	@ (8014ae4 <ip4_reass+0x2b0>)
 80148d4:	881b      	ldrh	r3, [r3, #0]
 80148d6:	461a      	mov	r2, r3
 80148d8:	8c3b      	ldrh	r3, [r7, #32]
 80148da:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80148dc:	2b0a      	cmp	r3, #10
 80148de:	f300 812f 	bgt.w	8014b40 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80148e2:	4b81      	ldr	r3, [pc, #516]	@ (8014ae8 <ip4_reass+0x2b4>)
 80148e4:	681b      	ldr	r3, [r3, #0]
 80148e6:	633b      	str	r3, [r7, #48]	@ 0x30
 80148e8:	e015      	b.n	8014916 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 80148ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148ec:	695a      	ldr	r2, [r3, #20]
 80148ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148f0:	68db      	ldr	r3, [r3, #12]
 80148f2:	429a      	cmp	r2, r3
 80148f4:	d10c      	bne.n	8014910 <ip4_reass+0xdc>
 80148f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80148f8:	699a      	ldr	r2, [r3, #24]
 80148fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80148fc:	691b      	ldr	r3, [r3, #16]
 80148fe:	429a      	cmp	r2, r3
 8014900:	d106      	bne.n	8014910 <ip4_reass+0xdc>
 8014902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014904:	899a      	ldrh	r2, [r3, #12]
 8014906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014908:	889b      	ldrh	r3, [r3, #4]
 801490a:	b29b      	uxth	r3, r3
 801490c:	429a      	cmp	r2, r3
 801490e:	d006      	beq.n	801491e <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014912:	681b      	ldr	r3, [r3, #0]
 8014914:	633b      	str	r3, [r7, #48]	@ 0x30
 8014916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014918:	2b00      	cmp	r3, #0
 801491a:	d1e6      	bne.n	80148ea <ip4_reass+0xb6>
 801491c:	e000      	b.n	8014920 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801491e:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8014920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014922:	2b00      	cmp	r3, #0
 8014924:	d109      	bne.n	801493a <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8014926:	8c3b      	ldrh	r3, [r7, #32]
 8014928:	4619      	mov	r1, r3
 801492a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801492c:	f7ff fdb0 	bl	8014490 <ip_reass_enqueue_new_datagram>
 8014930:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8014932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014934:	2b00      	cmp	r3, #0
 8014936:	d11c      	bne.n	8014972 <ip4_reass+0x13e>
      goto nullreturn;
 8014938:	e105      	b.n	8014b46 <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801493a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801493c:	88db      	ldrh	r3, [r3, #6]
 801493e:	b29b      	uxth	r3, r3
 8014940:	4618      	mov	r0, r3
 8014942:	f7f6 fd43 	bl	800b3cc <lwip_htons>
 8014946:	4603      	mov	r3, r0
 8014948:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801494c:	2b00      	cmp	r3, #0
 801494e:	d110      	bne.n	8014972 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8014950:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014952:	89db      	ldrh	r3, [r3, #14]
 8014954:	4618      	mov	r0, r3
 8014956:	f7f6 fd39 	bl	800b3cc <lwip_htons>
 801495a:	4603      	mov	r3, r0
 801495c:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014960:	2b00      	cmp	r3, #0
 8014962:	d006      	beq.n	8014972 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8014964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014966:	3308      	adds	r3, #8
 8014968:	2214      	movs	r2, #20
 801496a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801496c:	4618      	mov	r0, r3
 801496e:	f001 fa98 	bl	8015ea2 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8014972:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014974:	88db      	ldrh	r3, [r3, #6]
 8014976:	b29b      	uxth	r3, r3
 8014978:	f003 0320 	and.w	r3, r3, #32
 801497c:	2b00      	cmp	r3, #0
 801497e:	bf0c      	ite	eq
 8014980:	2301      	moveq	r3, #1
 8014982:	2300      	movne	r3, #0
 8014984:	b2db      	uxtb	r3, r3
 8014986:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8014988:	69fb      	ldr	r3, [r7, #28]
 801498a:	2b00      	cmp	r3, #0
 801498c:	d00e      	beq.n	80149ac <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801498e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8014990:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014992:	4413      	add	r3, r2
 8014994:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8014996:	8b7a      	ldrh	r2, [r7, #26]
 8014998:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 801499a:	429a      	cmp	r2, r3
 801499c:	f0c0 80a0 	bcc.w	8014ae0 <ip4_reass+0x2ac>
 80149a0:	8b7b      	ldrh	r3, [r7, #26]
 80149a2:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80149a6:	4293      	cmp	r3, r2
 80149a8:	f200 809a 	bhi.w	8014ae0 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80149ac:	69fa      	ldr	r2, [r7, #28]
 80149ae:	6879      	ldr	r1, [r7, #4]
 80149b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80149b2:	f7ff fdd5 	bl	8014560 <ip_reass_chain_frag_into_datagram_and_validate>
 80149b6:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80149b8:	697b      	ldr	r3, [r7, #20]
 80149ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80149be:	f000 809b 	beq.w	8014af8 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80149c2:	4b48      	ldr	r3, [pc, #288]	@ (8014ae4 <ip4_reass+0x2b0>)
 80149c4:	881a      	ldrh	r2, [r3, #0]
 80149c6:	8c3b      	ldrh	r3, [r7, #32]
 80149c8:	4413      	add	r3, r2
 80149ca:	b29a      	uxth	r2, r3
 80149cc:	4b45      	ldr	r3, [pc, #276]	@ (8014ae4 <ip4_reass+0x2b0>)
 80149ce:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80149d0:	69fb      	ldr	r3, [r7, #28]
 80149d2:	2b00      	cmp	r3, #0
 80149d4:	d00d      	beq.n	80149f2 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80149d6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80149d8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80149da:	4413      	add	r3, r2
 80149dc:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80149de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149e0:	8a7a      	ldrh	r2, [r7, #18]
 80149e2:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80149e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149e6:	7f9b      	ldrb	r3, [r3, #30]
 80149e8:	f043 0301 	orr.w	r3, r3, #1
 80149ec:	b2da      	uxtb	r2, r3
 80149ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149f0:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 80149f2:	697b      	ldr	r3, [r7, #20]
 80149f4:	2b01      	cmp	r3, #1
 80149f6:	d171      	bne.n	8014adc <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 80149f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149fa:	8b9b      	ldrh	r3, [r3, #28]
 80149fc:	3314      	adds	r3, #20
 80149fe:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8014a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a02:	685b      	ldr	r3, [r3, #4]
 8014a04:	685b      	ldr	r3, [r3, #4]
 8014a06:	681b      	ldr	r3, [r3, #0]
 8014a08:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8014a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a0c:	685b      	ldr	r3, [r3, #4]
 8014a0e:	685b      	ldr	r3, [r3, #4]
 8014a10:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8014a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a14:	3308      	adds	r3, #8
 8014a16:	2214      	movs	r2, #20
 8014a18:	4619      	mov	r1, r3
 8014a1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014a1c:	f001 fa41 	bl	8015ea2 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8014a20:	8a3b      	ldrh	r3, [r7, #16]
 8014a22:	4618      	mov	r0, r3
 8014a24:	f7f6 fcd2 	bl	800b3cc <lwip_htons>
 8014a28:	4603      	mov	r3, r0
 8014a2a:	461a      	mov	r2, r3
 8014a2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a2e:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8014a30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a32:	2200      	movs	r2, #0
 8014a34:	719a      	strb	r2, [r3, #6]
 8014a36:	2200      	movs	r2, #0
 8014a38:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8014a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a3c:	2200      	movs	r2, #0
 8014a3e:	729a      	strb	r2, [r3, #10]
 8014a40:	2200      	movs	r2, #0
 8014a42:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8014a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a46:	685b      	ldr	r3, [r3, #4]
 8014a48:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8014a4a:	e00d      	b.n	8014a68 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8014a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a4e:	685b      	ldr	r3, [r3, #4]
 8014a50:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8014a52:	2114      	movs	r1, #20
 8014a54:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8014a56:	f7f7 ff8d 	bl	800c974 <pbuf_remove_header>
      pbuf_cat(p, r);
 8014a5a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014a5c:	6878      	ldr	r0, [r7, #4]
 8014a5e:	f7f8 f8d1 	bl	800cc04 <pbuf_cat>
      r = iprh->next_pbuf;
 8014a62:	68fb      	ldr	r3, [r7, #12]
 8014a64:	681b      	ldr	r3, [r3, #0]
 8014a66:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8014a68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a6a:	2b00      	cmp	r3, #0
 8014a6c:	d1ee      	bne.n	8014a4c <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8014a6e:	4b1e      	ldr	r3, [pc, #120]	@ (8014ae8 <ip4_reass+0x2b4>)
 8014a70:	681b      	ldr	r3, [r3, #0]
 8014a72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014a74:	429a      	cmp	r2, r3
 8014a76:	d102      	bne.n	8014a7e <ip4_reass+0x24a>
      ipr_prev = NULL;
 8014a78:	2300      	movs	r3, #0
 8014a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014a7c:	e010      	b.n	8014aa0 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014a7e:	4b1a      	ldr	r3, [pc, #104]	@ (8014ae8 <ip4_reass+0x2b4>)
 8014a80:	681b      	ldr	r3, [r3, #0]
 8014a82:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014a84:	e007      	b.n	8014a96 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8014a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a88:	681b      	ldr	r3, [r3, #0]
 8014a8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014a8c:	429a      	cmp	r2, r3
 8014a8e:	d006      	beq.n	8014a9e <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a92:	681b      	ldr	r3, [r3, #0]
 8014a94:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014a96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d1f4      	bne.n	8014a86 <ip4_reass+0x252>
 8014a9c:	e000      	b.n	8014aa0 <ip4_reass+0x26c>
          break;
 8014a9e:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8014aa0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014aa2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014aa4:	f7ff fd2e 	bl	8014504 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8014aa8:	6878      	ldr	r0, [r7, #4]
 8014aaa:	f7f8 f871 	bl	800cb90 <pbuf_clen>
 8014aae:	4603      	mov	r3, r0
 8014ab0:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8014ab2:	4b0c      	ldr	r3, [pc, #48]	@ (8014ae4 <ip4_reass+0x2b0>)
 8014ab4:	881b      	ldrh	r3, [r3, #0]
 8014ab6:	8c3a      	ldrh	r2, [r7, #32]
 8014ab8:	429a      	cmp	r2, r3
 8014aba:	d906      	bls.n	8014aca <ip4_reass+0x296>
 8014abc:	4b0b      	ldr	r3, [pc, #44]	@ (8014aec <ip4_reass+0x2b8>)
 8014abe:	f240 229b 	movw	r2, #667	@ 0x29b
 8014ac2:	490b      	ldr	r1, [pc, #44]	@ (8014af0 <ip4_reass+0x2bc>)
 8014ac4:	480b      	ldr	r0, [pc, #44]	@ (8014af4 <ip4_reass+0x2c0>)
 8014ac6:	f001 f81b 	bl	8015b00 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8014aca:	4b06      	ldr	r3, [pc, #24]	@ (8014ae4 <ip4_reass+0x2b0>)
 8014acc:	881a      	ldrh	r2, [r3, #0]
 8014ace:	8c3b      	ldrh	r3, [r7, #32]
 8014ad0:	1ad3      	subs	r3, r2, r3
 8014ad2:	b29a      	uxth	r2, r3
 8014ad4:	4b03      	ldr	r3, [pc, #12]	@ (8014ae4 <ip4_reass+0x2b0>)
 8014ad6:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	e038      	b.n	8014b4e <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8014adc:	2300      	movs	r3, #0
 8014ade:	e036      	b.n	8014b4e <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8014ae0:	bf00      	nop
 8014ae2:	e00a      	b.n	8014afa <ip4_reass+0x2c6>
 8014ae4:	20008b98 	.word	0x20008b98
 8014ae8:	20008b94 	.word	0x20008b94
 8014aec:	0801aaa4 	.word	0x0801aaa4
 8014af0:	0801ac14 	.word	0x0801ac14
 8014af4:	0801aaec 	.word	0x0801aaec
    goto nullreturn_ipr;
 8014af8:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8014afa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014afc:	2b00      	cmp	r3, #0
 8014afe:	d106      	bne.n	8014b0e <ip4_reass+0x2da>
 8014b00:	4b15      	ldr	r3, [pc, #84]	@ (8014b58 <ip4_reass+0x324>)
 8014b02:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 8014b06:	4915      	ldr	r1, [pc, #84]	@ (8014b5c <ip4_reass+0x328>)
 8014b08:	4815      	ldr	r0, [pc, #84]	@ (8014b60 <ip4_reass+0x32c>)
 8014b0a:	f000 fff9 	bl	8015b00 <iprintf>
  if (ipr->p == NULL) {
 8014b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b10:	685b      	ldr	r3, [r3, #4]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d116      	bne.n	8014b44 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 8014b16:	4b13      	ldr	r3, [pc, #76]	@ (8014b64 <ip4_reass+0x330>)
 8014b18:	681b      	ldr	r3, [r3, #0]
 8014b1a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014b1c:	429a      	cmp	r2, r3
 8014b1e:	d006      	beq.n	8014b2e <ip4_reass+0x2fa>
 8014b20:	4b0d      	ldr	r3, [pc, #52]	@ (8014b58 <ip4_reass+0x324>)
 8014b22:	f240 22ab 	movw	r2, #683	@ 0x2ab
 8014b26:	4910      	ldr	r1, [pc, #64]	@ (8014b68 <ip4_reass+0x334>)
 8014b28:	480d      	ldr	r0, [pc, #52]	@ (8014b60 <ip4_reass+0x32c>)
 8014b2a:	f000 ffe9 	bl	8015b00 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8014b2e:	2100      	movs	r1, #0
 8014b30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014b32:	f7ff fce7 	bl	8014504 <ip_reass_dequeue_datagram>
 8014b36:	e006      	b.n	8014b46 <ip4_reass+0x312>
    goto nullreturn;
 8014b38:	bf00      	nop
 8014b3a:	e004      	b.n	8014b46 <ip4_reass+0x312>
    goto nullreturn;
 8014b3c:	bf00      	nop
 8014b3e:	e002      	b.n	8014b46 <ip4_reass+0x312>
      goto nullreturn;
 8014b40:	bf00      	nop
 8014b42:	e000      	b.n	8014b46 <ip4_reass+0x312>
  }

nullreturn:
 8014b44:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 8014b46:	6878      	ldr	r0, [r7, #4]
 8014b48:	f7f7 ff9a 	bl	800ca80 <pbuf_free>
  return NULL;
 8014b4c:	2300      	movs	r3, #0
}
 8014b4e:	4618      	mov	r0, r3
 8014b50:	3738      	adds	r7, #56	@ 0x38
 8014b52:	46bd      	mov	sp, r7
 8014b54:	bd80      	pop	{r7, pc}
 8014b56:	bf00      	nop
 8014b58:	0801aaa4 	.word	0x0801aaa4
 8014b5c:	0801ac30 	.word	0x0801ac30
 8014b60:	0801aaec 	.word	0x0801aaec
 8014b64:	20008b94 	.word	0x20008b94
 8014b68:	0801ac3c 	.word	0x0801ac3c

08014b6c <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8014b6c:	b580      	push	{r7, lr}
 8014b6e:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8014b70:	2005      	movs	r0, #5
 8014b72:	f7f7 f89f 	bl	800bcb4 <memp_malloc>
 8014b76:	4603      	mov	r3, r0
}
 8014b78:	4618      	mov	r0, r3
 8014b7a:	bd80      	pop	{r7, pc}

08014b7c <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8014b7c:	b580      	push	{r7, lr}
 8014b7e:	b082      	sub	sp, #8
 8014b80:	af00      	add	r7, sp, #0
 8014b82:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	2b00      	cmp	r3, #0
 8014b88:	d106      	bne.n	8014b98 <ip_frag_free_pbuf_custom_ref+0x1c>
 8014b8a:	4b07      	ldr	r3, [pc, #28]	@ (8014ba8 <ip_frag_free_pbuf_custom_ref+0x2c>)
 8014b8c:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8014b90:	4906      	ldr	r1, [pc, #24]	@ (8014bac <ip_frag_free_pbuf_custom_ref+0x30>)
 8014b92:	4807      	ldr	r0, [pc, #28]	@ (8014bb0 <ip_frag_free_pbuf_custom_ref+0x34>)
 8014b94:	f000 ffb4 	bl	8015b00 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 8014b98:	6879      	ldr	r1, [r7, #4]
 8014b9a:	2005      	movs	r0, #5
 8014b9c:	f7f7 f8fa 	bl	800bd94 <memp_free>
}
 8014ba0:	bf00      	nop
 8014ba2:	3708      	adds	r7, #8
 8014ba4:	46bd      	mov	sp, r7
 8014ba6:	bd80      	pop	{r7, pc}
 8014ba8:	0801aaa4 	.word	0x0801aaa4
 8014bac:	0801ac5c 	.word	0x0801ac5c
 8014bb0:	0801aaec 	.word	0x0801aaec

08014bb4 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 8014bb4:	b580      	push	{r7, lr}
 8014bb6:	b084      	sub	sp, #16
 8014bb8:	af00      	add	r7, sp, #0
 8014bba:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 8014bc0:	68fb      	ldr	r3, [r7, #12]
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d106      	bne.n	8014bd4 <ipfrag_free_pbuf_custom+0x20>
 8014bc6:	4b11      	ldr	r3, [pc, #68]	@ (8014c0c <ipfrag_free_pbuf_custom+0x58>)
 8014bc8:	f240 22ce 	movw	r2, #718	@ 0x2ce
 8014bcc:	4910      	ldr	r1, [pc, #64]	@ (8014c10 <ipfrag_free_pbuf_custom+0x5c>)
 8014bce:	4811      	ldr	r0, [pc, #68]	@ (8014c14 <ipfrag_free_pbuf_custom+0x60>)
 8014bd0:	f000 ff96 	bl	8015b00 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 8014bd4:	68fa      	ldr	r2, [r7, #12]
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	429a      	cmp	r2, r3
 8014bda:	d006      	beq.n	8014bea <ipfrag_free_pbuf_custom+0x36>
 8014bdc:	4b0b      	ldr	r3, [pc, #44]	@ (8014c0c <ipfrag_free_pbuf_custom+0x58>)
 8014bde:	f240 22cf 	movw	r2, #719	@ 0x2cf
 8014be2:	490d      	ldr	r1, [pc, #52]	@ (8014c18 <ipfrag_free_pbuf_custom+0x64>)
 8014be4:	480b      	ldr	r0, [pc, #44]	@ (8014c14 <ipfrag_free_pbuf_custom+0x60>)
 8014be6:	f000 ff8b 	bl	8015b00 <iprintf>
  if (pcr->original != NULL) {
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	695b      	ldr	r3, [r3, #20]
 8014bee:	2b00      	cmp	r3, #0
 8014bf0:	d004      	beq.n	8014bfc <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 8014bf2:	68fb      	ldr	r3, [r7, #12]
 8014bf4:	695b      	ldr	r3, [r3, #20]
 8014bf6:	4618      	mov	r0, r3
 8014bf8:	f7f7 ff42 	bl	800ca80 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8014bfc:	68f8      	ldr	r0, [r7, #12]
 8014bfe:	f7ff ffbd 	bl	8014b7c <ip_frag_free_pbuf_custom_ref>
}
 8014c02:	bf00      	nop
 8014c04:	3710      	adds	r7, #16
 8014c06:	46bd      	mov	sp, r7
 8014c08:	bd80      	pop	{r7, pc}
 8014c0a:	bf00      	nop
 8014c0c:	0801aaa4 	.word	0x0801aaa4
 8014c10:	0801ac68 	.word	0x0801ac68
 8014c14:	0801aaec 	.word	0x0801aaec
 8014c18:	0801ac74 	.word	0x0801ac74

08014c1c <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8014c1c:	b580      	push	{r7, lr}
 8014c1e:	b094      	sub	sp, #80	@ 0x50
 8014c20:	af02      	add	r7, sp, #8
 8014c22:	60f8      	str	r0, [r7, #12]
 8014c24:	60b9      	str	r1, [r7, #8]
 8014c26:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8014c28:	2300      	movs	r3, #0
 8014c2a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8014c2e:	68bb      	ldr	r3, [r7, #8]
 8014c30:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014c32:	3b14      	subs	r3, #20
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	da00      	bge.n	8014c3a <ip4_frag+0x1e>
 8014c38:	3307      	adds	r3, #7
 8014c3a:	10db      	asrs	r3, r3, #3
 8014c3c:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8014c3e:	2314      	movs	r3, #20
 8014c40:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8014c42:	68fb      	ldr	r3, [r7, #12]
 8014c44:	685b      	ldr	r3, [r3, #4]
 8014c46:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8014c48:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014c4a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8014c4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c4e:	781b      	ldrb	r3, [r3, #0]
 8014c50:	f003 030f 	and.w	r3, r3, #15
 8014c54:	b2db      	uxtb	r3, r3
 8014c56:	009b      	lsls	r3, r3, #2
 8014c58:	b2db      	uxtb	r3, r3
 8014c5a:	2b14      	cmp	r3, #20
 8014c5c:	d002      	beq.n	8014c64 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8014c5e:	f06f 0305 	mvn.w	r3, #5
 8014c62:	e110      	b.n	8014e86 <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8014c64:	68fb      	ldr	r3, [r7, #12]
 8014c66:	895b      	ldrh	r3, [r3, #10]
 8014c68:	2b13      	cmp	r3, #19
 8014c6a:	d809      	bhi.n	8014c80 <ip4_frag+0x64>
 8014c6c:	4b88      	ldr	r3, [pc, #544]	@ (8014e90 <ip4_frag+0x274>)
 8014c6e:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8014c72:	4988      	ldr	r1, [pc, #544]	@ (8014e94 <ip4_frag+0x278>)
 8014c74:	4888      	ldr	r0, [pc, #544]	@ (8014e98 <ip4_frag+0x27c>)
 8014c76:	f000 ff43 	bl	8015b00 <iprintf>
 8014c7a:	f06f 0305 	mvn.w	r3, #5
 8014c7e:	e102      	b.n	8014e86 <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8014c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c82:	88db      	ldrh	r3, [r3, #6]
 8014c84:	b29b      	uxth	r3, r3
 8014c86:	4618      	mov	r0, r3
 8014c88:	f7f6 fba0 	bl	800b3cc <lwip_htons>
 8014c8c:	4603      	mov	r3, r0
 8014c8e:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8014c90:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014c92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014c96:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 8014c9a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014c9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 8014ca2:	68fb      	ldr	r3, [r7, #12]
 8014ca4:	891b      	ldrh	r3, [r3, #8]
 8014ca6:	3b14      	subs	r3, #20
 8014ca8:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 8014cac:	e0e1      	b.n	8014e72 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 8014cae:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014cb0:	00db      	lsls	r3, r3, #3
 8014cb2:	b29b      	uxth	r3, r3
 8014cb4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014cb8:	4293      	cmp	r3, r2
 8014cba:	bf28      	it	cs
 8014cbc:	4613      	movcs	r3, r2
 8014cbe:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 8014cc0:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8014cc4:	2114      	movs	r1, #20
 8014cc6:	200e      	movs	r0, #14
 8014cc8:	f7f7 fbf6 	bl	800c4b8 <pbuf_alloc>
 8014ccc:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 8014cce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cd0:	2b00      	cmp	r3, #0
 8014cd2:	f000 80d5 	beq.w	8014e80 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 8014cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cd8:	895b      	ldrh	r3, [r3, #10]
 8014cda:	2b13      	cmp	r3, #19
 8014cdc:	d806      	bhi.n	8014cec <ip4_frag+0xd0>
 8014cde:	4b6c      	ldr	r3, [pc, #432]	@ (8014e90 <ip4_frag+0x274>)
 8014ce0:	f44f 7249 	mov.w	r2, #804	@ 0x324
 8014ce4:	496d      	ldr	r1, [pc, #436]	@ (8014e9c <ip4_frag+0x280>)
 8014ce6:	486c      	ldr	r0, [pc, #432]	@ (8014e98 <ip4_frag+0x27c>)
 8014ce8:	f000 ff0a 	bl	8015b00 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8014cec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cee:	685b      	ldr	r3, [r3, #4]
 8014cf0:	2214      	movs	r2, #20
 8014cf2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014cf4:	4618      	mov	r0, r3
 8014cf6:	f001 f8d4 	bl	8015ea2 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8014cfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cfc:	685b      	ldr	r3, [r3, #4]
 8014cfe:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8014d00:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014d02:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 8014d06:	e064      	b.n	8014dd2 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8014d08:	68fb      	ldr	r3, [r7, #12]
 8014d0a:	895a      	ldrh	r2, [r3, #10]
 8014d0c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014d0e:	1ad3      	subs	r3, r2, r3
 8014d10:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8014d12:	68fb      	ldr	r3, [r7, #12]
 8014d14:	895b      	ldrh	r3, [r3, #10]
 8014d16:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014d18:	429a      	cmp	r2, r3
 8014d1a:	d906      	bls.n	8014d2a <ip4_frag+0x10e>
 8014d1c:	4b5c      	ldr	r3, [pc, #368]	@ (8014e90 <ip4_frag+0x274>)
 8014d1e:	f240 322d 	movw	r2, #813	@ 0x32d
 8014d22:	495f      	ldr	r1, [pc, #380]	@ (8014ea0 <ip4_frag+0x284>)
 8014d24:	485c      	ldr	r0, [pc, #368]	@ (8014e98 <ip4_frag+0x27c>)
 8014d26:	f000 feeb 	bl	8015b00 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8014d2a:	8bfa      	ldrh	r2, [r7, #30]
 8014d2c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014d30:	4293      	cmp	r3, r2
 8014d32:	bf28      	it	cs
 8014d34:	4613      	movcs	r3, r2
 8014d36:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8014d3a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014d3e:	2b00      	cmp	r3, #0
 8014d40:	d105      	bne.n	8014d4e <ip4_frag+0x132>
        poff = 0;
 8014d42:	2300      	movs	r3, #0
 8014d44:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8014d46:	68fb      	ldr	r3, [r7, #12]
 8014d48:	681b      	ldr	r3, [r3, #0]
 8014d4a:	60fb      	str	r3, [r7, #12]
        continue;
 8014d4c:	e041      	b.n	8014dd2 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8014d4e:	f7ff ff0d 	bl	8014b6c <ip_frag_alloc_pbuf_custom_ref>
 8014d52:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8014d54:	69bb      	ldr	r3, [r7, #24]
 8014d56:	2b00      	cmp	r3, #0
 8014d58:	d103      	bne.n	8014d62 <ip4_frag+0x146>
        pbuf_free(rambuf);
 8014d5a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014d5c:	f7f7 fe90 	bl	800ca80 <pbuf_free>
        goto memerr;
 8014d60:	e08f      	b.n	8014e82 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014d62:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8014d64:	68fb      	ldr	r3, [r7, #12]
 8014d66:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014d68:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014d6a:	4413      	add	r3, r2
 8014d6c:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8014d70:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8014d74:	9201      	str	r2, [sp, #4]
 8014d76:	9300      	str	r3, [sp, #0]
 8014d78:	4603      	mov	r3, r0
 8014d7a:	2241      	movs	r2, #65	@ 0x41
 8014d7c:	2000      	movs	r0, #0
 8014d7e:	f7f7 fcc5 	bl	800c70c <pbuf_alloced_custom>
 8014d82:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8014d84:	697b      	ldr	r3, [r7, #20]
 8014d86:	2b00      	cmp	r3, #0
 8014d88:	d106      	bne.n	8014d98 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 8014d8a:	69b8      	ldr	r0, [r7, #24]
 8014d8c:	f7ff fef6 	bl	8014b7c <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8014d90:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014d92:	f7f7 fe75 	bl	800ca80 <pbuf_free>
        goto memerr;
 8014d96:	e074      	b.n	8014e82 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 8014d98:	68f8      	ldr	r0, [r7, #12]
 8014d9a:	f7f7 ff11 	bl	800cbc0 <pbuf_ref>
      pcr->original = p;
 8014d9e:	69bb      	ldr	r3, [r7, #24]
 8014da0:	68fa      	ldr	r2, [r7, #12]
 8014da2:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8014da4:	69bb      	ldr	r3, [r7, #24]
 8014da6:	4a3f      	ldr	r2, [pc, #252]	@ (8014ea4 <ip4_frag+0x288>)
 8014da8:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8014daa:	6979      	ldr	r1, [r7, #20]
 8014dac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014dae:	f7f7 ff29 	bl	800cc04 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 8014db2:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 8014db6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014dba:	1ad3      	subs	r3, r2, r3
 8014dbc:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 8014dc0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014dc4:	2b00      	cmp	r3, #0
 8014dc6:	d004      	beq.n	8014dd2 <ip4_frag+0x1b6>
        poff = 0;
 8014dc8:	2300      	movs	r3, #0
 8014dca:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	681b      	ldr	r3, [r3, #0]
 8014dd0:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8014dd2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014dd6:	2b00      	cmp	r3, #0
 8014dd8:	d196      	bne.n	8014d08 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 8014dda:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014ddc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014de0:	4413      	add	r3, r2
 8014de2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8014de4:	68bb      	ldr	r3, [r7, #8]
 8014de6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014de8:	f1a3 0213 	sub.w	r2, r3, #19
 8014dec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014df0:	429a      	cmp	r2, r3
 8014df2:	bfcc      	ite	gt
 8014df4:	2301      	movgt	r3, #1
 8014df6:	2300      	movle	r3, #0
 8014df8:	b2db      	uxtb	r3, r3
 8014dfa:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8014dfc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8014e00:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014e04:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 8014e06:	6a3b      	ldr	r3, [r7, #32]
 8014e08:	2b00      	cmp	r3, #0
 8014e0a:	d002      	beq.n	8014e12 <ip4_frag+0x1f6>
 8014e0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014e0e:	2b00      	cmp	r3, #0
 8014e10:	d003      	beq.n	8014e1a <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8014e12:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014e14:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014e18:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8014e1a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014e1c:	4618      	mov	r0, r3
 8014e1e:	f7f6 fad5 	bl	800b3cc <lwip_htons>
 8014e22:	4603      	mov	r3, r0
 8014e24:	461a      	mov	r2, r3
 8014e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e28:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8014e2a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014e2c:	3314      	adds	r3, #20
 8014e2e:	b29b      	uxth	r3, r3
 8014e30:	4618      	mov	r0, r3
 8014e32:	f7f6 facb 	bl	800b3cc <lwip_htons>
 8014e36:	4603      	mov	r3, r0
 8014e38:	461a      	mov	r2, r3
 8014e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e3c:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8014e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e40:	2200      	movs	r2, #0
 8014e42:	729a      	strb	r2, [r3, #10]
 8014e44:	2200      	movs	r2, #0
 8014e46:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	695b      	ldr	r3, [r3, #20]
 8014e4c:	687a      	ldr	r2, [r7, #4]
 8014e4e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014e50:	68b8      	ldr	r0, [r7, #8]
 8014e52:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8014e54:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014e56:	f7f7 fe13 	bl	800ca80 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8014e5a:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014e5e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014e60:	1ad3      	subs	r3, r2, r3
 8014e62:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 8014e66:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8014e6a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014e6c:	4413      	add	r3, r2
 8014e6e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8014e72:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014e76:	2b00      	cmp	r3, #0
 8014e78:	f47f af19 	bne.w	8014cae <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8014e7c:	2300      	movs	r3, #0
 8014e7e:	e002      	b.n	8014e86 <ip4_frag+0x26a>
      goto memerr;
 8014e80:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8014e82:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8014e86:	4618      	mov	r0, r3
 8014e88:	3748      	adds	r7, #72	@ 0x48
 8014e8a:	46bd      	mov	sp, r7
 8014e8c:	bd80      	pop	{r7, pc}
 8014e8e:	bf00      	nop
 8014e90:	0801aaa4 	.word	0x0801aaa4
 8014e94:	0801ac80 	.word	0x0801ac80
 8014e98:	0801aaec 	.word	0x0801aaec
 8014e9c:	0801ac9c 	.word	0x0801ac9c
 8014ea0:	0801acbc 	.word	0x0801acbc
 8014ea4:	08014bb5 	.word	0x08014bb5

08014ea8 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8014ea8:	b580      	push	{r7, lr}
 8014eaa:	b086      	sub	sp, #24
 8014eac:	af00      	add	r7, sp, #0
 8014eae:	6078      	str	r0, [r7, #4]
 8014eb0:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8014eb2:	230e      	movs	r3, #14
 8014eb4:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8014eb6:	687b      	ldr	r3, [r7, #4]
 8014eb8:	895b      	ldrh	r3, [r3, #10]
 8014eba:	2b0e      	cmp	r3, #14
 8014ebc:	d96e      	bls.n	8014f9c <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8014ebe:	687b      	ldr	r3, [r7, #4]
 8014ec0:	7bdb      	ldrb	r3, [r3, #15]
 8014ec2:	2b00      	cmp	r3, #0
 8014ec4:	d106      	bne.n	8014ed4 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8014ec6:	683b      	ldr	r3, [r7, #0]
 8014ec8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8014ecc:	3301      	adds	r3, #1
 8014ece:	b2da      	uxtb	r2, r3
 8014ed0:	687b      	ldr	r3, [r7, #4]
 8014ed2:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8014ed4:	687b      	ldr	r3, [r7, #4]
 8014ed6:	685b      	ldr	r3, [r3, #4]
 8014ed8:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8014eda:	693b      	ldr	r3, [r7, #16]
 8014edc:	7b1a      	ldrb	r2, [r3, #12]
 8014ede:	7b5b      	ldrb	r3, [r3, #13]
 8014ee0:	021b      	lsls	r3, r3, #8
 8014ee2:	4313      	orrs	r3, r2
 8014ee4:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8014ee6:	693b      	ldr	r3, [r7, #16]
 8014ee8:	781b      	ldrb	r3, [r3, #0]
 8014eea:	f003 0301 	and.w	r3, r3, #1
 8014eee:	2b00      	cmp	r3, #0
 8014ef0:	d023      	beq.n	8014f3a <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8014ef2:	693b      	ldr	r3, [r7, #16]
 8014ef4:	781b      	ldrb	r3, [r3, #0]
 8014ef6:	2b01      	cmp	r3, #1
 8014ef8:	d10f      	bne.n	8014f1a <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014efa:	693b      	ldr	r3, [r7, #16]
 8014efc:	785b      	ldrb	r3, [r3, #1]
 8014efe:	2b00      	cmp	r3, #0
 8014f00:	d11b      	bne.n	8014f3a <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8014f02:	693b      	ldr	r3, [r7, #16]
 8014f04:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014f06:	2b5e      	cmp	r3, #94	@ 0x5e
 8014f08:	d117      	bne.n	8014f3a <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	7b5b      	ldrb	r3, [r3, #13]
 8014f0e:	f043 0310 	orr.w	r3, r3, #16
 8014f12:	b2da      	uxtb	r2, r3
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	735a      	strb	r2, [r3, #13]
 8014f18:	e00f      	b.n	8014f3a <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8014f1a:	693b      	ldr	r3, [r7, #16]
 8014f1c:	2206      	movs	r2, #6
 8014f1e:	4928      	ldr	r1, [pc, #160]	@ (8014fc0 <ethernet_input+0x118>)
 8014f20:	4618      	mov	r0, r3
 8014f22:	f000 ff35 	bl	8015d90 <memcmp>
 8014f26:	4603      	mov	r3, r0
 8014f28:	2b00      	cmp	r3, #0
 8014f2a:	d106      	bne.n	8014f3a <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8014f2c:	687b      	ldr	r3, [r7, #4]
 8014f2e:	7b5b      	ldrb	r3, [r3, #13]
 8014f30:	f043 0308 	orr.w	r3, r3, #8
 8014f34:	b2da      	uxtb	r2, r3
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8014f3a:	89fb      	ldrh	r3, [r7, #14]
 8014f3c:	2b08      	cmp	r3, #8
 8014f3e:	d003      	beq.n	8014f48 <ethernet_input+0xa0>
 8014f40:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8014f44:	d014      	beq.n	8014f70 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8014f46:	e032      	b.n	8014fae <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014f48:	683b      	ldr	r3, [r7, #0]
 8014f4a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014f4e:	f003 0308 	and.w	r3, r3, #8
 8014f52:	2b00      	cmp	r3, #0
 8014f54:	d024      	beq.n	8014fa0 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014f56:	8afb      	ldrh	r3, [r7, #22]
 8014f58:	4619      	mov	r1, r3
 8014f5a:	6878      	ldr	r0, [r7, #4]
 8014f5c:	f7f7 fd0a 	bl	800c974 <pbuf_remove_header>
 8014f60:	4603      	mov	r3, r0
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d11e      	bne.n	8014fa4 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8014f66:	6839      	ldr	r1, [r7, #0]
 8014f68:	6878      	ldr	r0, [r7, #4]
 8014f6a:	f7fe ff21 	bl	8013db0 <ip4_input>
      break;
 8014f6e:	e013      	b.n	8014f98 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014f70:	683b      	ldr	r3, [r7, #0]
 8014f72:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014f76:	f003 0308 	and.w	r3, r3, #8
 8014f7a:	2b00      	cmp	r3, #0
 8014f7c:	d014      	beq.n	8014fa8 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014f7e:	8afb      	ldrh	r3, [r7, #22]
 8014f80:	4619      	mov	r1, r3
 8014f82:	6878      	ldr	r0, [r7, #4]
 8014f84:	f7f7 fcf6 	bl	800c974 <pbuf_remove_header>
 8014f88:	4603      	mov	r3, r0
 8014f8a:	2b00      	cmp	r3, #0
 8014f8c:	d10e      	bne.n	8014fac <ethernet_input+0x104>
        etharp_input(p, netif);
 8014f8e:	6839      	ldr	r1, [r7, #0]
 8014f90:	6878      	ldr	r0, [r7, #4]
 8014f92:	f7fe f8c1 	bl	8013118 <etharp_input>
      break;
 8014f96:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8014f98:	2300      	movs	r3, #0
 8014f9a:	e00c      	b.n	8014fb6 <ethernet_input+0x10e>
    goto free_and_return;
 8014f9c:	bf00      	nop
 8014f9e:	e006      	b.n	8014fae <ethernet_input+0x106>
        goto free_and_return;
 8014fa0:	bf00      	nop
 8014fa2:	e004      	b.n	8014fae <ethernet_input+0x106>
        goto free_and_return;
 8014fa4:	bf00      	nop
 8014fa6:	e002      	b.n	8014fae <ethernet_input+0x106>
        goto free_and_return;
 8014fa8:	bf00      	nop
 8014faa:	e000      	b.n	8014fae <ethernet_input+0x106>
        goto free_and_return;
 8014fac:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8014fae:	6878      	ldr	r0, [r7, #4]
 8014fb0:	f7f7 fd66 	bl	800ca80 <pbuf_free>
  return ERR_OK;
 8014fb4:	2300      	movs	r3, #0
}
 8014fb6:	4618      	mov	r0, r3
 8014fb8:	3718      	adds	r7, #24
 8014fba:	46bd      	mov	sp, r7
 8014fbc:	bd80      	pop	{r7, pc}
 8014fbe:	bf00      	nop
 8014fc0:	0801aea0 	.word	0x0801aea0

08014fc4 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8014fc4:	b580      	push	{r7, lr}
 8014fc6:	b086      	sub	sp, #24
 8014fc8:	af00      	add	r7, sp, #0
 8014fca:	60f8      	str	r0, [r7, #12]
 8014fcc:	60b9      	str	r1, [r7, #8]
 8014fce:	607a      	str	r2, [r7, #4]
 8014fd0:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8014fd2:	8c3b      	ldrh	r3, [r7, #32]
 8014fd4:	4618      	mov	r0, r3
 8014fd6:	f7f6 f9f9 	bl	800b3cc <lwip_htons>
 8014fda:	4603      	mov	r3, r0
 8014fdc:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8014fde:	210e      	movs	r1, #14
 8014fe0:	68b8      	ldr	r0, [r7, #8]
 8014fe2:	f7f7 fcb7 	bl	800c954 <pbuf_add_header>
 8014fe6:	4603      	mov	r3, r0
 8014fe8:	2b00      	cmp	r3, #0
 8014fea:	d125      	bne.n	8015038 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8014fec:	68bb      	ldr	r3, [r7, #8]
 8014fee:	685b      	ldr	r3, [r3, #4]
 8014ff0:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8014ff2:	693b      	ldr	r3, [r7, #16]
 8014ff4:	8afa      	ldrh	r2, [r7, #22]
 8014ff6:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8014ff8:	693b      	ldr	r3, [r7, #16]
 8014ffa:	2206      	movs	r2, #6
 8014ffc:	6839      	ldr	r1, [r7, #0]
 8014ffe:	4618      	mov	r0, r3
 8015000:	f000 ff4f 	bl	8015ea2 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8015004:	693b      	ldr	r3, [r7, #16]
 8015006:	3306      	adds	r3, #6
 8015008:	2206      	movs	r2, #6
 801500a:	6879      	ldr	r1, [r7, #4]
 801500c:	4618      	mov	r0, r3
 801500e:	f000 ff48 	bl	8015ea2 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8015012:	68fb      	ldr	r3, [r7, #12]
 8015014:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8015018:	2b06      	cmp	r3, #6
 801501a:	d006      	beq.n	801502a <ethernet_output+0x66>
 801501c:	4b0a      	ldr	r3, [pc, #40]	@ (8015048 <ethernet_output+0x84>)
 801501e:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8015022:	490a      	ldr	r1, [pc, #40]	@ (801504c <ethernet_output+0x88>)
 8015024:	480a      	ldr	r0, [pc, #40]	@ (8015050 <ethernet_output+0x8c>)
 8015026:	f000 fd6b 	bl	8015b00 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801502a:	68fb      	ldr	r3, [r7, #12]
 801502c:	699b      	ldr	r3, [r3, #24]
 801502e:	68b9      	ldr	r1, [r7, #8]
 8015030:	68f8      	ldr	r0, [r7, #12]
 8015032:	4798      	blx	r3
 8015034:	4603      	mov	r3, r0
 8015036:	e002      	b.n	801503e <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8015038:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801503a:	f06f 0301 	mvn.w	r3, #1
}
 801503e:	4618      	mov	r0, r3
 8015040:	3718      	adds	r7, #24
 8015042:	46bd      	mov	sp, r7
 8015044:	bd80      	pop	{r7, pc}
 8015046:	bf00      	nop
 8015048:	0801accc 	.word	0x0801accc
 801504c:	0801ad04 	.word	0x0801ad04
 8015050:	0801ad38 	.word	0x0801ad38

08015054 <rand>:
 8015054:	4b16      	ldr	r3, [pc, #88]	@ (80150b0 <rand+0x5c>)
 8015056:	b510      	push	{r4, lr}
 8015058:	681c      	ldr	r4, [r3, #0]
 801505a:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801505c:	b9b3      	cbnz	r3, 801508c <rand+0x38>
 801505e:	2018      	movs	r0, #24
 8015060:	f001 fdf0 	bl	8016c44 <malloc>
 8015064:	4602      	mov	r2, r0
 8015066:	6320      	str	r0, [r4, #48]	@ 0x30
 8015068:	b920      	cbnz	r0, 8015074 <rand+0x20>
 801506a:	4b12      	ldr	r3, [pc, #72]	@ (80150b4 <rand+0x60>)
 801506c:	4812      	ldr	r0, [pc, #72]	@ (80150b8 <rand+0x64>)
 801506e:	2152      	movs	r1, #82	@ 0x52
 8015070:	f000 ff26 	bl	8015ec0 <__assert_func>
 8015074:	4911      	ldr	r1, [pc, #68]	@ (80150bc <rand+0x68>)
 8015076:	4b12      	ldr	r3, [pc, #72]	@ (80150c0 <rand+0x6c>)
 8015078:	e9c0 1300 	strd	r1, r3, [r0]
 801507c:	4b11      	ldr	r3, [pc, #68]	@ (80150c4 <rand+0x70>)
 801507e:	6083      	str	r3, [r0, #8]
 8015080:	230b      	movs	r3, #11
 8015082:	8183      	strh	r3, [r0, #12]
 8015084:	2100      	movs	r1, #0
 8015086:	2001      	movs	r0, #1
 8015088:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801508c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801508e:	480e      	ldr	r0, [pc, #56]	@ (80150c8 <rand+0x74>)
 8015090:	690b      	ldr	r3, [r1, #16]
 8015092:	694c      	ldr	r4, [r1, #20]
 8015094:	4a0d      	ldr	r2, [pc, #52]	@ (80150cc <rand+0x78>)
 8015096:	4358      	muls	r0, r3
 8015098:	fb02 0004 	mla	r0, r2, r4, r0
 801509c:	fba3 3202 	umull	r3, r2, r3, r2
 80150a0:	3301      	adds	r3, #1
 80150a2:	eb40 0002 	adc.w	r0, r0, r2
 80150a6:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80150aa:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80150ae:	bd10      	pop	{r4, pc}
 80150b0:	20000324 	.word	0x20000324
 80150b4:	0801aeae 	.word	0x0801aeae
 80150b8:	0801aec5 	.word	0x0801aec5
 80150bc:	abcd330e 	.word	0xabcd330e
 80150c0:	e66d1234 	.word	0xe66d1234
 80150c4:	0005deec 	.word	0x0005deec
 80150c8:	5851f42d 	.word	0x5851f42d
 80150cc:	4c957f2d 	.word	0x4c957f2d

080150d0 <__cvt>:
 80150d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80150d4:	ec57 6b10 	vmov	r6, r7, d0
 80150d8:	2f00      	cmp	r7, #0
 80150da:	460c      	mov	r4, r1
 80150dc:	4619      	mov	r1, r3
 80150de:	463b      	mov	r3, r7
 80150e0:	bfbb      	ittet	lt
 80150e2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80150e6:	461f      	movlt	r7, r3
 80150e8:	2300      	movge	r3, #0
 80150ea:	232d      	movlt	r3, #45	@ 0x2d
 80150ec:	700b      	strb	r3, [r1, #0]
 80150ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80150f0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80150f4:	4691      	mov	r9, r2
 80150f6:	f023 0820 	bic.w	r8, r3, #32
 80150fa:	bfbc      	itt	lt
 80150fc:	4632      	movlt	r2, r6
 80150fe:	4616      	movlt	r6, r2
 8015100:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8015104:	d005      	beq.n	8015112 <__cvt+0x42>
 8015106:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801510a:	d100      	bne.n	801510e <__cvt+0x3e>
 801510c:	3401      	adds	r4, #1
 801510e:	2102      	movs	r1, #2
 8015110:	e000      	b.n	8015114 <__cvt+0x44>
 8015112:	2103      	movs	r1, #3
 8015114:	ab03      	add	r3, sp, #12
 8015116:	9301      	str	r3, [sp, #4]
 8015118:	ab02      	add	r3, sp, #8
 801511a:	9300      	str	r3, [sp, #0]
 801511c:	ec47 6b10 	vmov	d0, r6, r7
 8015120:	4653      	mov	r3, sl
 8015122:	4622      	mov	r2, r4
 8015124:	f000 ff74 	bl	8016010 <_dtoa_r>
 8015128:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 801512c:	4605      	mov	r5, r0
 801512e:	d119      	bne.n	8015164 <__cvt+0x94>
 8015130:	f019 0f01 	tst.w	r9, #1
 8015134:	d00e      	beq.n	8015154 <__cvt+0x84>
 8015136:	eb00 0904 	add.w	r9, r0, r4
 801513a:	2200      	movs	r2, #0
 801513c:	2300      	movs	r3, #0
 801513e:	4630      	mov	r0, r6
 8015140:	4639      	mov	r1, r7
 8015142:	f7eb fce1 	bl	8000b08 <__aeabi_dcmpeq>
 8015146:	b108      	cbz	r0, 801514c <__cvt+0x7c>
 8015148:	f8cd 900c 	str.w	r9, [sp, #12]
 801514c:	2230      	movs	r2, #48	@ 0x30
 801514e:	9b03      	ldr	r3, [sp, #12]
 8015150:	454b      	cmp	r3, r9
 8015152:	d31e      	bcc.n	8015192 <__cvt+0xc2>
 8015154:	9b03      	ldr	r3, [sp, #12]
 8015156:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015158:	1b5b      	subs	r3, r3, r5
 801515a:	4628      	mov	r0, r5
 801515c:	6013      	str	r3, [r2, #0]
 801515e:	b004      	add	sp, #16
 8015160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015164:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8015168:	eb00 0904 	add.w	r9, r0, r4
 801516c:	d1e5      	bne.n	801513a <__cvt+0x6a>
 801516e:	7803      	ldrb	r3, [r0, #0]
 8015170:	2b30      	cmp	r3, #48	@ 0x30
 8015172:	d10a      	bne.n	801518a <__cvt+0xba>
 8015174:	2200      	movs	r2, #0
 8015176:	2300      	movs	r3, #0
 8015178:	4630      	mov	r0, r6
 801517a:	4639      	mov	r1, r7
 801517c:	f7eb fcc4 	bl	8000b08 <__aeabi_dcmpeq>
 8015180:	b918      	cbnz	r0, 801518a <__cvt+0xba>
 8015182:	f1c4 0401 	rsb	r4, r4, #1
 8015186:	f8ca 4000 	str.w	r4, [sl]
 801518a:	f8da 3000 	ldr.w	r3, [sl]
 801518e:	4499      	add	r9, r3
 8015190:	e7d3      	b.n	801513a <__cvt+0x6a>
 8015192:	1c59      	adds	r1, r3, #1
 8015194:	9103      	str	r1, [sp, #12]
 8015196:	701a      	strb	r2, [r3, #0]
 8015198:	e7d9      	b.n	801514e <__cvt+0x7e>

0801519a <__exponent>:
 801519a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801519c:	2900      	cmp	r1, #0
 801519e:	bfba      	itte	lt
 80151a0:	4249      	neglt	r1, r1
 80151a2:	232d      	movlt	r3, #45	@ 0x2d
 80151a4:	232b      	movge	r3, #43	@ 0x2b
 80151a6:	2909      	cmp	r1, #9
 80151a8:	7002      	strb	r2, [r0, #0]
 80151aa:	7043      	strb	r3, [r0, #1]
 80151ac:	dd29      	ble.n	8015202 <__exponent+0x68>
 80151ae:	f10d 0307 	add.w	r3, sp, #7
 80151b2:	461d      	mov	r5, r3
 80151b4:	270a      	movs	r7, #10
 80151b6:	461a      	mov	r2, r3
 80151b8:	fbb1 f6f7 	udiv	r6, r1, r7
 80151bc:	fb07 1416 	mls	r4, r7, r6, r1
 80151c0:	3430      	adds	r4, #48	@ 0x30
 80151c2:	f802 4c01 	strb.w	r4, [r2, #-1]
 80151c6:	460c      	mov	r4, r1
 80151c8:	2c63      	cmp	r4, #99	@ 0x63
 80151ca:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80151ce:	4631      	mov	r1, r6
 80151d0:	dcf1      	bgt.n	80151b6 <__exponent+0x1c>
 80151d2:	3130      	adds	r1, #48	@ 0x30
 80151d4:	1e94      	subs	r4, r2, #2
 80151d6:	f803 1c01 	strb.w	r1, [r3, #-1]
 80151da:	1c41      	adds	r1, r0, #1
 80151dc:	4623      	mov	r3, r4
 80151de:	42ab      	cmp	r3, r5
 80151e0:	d30a      	bcc.n	80151f8 <__exponent+0x5e>
 80151e2:	f10d 0309 	add.w	r3, sp, #9
 80151e6:	1a9b      	subs	r3, r3, r2
 80151e8:	42ac      	cmp	r4, r5
 80151ea:	bf88      	it	hi
 80151ec:	2300      	movhi	r3, #0
 80151ee:	3302      	adds	r3, #2
 80151f0:	4403      	add	r3, r0
 80151f2:	1a18      	subs	r0, r3, r0
 80151f4:	b003      	add	sp, #12
 80151f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80151f8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80151fc:	f801 6f01 	strb.w	r6, [r1, #1]!
 8015200:	e7ed      	b.n	80151de <__exponent+0x44>
 8015202:	2330      	movs	r3, #48	@ 0x30
 8015204:	3130      	adds	r1, #48	@ 0x30
 8015206:	7083      	strb	r3, [r0, #2]
 8015208:	70c1      	strb	r1, [r0, #3]
 801520a:	1d03      	adds	r3, r0, #4
 801520c:	e7f1      	b.n	80151f2 <__exponent+0x58>
	...

08015210 <_printf_float>:
 8015210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015214:	b08d      	sub	sp, #52	@ 0x34
 8015216:	460c      	mov	r4, r1
 8015218:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801521c:	4616      	mov	r6, r2
 801521e:	461f      	mov	r7, r3
 8015220:	4605      	mov	r5, r0
 8015222:	f000 fdcd 	bl	8015dc0 <_localeconv_r>
 8015226:	6803      	ldr	r3, [r0, #0]
 8015228:	9304      	str	r3, [sp, #16]
 801522a:	4618      	mov	r0, r3
 801522c:	f7eb f840 	bl	80002b0 <strlen>
 8015230:	2300      	movs	r3, #0
 8015232:	930a      	str	r3, [sp, #40]	@ 0x28
 8015234:	f8d8 3000 	ldr.w	r3, [r8]
 8015238:	9005      	str	r0, [sp, #20]
 801523a:	3307      	adds	r3, #7
 801523c:	f023 0307 	bic.w	r3, r3, #7
 8015240:	f103 0208 	add.w	r2, r3, #8
 8015244:	f894 a018 	ldrb.w	sl, [r4, #24]
 8015248:	f8d4 b000 	ldr.w	fp, [r4]
 801524c:	f8c8 2000 	str.w	r2, [r8]
 8015250:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015254:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8015258:	9307      	str	r3, [sp, #28]
 801525a:	f8cd 8018 	str.w	r8, [sp, #24]
 801525e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8015262:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015266:	4b9c      	ldr	r3, [pc, #624]	@ (80154d8 <_printf_float+0x2c8>)
 8015268:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801526c:	f7eb fc7e 	bl	8000b6c <__aeabi_dcmpun>
 8015270:	bb70      	cbnz	r0, 80152d0 <_printf_float+0xc0>
 8015272:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015276:	4b98      	ldr	r3, [pc, #608]	@ (80154d8 <_printf_float+0x2c8>)
 8015278:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801527c:	f7eb fc58 	bl	8000b30 <__aeabi_dcmple>
 8015280:	bb30      	cbnz	r0, 80152d0 <_printf_float+0xc0>
 8015282:	2200      	movs	r2, #0
 8015284:	2300      	movs	r3, #0
 8015286:	4640      	mov	r0, r8
 8015288:	4649      	mov	r1, r9
 801528a:	f7eb fc47 	bl	8000b1c <__aeabi_dcmplt>
 801528e:	b110      	cbz	r0, 8015296 <_printf_float+0x86>
 8015290:	232d      	movs	r3, #45	@ 0x2d
 8015292:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015296:	4a91      	ldr	r2, [pc, #580]	@ (80154dc <_printf_float+0x2cc>)
 8015298:	4b91      	ldr	r3, [pc, #580]	@ (80154e0 <_printf_float+0x2d0>)
 801529a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801529e:	bf8c      	ite	hi
 80152a0:	4690      	movhi	r8, r2
 80152a2:	4698      	movls	r8, r3
 80152a4:	2303      	movs	r3, #3
 80152a6:	6123      	str	r3, [r4, #16]
 80152a8:	f02b 0304 	bic.w	r3, fp, #4
 80152ac:	6023      	str	r3, [r4, #0]
 80152ae:	f04f 0900 	mov.w	r9, #0
 80152b2:	9700      	str	r7, [sp, #0]
 80152b4:	4633      	mov	r3, r6
 80152b6:	aa0b      	add	r2, sp, #44	@ 0x2c
 80152b8:	4621      	mov	r1, r4
 80152ba:	4628      	mov	r0, r5
 80152bc:	f000 f9d2 	bl	8015664 <_printf_common>
 80152c0:	3001      	adds	r0, #1
 80152c2:	f040 808d 	bne.w	80153e0 <_printf_float+0x1d0>
 80152c6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80152ca:	b00d      	add	sp, #52	@ 0x34
 80152cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152d0:	4642      	mov	r2, r8
 80152d2:	464b      	mov	r3, r9
 80152d4:	4640      	mov	r0, r8
 80152d6:	4649      	mov	r1, r9
 80152d8:	f7eb fc48 	bl	8000b6c <__aeabi_dcmpun>
 80152dc:	b140      	cbz	r0, 80152f0 <_printf_float+0xe0>
 80152de:	464b      	mov	r3, r9
 80152e0:	2b00      	cmp	r3, #0
 80152e2:	bfbc      	itt	lt
 80152e4:	232d      	movlt	r3, #45	@ 0x2d
 80152e6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80152ea:	4a7e      	ldr	r2, [pc, #504]	@ (80154e4 <_printf_float+0x2d4>)
 80152ec:	4b7e      	ldr	r3, [pc, #504]	@ (80154e8 <_printf_float+0x2d8>)
 80152ee:	e7d4      	b.n	801529a <_printf_float+0x8a>
 80152f0:	6863      	ldr	r3, [r4, #4]
 80152f2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80152f6:	9206      	str	r2, [sp, #24]
 80152f8:	1c5a      	adds	r2, r3, #1
 80152fa:	d13b      	bne.n	8015374 <_printf_float+0x164>
 80152fc:	2306      	movs	r3, #6
 80152fe:	6063      	str	r3, [r4, #4]
 8015300:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8015304:	2300      	movs	r3, #0
 8015306:	6022      	str	r2, [r4, #0]
 8015308:	9303      	str	r3, [sp, #12]
 801530a:	ab0a      	add	r3, sp, #40	@ 0x28
 801530c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8015310:	ab09      	add	r3, sp, #36	@ 0x24
 8015312:	9300      	str	r3, [sp, #0]
 8015314:	6861      	ldr	r1, [r4, #4]
 8015316:	ec49 8b10 	vmov	d0, r8, r9
 801531a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801531e:	4628      	mov	r0, r5
 8015320:	f7ff fed6 	bl	80150d0 <__cvt>
 8015324:	9b06      	ldr	r3, [sp, #24]
 8015326:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8015328:	2b47      	cmp	r3, #71	@ 0x47
 801532a:	4680      	mov	r8, r0
 801532c:	d129      	bne.n	8015382 <_printf_float+0x172>
 801532e:	1cc8      	adds	r0, r1, #3
 8015330:	db02      	blt.n	8015338 <_printf_float+0x128>
 8015332:	6863      	ldr	r3, [r4, #4]
 8015334:	4299      	cmp	r1, r3
 8015336:	dd41      	ble.n	80153bc <_printf_float+0x1ac>
 8015338:	f1aa 0a02 	sub.w	sl, sl, #2
 801533c:	fa5f fa8a 	uxtb.w	sl, sl
 8015340:	3901      	subs	r1, #1
 8015342:	4652      	mov	r2, sl
 8015344:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8015348:	9109      	str	r1, [sp, #36]	@ 0x24
 801534a:	f7ff ff26 	bl	801519a <__exponent>
 801534e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8015350:	1813      	adds	r3, r2, r0
 8015352:	2a01      	cmp	r2, #1
 8015354:	4681      	mov	r9, r0
 8015356:	6123      	str	r3, [r4, #16]
 8015358:	dc02      	bgt.n	8015360 <_printf_float+0x150>
 801535a:	6822      	ldr	r2, [r4, #0]
 801535c:	07d2      	lsls	r2, r2, #31
 801535e:	d501      	bpl.n	8015364 <_printf_float+0x154>
 8015360:	3301      	adds	r3, #1
 8015362:	6123      	str	r3, [r4, #16]
 8015364:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8015368:	2b00      	cmp	r3, #0
 801536a:	d0a2      	beq.n	80152b2 <_printf_float+0xa2>
 801536c:	232d      	movs	r3, #45	@ 0x2d
 801536e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015372:	e79e      	b.n	80152b2 <_printf_float+0xa2>
 8015374:	9a06      	ldr	r2, [sp, #24]
 8015376:	2a47      	cmp	r2, #71	@ 0x47
 8015378:	d1c2      	bne.n	8015300 <_printf_float+0xf0>
 801537a:	2b00      	cmp	r3, #0
 801537c:	d1c0      	bne.n	8015300 <_printf_float+0xf0>
 801537e:	2301      	movs	r3, #1
 8015380:	e7bd      	b.n	80152fe <_printf_float+0xee>
 8015382:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8015386:	d9db      	bls.n	8015340 <_printf_float+0x130>
 8015388:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801538c:	d118      	bne.n	80153c0 <_printf_float+0x1b0>
 801538e:	2900      	cmp	r1, #0
 8015390:	6863      	ldr	r3, [r4, #4]
 8015392:	dd0b      	ble.n	80153ac <_printf_float+0x19c>
 8015394:	6121      	str	r1, [r4, #16]
 8015396:	b913      	cbnz	r3, 801539e <_printf_float+0x18e>
 8015398:	6822      	ldr	r2, [r4, #0]
 801539a:	07d0      	lsls	r0, r2, #31
 801539c:	d502      	bpl.n	80153a4 <_printf_float+0x194>
 801539e:	3301      	adds	r3, #1
 80153a0:	440b      	add	r3, r1
 80153a2:	6123      	str	r3, [r4, #16]
 80153a4:	65a1      	str	r1, [r4, #88]	@ 0x58
 80153a6:	f04f 0900 	mov.w	r9, #0
 80153aa:	e7db      	b.n	8015364 <_printf_float+0x154>
 80153ac:	b913      	cbnz	r3, 80153b4 <_printf_float+0x1a4>
 80153ae:	6822      	ldr	r2, [r4, #0]
 80153b0:	07d2      	lsls	r2, r2, #31
 80153b2:	d501      	bpl.n	80153b8 <_printf_float+0x1a8>
 80153b4:	3302      	adds	r3, #2
 80153b6:	e7f4      	b.n	80153a2 <_printf_float+0x192>
 80153b8:	2301      	movs	r3, #1
 80153ba:	e7f2      	b.n	80153a2 <_printf_float+0x192>
 80153bc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80153c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80153c2:	4299      	cmp	r1, r3
 80153c4:	db05      	blt.n	80153d2 <_printf_float+0x1c2>
 80153c6:	6823      	ldr	r3, [r4, #0]
 80153c8:	6121      	str	r1, [r4, #16]
 80153ca:	07d8      	lsls	r0, r3, #31
 80153cc:	d5ea      	bpl.n	80153a4 <_printf_float+0x194>
 80153ce:	1c4b      	adds	r3, r1, #1
 80153d0:	e7e7      	b.n	80153a2 <_printf_float+0x192>
 80153d2:	2900      	cmp	r1, #0
 80153d4:	bfd4      	ite	le
 80153d6:	f1c1 0202 	rsble	r2, r1, #2
 80153da:	2201      	movgt	r2, #1
 80153dc:	4413      	add	r3, r2
 80153de:	e7e0      	b.n	80153a2 <_printf_float+0x192>
 80153e0:	6823      	ldr	r3, [r4, #0]
 80153e2:	055a      	lsls	r2, r3, #21
 80153e4:	d407      	bmi.n	80153f6 <_printf_float+0x1e6>
 80153e6:	6923      	ldr	r3, [r4, #16]
 80153e8:	4642      	mov	r2, r8
 80153ea:	4631      	mov	r1, r6
 80153ec:	4628      	mov	r0, r5
 80153ee:	47b8      	blx	r7
 80153f0:	3001      	adds	r0, #1
 80153f2:	d12b      	bne.n	801544c <_printf_float+0x23c>
 80153f4:	e767      	b.n	80152c6 <_printf_float+0xb6>
 80153f6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80153fa:	f240 80dd 	bls.w	80155b8 <_printf_float+0x3a8>
 80153fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8015402:	2200      	movs	r2, #0
 8015404:	2300      	movs	r3, #0
 8015406:	f7eb fb7f 	bl	8000b08 <__aeabi_dcmpeq>
 801540a:	2800      	cmp	r0, #0
 801540c:	d033      	beq.n	8015476 <_printf_float+0x266>
 801540e:	4a37      	ldr	r2, [pc, #220]	@ (80154ec <_printf_float+0x2dc>)
 8015410:	2301      	movs	r3, #1
 8015412:	4631      	mov	r1, r6
 8015414:	4628      	mov	r0, r5
 8015416:	47b8      	blx	r7
 8015418:	3001      	adds	r0, #1
 801541a:	f43f af54 	beq.w	80152c6 <_printf_float+0xb6>
 801541e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8015422:	4543      	cmp	r3, r8
 8015424:	db02      	blt.n	801542c <_printf_float+0x21c>
 8015426:	6823      	ldr	r3, [r4, #0]
 8015428:	07d8      	lsls	r0, r3, #31
 801542a:	d50f      	bpl.n	801544c <_printf_float+0x23c>
 801542c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015430:	4631      	mov	r1, r6
 8015432:	4628      	mov	r0, r5
 8015434:	47b8      	blx	r7
 8015436:	3001      	adds	r0, #1
 8015438:	f43f af45 	beq.w	80152c6 <_printf_float+0xb6>
 801543c:	f04f 0900 	mov.w	r9, #0
 8015440:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8015444:	f104 0a1a 	add.w	sl, r4, #26
 8015448:	45c8      	cmp	r8, r9
 801544a:	dc09      	bgt.n	8015460 <_printf_float+0x250>
 801544c:	6823      	ldr	r3, [r4, #0]
 801544e:	079b      	lsls	r3, r3, #30
 8015450:	f100 8103 	bmi.w	801565a <_printf_float+0x44a>
 8015454:	68e0      	ldr	r0, [r4, #12]
 8015456:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8015458:	4298      	cmp	r0, r3
 801545a:	bfb8      	it	lt
 801545c:	4618      	movlt	r0, r3
 801545e:	e734      	b.n	80152ca <_printf_float+0xba>
 8015460:	2301      	movs	r3, #1
 8015462:	4652      	mov	r2, sl
 8015464:	4631      	mov	r1, r6
 8015466:	4628      	mov	r0, r5
 8015468:	47b8      	blx	r7
 801546a:	3001      	adds	r0, #1
 801546c:	f43f af2b 	beq.w	80152c6 <_printf_float+0xb6>
 8015470:	f109 0901 	add.w	r9, r9, #1
 8015474:	e7e8      	b.n	8015448 <_printf_float+0x238>
 8015476:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015478:	2b00      	cmp	r3, #0
 801547a:	dc39      	bgt.n	80154f0 <_printf_float+0x2e0>
 801547c:	4a1b      	ldr	r2, [pc, #108]	@ (80154ec <_printf_float+0x2dc>)
 801547e:	2301      	movs	r3, #1
 8015480:	4631      	mov	r1, r6
 8015482:	4628      	mov	r0, r5
 8015484:	47b8      	blx	r7
 8015486:	3001      	adds	r0, #1
 8015488:	f43f af1d 	beq.w	80152c6 <_printf_float+0xb6>
 801548c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8015490:	ea59 0303 	orrs.w	r3, r9, r3
 8015494:	d102      	bne.n	801549c <_printf_float+0x28c>
 8015496:	6823      	ldr	r3, [r4, #0]
 8015498:	07d9      	lsls	r1, r3, #31
 801549a:	d5d7      	bpl.n	801544c <_printf_float+0x23c>
 801549c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80154a0:	4631      	mov	r1, r6
 80154a2:	4628      	mov	r0, r5
 80154a4:	47b8      	blx	r7
 80154a6:	3001      	adds	r0, #1
 80154a8:	f43f af0d 	beq.w	80152c6 <_printf_float+0xb6>
 80154ac:	f04f 0a00 	mov.w	sl, #0
 80154b0:	f104 0b1a 	add.w	fp, r4, #26
 80154b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80154b6:	425b      	negs	r3, r3
 80154b8:	4553      	cmp	r3, sl
 80154ba:	dc01      	bgt.n	80154c0 <_printf_float+0x2b0>
 80154bc:	464b      	mov	r3, r9
 80154be:	e793      	b.n	80153e8 <_printf_float+0x1d8>
 80154c0:	2301      	movs	r3, #1
 80154c2:	465a      	mov	r2, fp
 80154c4:	4631      	mov	r1, r6
 80154c6:	4628      	mov	r0, r5
 80154c8:	47b8      	blx	r7
 80154ca:	3001      	adds	r0, #1
 80154cc:	f43f aefb 	beq.w	80152c6 <_printf_float+0xb6>
 80154d0:	f10a 0a01 	add.w	sl, sl, #1
 80154d4:	e7ee      	b.n	80154b4 <_printf_float+0x2a4>
 80154d6:	bf00      	nop
 80154d8:	7fefffff 	.word	0x7fefffff
 80154dc:	0801af21 	.word	0x0801af21
 80154e0:	0801af1d 	.word	0x0801af1d
 80154e4:	0801af29 	.word	0x0801af29
 80154e8:	0801af25 	.word	0x0801af25
 80154ec:	0801af2d 	.word	0x0801af2d
 80154f0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80154f2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80154f6:	4553      	cmp	r3, sl
 80154f8:	bfa8      	it	ge
 80154fa:	4653      	movge	r3, sl
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	4699      	mov	r9, r3
 8015500:	dc36      	bgt.n	8015570 <_printf_float+0x360>
 8015502:	f04f 0b00 	mov.w	fp, #0
 8015506:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801550a:	f104 021a 	add.w	r2, r4, #26
 801550e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8015510:	9306      	str	r3, [sp, #24]
 8015512:	eba3 0309 	sub.w	r3, r3, r9
 8015516:	455b      	cmp	r3, fp
 8015518:	dc31      	bgt.n	801557e <_printf_float+0x36e>
 801551a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801551c:	459a      	cmp	sl, r3
 801551e:	dc3a      	bgt.n	8015596 <_printf_float+0x386>
 8015520:	6823      	ldr	r3, [r4, #0]
 8015522:	07da      	lsls	r2, r3, #31
 8015524:	d437      	bmi.n	8015596 <_printf_float+0x386>
 8015526:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015528:	ebaa 0903 	sub.w	r9, sl, r3
 801552c:	9b06      	ldr	r3, [sp, #24]
 801552e:	ebaa 0303 	sub.w	r3, sl, r3
 8015532:	4599      	cmp	r9, r3
 8015534:	bfa8      	it	ge
 8015536:	4699      	movge	r9, r3
 8015538:	f1b9 0f00 	cmp.w	r9, #0
 801553c:	dc33      	bgt.n	80155a6 <_printf_float+0x396>
 801553e:	f04f 0800 	mov.w	r8, #0
 8015542:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015546:	f104 0b1a 	add.w	fp, r4, #26
 801554a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801554c:	ebaa 0303 	sub.w	r3, sl, r3
 8015550:	eba3 0309 	sub.w	r3, r3, r9
 8015554:	4543      	cmp	r3, r8
 8015556:	f77f af79 	ble.w	801544c <_printf_float+0x23c>
 801555a:	2301      	movs	r3, #1
 801555c:	465a      	mov	r2, fp
 801555e:	4631      	mov	r1, r6
 8015560:	4628      	mov	r0, r5
 8015562:	47b8      	blx	r7
 8015564:	3001      	adds	r0, #1
 8015566:	f43f aeae 	beq.w	80152c6 <_printf_float+0xb6>
 801556a:	f108 0801 	add.w	r8, r8, #1
 801556e:	e7ec      	b.n	801554a <_printf_float+0x33a>
 8015570:	4642      	mov	r2, r8
 8015572:	4631      	mov	r1, r6
 8015574:	4628      	mov	r0, r5
 8015576:	47b8      	blx	r7
 8015578:	3001      	adds	r0, #1
 801557a:	d1c2      	bne.n	8015502 <_printf_float+0x2f2>
 801557c:	e6a3      	b.n	80152c6 <_printf_float+0xb6>
 801557e:	2301      	movs	r3, #1
 8015580:	4631      	mov	r1, r6
 8015582:	4628      	mov	r0, r5
 8015584:	9206      	str	r2, [sp, #24]
 8015586:	47b8      	blx	r7
 8015588:	3001      	adds	r0, #1
 801558a:	f43f ae9c 	beq.w	80152c6 <_printf_float+0xb6>
 801558e:	9a06      	ldr	r2, [sp, #24]
 8015590:	f10b 0b01 	add.w	fp, fp, #1
 8015594:	e7bb      	b.n	801550e <_printf_float+0x2fe>
 8015596:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801559a:	4631      	mov	r1, r6
 801559c:	4628      	mov	r0, r5
 801559e:	47b8      	blx	r7
 80155a0:	3001      	adds	r0, #1
 80155a2:	d1c0      	bne.n	8015526 <_printf_float+0x316>
 80155a4:	e68f      	b.n	80152c6 <_printf_float+0xb6>
 80155a6:	9a06      	ldr	r2, [sp, #24]
 80155a8:	464b      	mov	r3, r9
 80155aa:	4442      	add	r2, r8
 80155ac:	4631      	mov	r1, r6
 80155ae:	4628      	mov	r0, r5
 80155b0:	47b8      	blx	r7
 80155b2:	3001      	adds	r0, #1
 80155b4:	d1c3      	bne.n	801553e <_printf_float+0x32e>
 80155b6:	e686      	b.n	80152c6 <_printf_float+0xb6>
 80155b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80155bc:	f1ba 0f01 	cmp.w	sl, #1
 80155c0:	dc01      	bgt.n	80155c6 <_printf_float+0x3b6>
 80155c2:	07db      	lsls	r3, r3, #31
 80155c4:	d536      	bpl.n	8015634 <_printf_float+0x424>
 80155c6:	2301      	movs	r3, #1
 80155c8:	4642      	mov	r2, r8
 80155ca:	4631      	mov	r1, r6
 80155cc:	4628      	mov	r0, r5
 80155ce:	47b8      	blx	r7
 80155d0:	3001      	adds	r0, #1
 80155d2:	f43f ae78 	beq.w	80152c6 <_printf_float+0xb6>
 80155d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80155da:	4631      	mov	r1, r6
 80155dc:	4628      	mov	r0, r5
 80155de:	47b8      	blx	r7
 80155e0:	3001      	adds	r0, #1
 80155e2:	f43f ae70 	beq.w	80152c6 <_printf_float+0xb6>
 80155e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80155ea:	2200      	movs	r2, #0
 80155ec:	2300      	movs	r3, #0
 80155ee:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80155f2:	f7eb fa89 	bl	8000b08 <__aeabi_dcmpeq>
 80155f6:	b9c0      	cbnz	r0, 801562a <_printf_float+0x41a>
 80155f8:	4653      	mov	r3, sl
 80155fa:	f108 0201 	add.w	r2, r8, #1
 80155fe:	4631      	mov	r1, r6
 8015600:	4628      	mov	r0, r5
 8015602:	47b8      	blx	r7
 8015604:	3001      	adds	r0, #1
 8015606:	d10c      	bne.n	8015622 <_printf_float+0x412>
 8015608:	e65d      	b.n	80152c6 <_printf_float+0xb6>
 801560a:	2301      	movs	r3, #1
 801560c:	465a      	mov	r2, fp
 801560e:	4631      	mov	r1, r6
 8015610:	4628      	mov	r0, r5
 8015612:	47b8      	blx	r7
 8015614:	3001      	adds	r0, #1
 8015616:	f43f ae56 	beq.w	80152c6 <_printf_float+0xb6>
 801561a:	f108 0801 	add.w	r8, r8, #1
 801561e:	45d0      	cmp	r8, sl
 8015620:	dbf3      	blt.n	801560a <_printf_float+0x3fa>
 8015622:	464b      	mov	r3, r9
 8015624:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8015628:	e6df      	b.n	80153ea <_printf_float+0x1da>
 801562a:	f04f 0800 	mov.w	r8, #0
 801562e:	f104 0b1a 	add.w	fp, r4, #26
 8015632:	e7f4      	b.n	801561e <_printf_float+0x40e>
 8015634:	2301      	movs	r3, #1
 8015636:	4642      	mov	r2, r8
 8015638:	e7e1      	b.n	80155fe <_printf_float+0x3ee>
 801563a:	2301      	movs	r3, #1
 801563c:	464a      	mov	r2, r9
 801563e:	4631      	mov	r1, r6
 8015640:	4628      	mov	r0, r5
 8015642:	47b8      	blx	r7
 8015644:	3001      	adds	r0, #1
 8015646:	f43f ae3e 	beq.w	80152c6 <_printf_float+0xb6>
 801564a:	f108 0801 	add.w	r8, r8, #1
 801564e:	68e3      	ldr	r3, [r4, #12]
 8015650:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8015652:	1a5b      	subs	r3, r3, r1
 8015654:	4543      	cmp	r3, r8
 8015656:	dcf0      	bgt.n	801563a <_printf_float+0x42a>
 8015658:	e6fc      	b.n	8015454 <_printf_float+0x244>
 801565a:	f04f 0800 	mov.w	r8, #0
 801565e:	f104 0919 	add.w	r9, r4, #25
 8015662:	e7f4      	b.n	801564e <_printf_float+0x43e>

08015664 <_printf_common>:
 8015664:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015668:	4616      	mov	r6, r2
 801566a:	4698      	mov	r8, r3
 801566c:	688a      	ldr	r2, [r1, #8]
 801566e:	690b      	ldr	r3, [r1, #16]
 8015670:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8015674:	4293      	cmp	r3, r2
 8015676:	bfb8      	it	lt
 8015678:	4613      	movlt	r3, r2
 801567a:	6033      	str	r3, [r6, #0]
 801567c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015680:	4607      	mov	r7, r0
 8015682:	460c      	mov	r4, r1
 8015684:	b10a      	cbz	r2, 801568a <_printf_common+0x26>
 8015686:	3301      	adds	r3, #1
 8015688:	6033      	str	r3, [r6, #0]
 801568a:	6823      	ldr	r3, [r4, #0]
 801568c:	0699      	lsls	r1, r3, #26
 801568e:	bf42      	ittt	mi
 8015690:	6833      	ldrmi	r3, [r6, #0]
 8015692:	3302      	addmi	r3, #2
 8015694:	6033      	strmi	r3, [r6, #0]
 8015696:	6825      	ldr	r5, [r4, #0]
 8015698:	f015 0506 	ands.w	r5, r5, #6
 801569c:	d106      	bne.n	80156ac <_printf_common+0x48>
 801569e:	f104 0a19 	add.w	sl, r4, #25
 80156a2:	68e3      	ldr	r3, [r4, #12]
 80156a4:	6832      	ldr	r2, [r6, #0]
 80156a6:	1a9b      	subs	r3, r3, r2
 80156a8:	42ab      	cmp	r3, r5
 80156aa:	dc26      	bgt.n	80156fa <_printf_common+0x96>
 80156ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80156b0:	6822      	ldr	r2, [r4, #0]
 80156b2:	3b00      	subs	r3, #0
 80156b4:	bf18      	it	ne
 80156b6:	2301      	movne	r3, #1
 80156b8:	0692      	lsls	r2, r2, #26
 80156ba:	d42b      	bmi.n	8015714 <_printf_common+0xb0>
 80156bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80156c0:	4641      	mov	r1, r8
 80156c2:	4638      	mov	r0, r7
 80156c4:	47c8      	blx	r9
 80156c6:	3001      	adds	r0, #1
 80156c8:	d01e      	beq.n	8015708 <_printf_common+0xa4>
 80156ca:	6823      	ldr	r3, [r4, #0]
 80156cc:	6922      	ldr	r2, [r4, #16]
 80156ce:	f003 0306 	and.w	r3, r3, #6
 80156d2:	2b04      	cmp	r3, #4
 80156d4:	bf02      	ittt	eq
 80156d6:	68e5      	ldreq	r5, [r4, #12]
 80156d8:	6833      	ldreq	r3, [r6, #0]
 80156da:	1aed      	subeq	r5, r5, r3
 80156dc:	68a3      	ldr	r3, [r4, #8]
 80156de:	bf0c      	ite	eq
 80156e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80156e4:	2500      	movne	r5, #0
 80156e6:	4293      	cmp	r3, r2
 80156e8:	bfc4      	itt	gt
 80156ea:	1a9b      	subgt	r3, r3, r2
 80156ec:	18ed      	addgt	r5, r5, r3
 80156ee:	2600      	movs	r6, #0
 80156f0:	341a      	adds	r4, #26
 80156f2:	42b5      	cmp	r5, r6
 80156f4:	d11a      	bne.n	801572c <_printf_common+0xc8>
 80156f6:	2000      	movs	r0, #0
 80156f8:	e008      	b.n	801570c <_printf_common+0xa8>
 80156fa:	2301      	movs	r3, #1
 80156fc:	4652      	mov	r2, sl
 80156fe:	4641      	mov	r1, r8
 8015700:	4638      	mov	r0, r7
 8015702:	47c8      	blx	r9
 8015704:	3001      	adds	r0, #1
 8015706:	d103      	bne.n	8015710 <_printf_common+0xac>
 8015708:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801570c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015710:	3501      	adds	r5, #1
 8015712:	e7c6      	b.n	80156a2 <_printf_common+0x3e>
 8015714:	18e1      	adds	r1, r4, r3
 8015716:	1c5a      	adds	r2, r3, #1
 8015718:	2030      	movs	r0, #48	@ 0x30
 801571a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801571e:	4422      	add	r2, r4
 8015720:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8015724:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8015728:	3302      	adds	r3, #2
 801572a:	e7c7      	b.n	80156bc <_printf_common+0x58>
 801572c:	2301      	movs	r3, #1
 801572e:	4622      	mov	r2, r4
 8015730:	4641      	mov	r1, r8
 8015732:	4638      	mov	r0, r7
 8015734:	47c8      	blx	r9
 8015736:	3001      	adds	r0, #1
 8015738:	d0e6      	beq.n	8015708 <_printf_common+0xa4>
 801573a:	3601      	adds	r6, #1
 801573c:	e7d9      	b.n	80156f2 <_printf_common+0x8e>
	...

08015740 <_printf_i>:
 8015740:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015744:	7e0f      	ldrb	r7, [r1, #24]
 8015746:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8015748:	2f78      	cmp	r7, #120	@ 0x78
 801574a:	4691      	mov	r9, r2
 801574c:	4680      	mov	r8, r0
 801574e:	460c      	mov	r4, r1
 8015750:	469a      	mov	sl, r3
 8015752:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8015756:	d807      	bhi.n	8015768 <_printf_i+0x28>
 8015758:	2f62      	cmp	r7, #98	@ 0x62
 801575a:	d80a      	bhi.n	8015772 <_printf_i+0x32>
 801575c:	2f00      	cmp	r7, #0
 801575e:	f000 80d1 	beq.w	8015904 <_printf_i+0x1c4>
 8015762:	2f58      	cmp	r7, #88	@ 0x58
 8015764:	f000 80b8 	beq.w	80158d8 <_printf_i+0x198>
 8015768:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801576c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8015770:	e03a      	b.n	80157e8 <_printf_i+0xa8>
 8015772:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8015776:	2b15      	cmp	r3, #21
 8015778:	d8f6      	bhi.n	8015768 <_printf_i+0x28>
 801577a:	a101      	add	r1, pc, #4	@ (adr r1, 8015780 <_printf_i+0x40>)
 801577c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015780:	080157d9 	.word	0x080157d9
 8015784:	080157ed 	.word	0x080157ed
 8015788:	08015769 	.word	0x08015769
 801578c:	08015769 	.word	0x08015769
 8015790:	08015769 	.word	0x08015769
 8015794:	08015769 	.word	0x08015769
 8015798:	080157ed 	.word	0x080157ed
 801579c:	08015769 	.word	0x08015769
 80157a0:	08015769 	.word	0x08015769
 80157a4:	08015769 	.word	0x08015769
 80157a8:	08015769 	.word	0x08015769
 80157ac:	080158eb 	.word	0x080158eb
 80157b0:	08015817 	.word	0x08015817
 80157b4:	080158a5 	.word	0x080158a5
 80157b8:	08015769 	.word	0x08015769
 80157bc:	08015769 	.word	0x08015769
 80157c0:	0801590d 	.word	0x0801590d
 80157c4:	08015769 	.word	0x08015769
 80157c8:	08015817 	.word	0x08015817
 80157cc:	08015769 	.word	0x08015769
 80157d0:	08015769 	.word	0x08015769
 80157d4:	080158ad 	.word	0x080158ad
 80157d8:	6833      	ldr	r3, [r6, #0]
 80157da:	1d1a      	adds	r2, r3, #4
 80157dc:	681b      	ldr	r3, [r3, #0]
 80157de:	6032      	str	r2, [r6, #0]
 80157e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80157e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80157e8:	2301      	movs	r3, #1
 80157ea:	e09c      	b.n	8015926 <_printf_i+0x1e6>
 80157ec:	6833      	ldr	r3, [r6, #0]
 80157ee:	6820      	ldr	r0, [r4, #0]
 80157f0:	1d19      	adds	r1, r3, #4
 80157f2:	6031      	str	r1, [r6, #0]
 80157f4:	0606      	lsls	r6, r0, #24
 80157f6:	d501      	bpl.n	80157fc <_printf_i+0xbc>
 80157f8:	681d      	ldr	r5, [r3, #0]
 80157fa:	e003      	b.n	8015804 <_printf_i+0xc4>
 80157fc:	0645      	lsls	r5, r0, #25
 80157fe:	d5fb      	bpl.n	80157f8 <_printf_i+0xb8>
 8015800:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015804:	2d00      	cmp	r5, #0
 8015806:	da03      	bge.n	8015810 <_printf_i+0xd0>
 8015808:	232d      	movs	r3, #45	@ 0x2d
 801580a:	426d      	negs	r5, r5
 801580c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015810:	4858      	ldr	r0, [pc, #352]	@ (8015974 <_printf_i+0x234>)
 8015812:	230a      	movs	r3, #10
 8015814:	e011      	b.n	801583a <_printf_i+0xfa>
 8015816:	6821      	ldr	r1, [r4, #0]
 8015818:	6833      	ldr	r3, [r6, #0]
 801581a:	0608      	lsls	r0, r1, #24
 801581c:	f853 5b04 	ldr.w	r5, [r3], #4
 8015820:	d402      	bmi.n	8015828 <_printf_i+0xe8>
 8015822:	0649      	lsls	r1, r1, #25
 8015824:	bf48      	it	mi
 8015826:	b2ad      	uxthmi	r5, r5
 8015828:	2f6f      	cmp	r7, #111	@ 0x6f
 801582a:	4852      	ldr	r0, [pc, #328]	@ (8015974 <_printf_i+0x234>)
 801582c:	6033      	str	r3, [r6, #0]
 801582e:	bf14      	ite	ne
 8015830:	230a      	movne	r3, #10
 8015832:	2308      	moveq	r3, #8
 8015834:	2100      	movs	r1, #0
 8015836:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801583a:	6866      	ldr	r6, [r4, #4]
 801583c:	60a6      	str	r6, [r4, #8]
 801583e:	2e00      	cmp	r6, #0
 8015840:	db05      	blt.n	801584e <_printf_i+0x10e>
 8015842:	6821      	ldr	r1, [r4, #0]
 8015844:	432e      	orrs	r6, r5
 8015846:	f021 0104 	bic.w	r1, r1, #4
 801584a:	6021      	str	r1, [r4, #0]
 801584c:	d04b      	beq.n	80158e6 <_printf_i+0x1a6>
 801584e:	4616      	mov	r6, r2
 8015850:	fbb5 f1f3 	udiv	r1, r5, r3
 8015854:	fb03 5711 	mls	r7, r3, r1, r5
 8015858:	5dc7      	ldrb	r7, [r0, r7]
 801585a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801585e:	462f      	mov	r7, r5
 8015860:	42bb      	cmp	r3, r7
 8015862:	460d      	mov	r5, r1
 8015864:	d9f4      	bls.n	8015850 <_printf_i+0x110>
 8015866:	2b08      	cmp	r3, #8
 8015868:	d10b      	bne.n	8015882 <_printf_i+0x142>
 801586a:	6823      	ldr	r3, [r4, #0]
 801586c:	07df      	lsls	r7, r3, #31
 801586e:	d508      	bpl.n	8015882 <_printf_i+0x142>
 8015870:	6923      	ldr	r3, [r4, #16]
 8015872:	6861      	ldr	r1, [r4, #4]
 8015874:	4299      	cmp	r1, r3
 8015876:	bfde      	ittt	le
 8015878:	2330      	movle	r3, #48	@ 0x30
 801587a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801587e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8015882:	1b92      	subs	r2, r2, r6
 8015884:	6122      	str	r2, [r4, #16]
 8015886:	f8cd a000 	str.w	sl, [sp]
 801588a:	464b      	mov	r3, r9
 801588c:	aa03      	add	r2, sp, #12
 801588e:	4621      	mov	r1, r4
 8015890:	4640      	mov	r0, r8
 8015892:	f7ff fee7 	bl	8015664 <_printf_common>
 8015896:	3001      	adds	r0, #1
 8015898:	d14a      	bne.n	8015930 <_printf_i+0x1f0>
 801589a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801589e:	b004      	add	sp, #16
 80158a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80158a4:	6823      	ldr	r3, [r4, #0]
 80158a6:	f043 0320 	orr.w	r3, r3, #32
 80158aa:	6023      	str	r3, [r4, #0]
 80158ac:	4832      	ldr	r0, [pc, #200]	@ (8015978 <_printf_i+0x238>)
 80158ae:	2778      	movs	r7, #120	@ 0x78
 80158b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80158b4:	6823      	ldr	r3, [r4, #0]
 80158b6:	6831      	ldr	r1, [r6, #0]
 80158b8:	061f      	lsls	r7, r3, #24
 80158ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80158be:	d402      	bmi.n	80158c6 <_printf_i+0x186>
 80158c0:	065f      	lsls	r7, r3, #25
 80158c2:	bf48      	it	mi
 80158c4:	b2ad      	uxthmi	r5, r5
 80158c6:	6031      	str	r1, [r6, #0]
 80158c8:	07d9      	lsls	r1, r3, #31
 80158ca:	bf44      	itt	mi
 80158cc:	f043 0320 	orrmi.w	r3, r3, #32
 80158d0:	6023      	strmi	r3, [r4, #0]
 80158d2:	b11d      	cbz	r5, 80158dc <_printf_i+0x19c>
 80158d4:	2310      	movs	r3, #16
 80158d6:	e7ad      	b.n	8015834 <_printf_i+0xf4>
 80158d8:	4826      	ldr	r0, [pc, #152]	@ (8015974 <_printf_i+0x234>)
 80158da:	e7e9      	b.n	80158b0 <_printf_i+0x170>
 80158dc:	6823      	ldr	r3, [r4, #0]
 80158de:	f023 0320 	bic.w	r3, r3, #32
 80158e2:	6023      	str	r3, [r4, #0]
 80158e4:	e7f6      	b.n	80158d4 <_printf_i+0x194>
 80158e6:	4616      	mov	r6, r2
 80158e8:	e7bd      	b.n	8015866 <_printf_i+0x126>
 80158ea:	6833      	ldr	r3, [r6, #0]
 80158ec:	6825      	ldr	r5, [r4, #0]
 80158ee:	6961      	ldr	r1, [r4, #20]
 80158f0:	1d18      	adds	r0, r3, #4
 80158f2:	6030      	str	r0, [r6, #0]
 80158f4:	062e      	lsls	r6, r5, #24
 80158f6:	681b      	ldr	r3, [r3, #0]
 80158f8:	d501      	bpl.n	80158fe <_printf_i+0x1be>
 80158fa:	6019      	str	r1, [r3, #0]
 80158fc:	e002      	b.n	8015904 <_printf_i+0x1c4>
 80158fe:	0668      	lsls	r0, r5, #25
 8015900:	d5fb      	bpl.n	80158fa <_printf_i+0x1ba>
 8015902:	8019      	strh	r1, [r3, #0]
 8015904:	2300      	movs	r3, #0
 8015906:	6123      	str	r3, [r4, #16]
 8015908:	4616      	mov	r6, r2
 801590a:	e7bc      	b.n	8015886 <_printf_i+0x146>
 801590c:	6833      	ldr	r3, [r6, #0]
 801590e:	1d1a      	adds	r2, r3, #4
 8015910:	6032      	str	r2, [r6, #0]
 8015912:	681e      	ldr	r6, [r3, #0]
 8015914:	6862      	ldr	r2, [r4, #4]
 8015916:	2100      	movs	r1, #0
 8015918:	4630      	mov	r0, r6
 801591a:	f7ea fc79 	bl	8000210 <memchr>
 801591e:	b108      	cbz	r0, 8015924 <_printf_i+0x1e4>
 8015920:	1b80      	subs	r0, r0, r6
 8015922:	6060      	str	r0, [r4, #4]
 8015924:	6863      	ldr	r3, [r4, #4]
 8015926:	6123      	str	r3, [r4, #16]
 8015928:	2300      	movs	r3, #0
 801592a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801592e:	e7aa      	b.n	8015886 <_printf_i+0x146>
 8015930:	6923      	ldr	r3, [r4, #16]
 8015932:	4632      	mov	r2, r6
 8015934:	4649      	mov	r1, r9
 8015936:	4640      	mov	r0, r8
 8015938:	47d0      	blx	sl
 801593a:	3001      	adds	r0, #1
 801593c:	d0ad      	beq.n	801589a <_printf_i+0x15a>
 801593e:	6823      	ldr	r3, [r4, #0]
 8015940:	079b      	lsls	r3, r3, #30
 8015942:	d413      	bmi.n	801596c <_printf_i+0x22c>
 8015944:	68e0      	ldr	r0, [r4, #12]
 8015946:	9b03      	ldr	r3, [sp, #12]
 8015948:	4298      	cmp	r0, r3
 801594a:	bfb8      	it	lt
 801594c:	4618      	movlt	r0, r3
 801594e:	e7a6      	b.n	801589e <_printf_i+0x15e>
 8015950:	2301      	movs	r3, #1
 8015952:	4632      	mov	r2, r6
 8015954:	4649      	mov	r1, r9
 8015956:	4640      	mov	r0, r8
 8015958:	47d0      	blx	sl
 801595a:	3001      	adds	r0, #1
 801595c:	d09d      	beq.n	801589a <_printf_i+0x15a>
 801595e:	3501      	adds	r5, #1
 8015960:	68e3      	ldr	r3, [r4, #12]
 8015962:	9903      	ldr	r1, [sp, #12]
 8015964:	1a5b      	subs	r3, r3, r1
 8015966:	42ab      	cmp	r3, r5
 8015968:	dcf2      	bgt.n	8015950 <_printf_i+0x210>
 801596a:	e7eb      	b.n	8015944 <_printf_i+0x204>
 801596c:	2500      	movs	r5, #0
 801596e:	f104 0619 	add.w	r6, r4, #25
 8015972:	e7f5      	b.n	8015960 <_printf_i+0x220>
 8015974:	0801af2f 	.word	0x0801af2f
 8015978:	0801af40 	.word	0x0801af40

0801597c <std>:
 801597c:	2300      	movs	r3, #0
 801597e:	b510      	push	{r4, lr}
 8015980:	4604      	mov	r4, r0
 8015982:	e9c0 3300 	strd	r3, r3, [r0]
 8015986:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801598a:	6083      	str	r3, [r0, #8]
 801598c:	8181      	strh	r1, [r0, #12]
 801598e:	6643      	str	r3, [r0, #100]	@ 0x64
 8015990:	81c2      	strh	r2, [r0, #14]
 8015992:	6183      	str	r3, [r0, #24]
 8015994:	4619      	mov	r1, r3
 8015996:	2208      	movs	r2, #8
 8015998:	305c      	adds	r0, #92	@ 0x5c
 801599a:	f000 fa09 	bl	8015db0 <memset>
 801599e:	4b0d      	ldr	r3, [pc, #52]	@ (80159d4 <std+0x58>)
 80159a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80159a2:	4b0d      	ldr	r3, [pc, #52]	@ (80159d8 <std+0x5c>)
 80159a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80159a6:	4b0d      	ldr	r3, [pc, #52]	@ (80159dc <std+0x60>)
 80159a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80159aa:	4b0d      	ldr	r3, [pc, #52]	@ (80159e0 <std+0x64>)
 80159ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80159ae:	4b0d      	ldr	r3, [pc, #52]	@ (80159e4 <std+0x68>)
 80159b0:	6224      	str	r4, [r4, #32]
 80159b2:	429c      	cmp	r4, r3
 80159b4:	d006      	beq.n	80159c4 <std+0x48>
 80159b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80159ba:	4294      	cmp	r4, r2
 80159bc:	d002      	beq.n	80159c4 <std+0x48>
 80159be:	33d0      	adds	r3, #208	@ 0xd0
 80159c0:	429c      	cmp	r4, r3
 80159c2:	d105      	bne.n	80159d0 <std+0x54>
 80159c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80159c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80159cc:	f000 ba66 	b.w	8015e9c <__retarget_lock_init_recursive>
 80159d0:	bd10      	pop	{r4, pc}
 80159d2:	bf00      	nop
 80159d4:	08015be1 	.word	0x08015be1
 80159d8:	08015c03 	.word	0x08015c03
 80159dc:	08015c3b 	.word	0x08015c3b
 80159e0:	08015c5f 	.word	0x08015c5f
 80159e4:	20008b9c 	.word	0x20008b9c

080159e8 <stdio_exit_handler>:
 80159e8:	4a02      	ldr	r2, [pc, #8]	@ (80159f4 <stdio_exit_handler+0xc>)
 80159ea:	4903      	ldr	r1, [pc, #12]	@ (80159f8 <stdio_exit_handler+0x10>)
 80159ec:	4803      	ldr	r0, [pc, #12]	@ (80159fc <stdio_exit_handler+0x14>)
 80159ee:	f000 b869 	b.w	8015ac4 <_fwalk_sglue>
 80159f2:	bf00      	nop
 80159f4:	20000318 	.word	0x20000318
 80159f8:	08017831 	.word	0x08017831
 80159fc:	20000328 	.word	0x20000328

08015a00 <cleanup_stdio>:
 8015a00:	6841      	ldr	r1, [r0, #4]
 8015a02:	4b0c      	ldr	r3, [pc, #48]	@ (8015a34 <cleanup_stdio+0x34>)
 8015a04:	4299      	cmp	r1, r3
 8015a06:	b510      	push	{r4, lr}
 8015a08:	4604      	mov	r4, r0
 8015a0a:	d001      	beq.n	8015a10 <cleanup_stdio+0x10>
 8015a0c:	f001 ff10 	bl	8017830 <_fflush_r>
 8015a10:	68a1      	ldr	r1, [r4, #8]
 8015a12:	4b09      	ldr	r3, [pc, #36]	@ (8015a38 <cleanup_stdio+0x38>)
 8015a14:	4299      	cmp	r1, r3
 8015a16:	d002      	beq.n	8015a1e <cleanup_stdio+0x1e>
 8015a18:	4620      	mov	r0, r4
 8015a1a:	f001 ff09 	bl	8017830 <_fflush_r>
 8015a1e:	68e1      	ldr	r1, [r4, #12]
 8015a20:	4b06      	ldr	r3, [pc, #24]	@ (8015a3c <cleanup_stdio+0x3c>)
 8015a22:	4299      	cmp	r1, r3
 8015a24:	d004      	beq.n	8015a30 <cleanup_stdio+0x30>
 8015a26:	4620      	mov	r0, r4
 8015a28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015a2c:	f001 bf00 	b.w	8017830 <_fflush_r>
 8015a30:	bd10      	pop	{r4, pc}
 8015a32:	bf00      	nop
 8015a34:	20008b9c 	.word	0x20008b9c
 8015a38:	20008c04 	.word	0x20008c04
 8015a3c:	20008c6c 	.word	0x20008c6c

08015a40 <global_stdio_init.part.0>:
 8015a40:	b510      	push	{r4, lr}
 8015a42:	4b0b      	ldr	r3, [pc, #44]	@ (8015a70 <global_stdio_init.part.0+0x30>)
 8015a44:	4c0b      	ldr	r4, [pc, #44]	@ (8015a74 <global_stdio_init.part.0+0x34>)
 8015a46:	4a0c      	ldr	r2, [pc, #48]	@ (8015a78 <global_stdio_init.part.0+0x38>)
 8015a48:	601a      	str	r2, [r3, #0]
 8015a4a:	4620      	mov	r0, r4
 8015a4c:	2200      	movs	r2, #0
 8015a4e:	2104      	movs	r1, #4
 8015a50:	f7ff ff94 	bl	801597c <std>
 8015a54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8015a58:	2201      	movs	r2, #1
 8015a5a:	2109      	movs	r1, #9
 8015a5c:	f7ff ff8e 	bl	801597c <std>
 8015a60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8015a64:	2202      	movs	r2, #2
 8015a66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015a6a:	2112      	movs	r1, #18
 8015a6c:	f7ff bf86 	b.w	801597c <std>
 8015a70:	20008cd4 	.word	0x20008cd4
 8015a74:	20008b9c 	.word	0x20008b9c
 8015a78:	080159e9 	.word	0x080159e9

08015a7c <__sfp_lock_acquire>:
 8015a7c:	4801      	ldr	r0, [pc, #4]	@ (8015a84 <__sfp_lock_acquire+0x8>)
 8015a7e:	f000 ba0e 	b.w	8015e9e <__retarget_lock_acquire_recursive>
 8015a82:	bf00      	nop
 8015a84:	20008cdd 	.word	0x20008cdd

08015a88 <__sfp_lock_release>:
 8015a88:	4801      	ldr	r0, [pc, #4]	@ (8015a90 <__sfp_lock_release+0x8>)
 8015a8a:	f000 ba09 	b.w	8015ea0 <__retarget_lock_release_recursive>
 8015a8e:	bf00      	nop
 8015a90:	20008cdd 	.word	0x20008cdd

08015a94 <__sinit>:
 8015a94:	b510      	push	{r4, lr}
 8015a96:	4604      	mov	r4, r0
 8015a98:	f7ff fff0 	bl	8015a7c <__sfp_lock_acquire>
 8015a9c:	6a23      	ldr	r3, [r4, #32]
 8015a9e:	b11b      	cbz	r3, 8015aa8 <__sinit+0x14>
 8015aa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015aa4:	f7ff bff0 	b.w	8015a88 <__sfp_lock_release>
 8015aa8:	4b04      	ldr	r3, [pc, #16]	@ (8015abc <__sinit+0x28>)
 8015aaa:	6223      	str	r3, [r4, #32]
 8015aac:	4b04      	ldr	r3, [pc, #16]	@ (8015ac0 <__sinit+0x2c>)
 8015aae:	681b      	ldr	r3, [r3, #0]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	d1f5      	bne.n	8015aa0 <__sinit+0xc>
 8015ab4:	f7ff ffc4 	bl	8015a40 <global_stdio_init.part.0>
 8015ab8:	e7f2      	b.n	8015aa0 <__sinit+0xc>
 8015aba:	bf00      	nop
 8015abc:	08015a01 	.word	0x08015a01
 8015ac0:	20008cd4 	.word	0x20008cd4

08015ac4 <_fwalk_sglue>:
 8015ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015ac8:	4607      	mov	r7, r0
 8015aca:	4688      	mov	r8, r1
 8015acc:	4614      	mov	r4, r2
 8015ace:	2600      	movs	r6, #0
 8015ad0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8015ad4:	f1b9 0901 	subs.w	r9, r9, #1
 8015ad8:	d505      	bpl.n	8015ae6 <_fwalk_sglue+0x22>
 8015ada:	6824      	ldr	r4, [r4, #0]
 8015adc:	2c00      	cmp	r4, #0
 8015ade:	d1f7      	bne.n	8015ad0 <_fwalk_sglue+0xc>
 8015ae0:	4630      	mov	r0, r6
 8015ae2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015ae6:	89ab      	ldrh	r3, [r5, #12]
 8015ae8:	2b01      	cmp	r3, #1
 8015aea:	d907      	bls.n	8015afc <_fwalk_sglue+0x38>
 8015aec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8015af0:	3301      	adds	r3, #1
 8015af2:	d003      	beq.n	8015afc <_fwalk_sglue+0x38>
 8015af4:	4629      	mov	r1, r5
 8015af6:	4638      	mov	r0, r7
 8015af8:	47c0      	blx	r8
 8015afa:	4306      	orrs	r6, r0
 8015afc:	3568      	adds	r5, #104	@ 0x68
 8015afe:	e7e9      	b.n	8015ad4 <_fwalk_sglue+0x10>

08015b00 <iprintf>:
 8015b00:	b40f      	push	{r0, r1, r2, r3}
 8015b02:	b507      	push	{r0, r1, r2, lr}
 8015b04:	4906      	ldr	r1, [pc, #24]	@ (8015b20 <iprintf+0x20>)
 8015b06:	ab04      	add	r3, sp, #16
 8015b08:	6808      	ldr	r0, [r1, #0]
 8015b0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b0e:	6881      	ldr	r1, [r0, #8]
 8015b10:	9301      	str	r3, [sp, #4]
 8015b12:	f001 fcf1 	bl	80174f8 <_vfiprintf_r>
 8015b16:	b003      	add	sp, #12
 8015b18:	f85d eb04 	ldr.w	lr, [sp], #4
 8015b1c:	b004      	add	sp, #16
 8015b1e:	4770      	bx	lr
 8015b20:	20000324 	.word	0x20000324

08015b24 <_puts_r>:
 8015b24:	6a03      	ldr	r3, [r0, #32]
 8015b26:	b570      	push	{r4, r5, r6, lr}
 8015b28:	6884      	ldr	r4, [r0, #8]
 8015b2a:	4605      	mov	r5, r0
 8015b2c:	460e      	mov	r6, r1
 8015b2e:	b90b      	cbnz	r3, 8015b34 <_puts_r+0x10>
 8015b30:	f7ff ffb0 	bl	8015a94 <__sinit>
 8015b34:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015b36:	07db      	lsls	r3, r3, #31
 8015b38:	d405      	bmi.n	8015b46 <_puts_r+0x22>
 8015b3a:	89a3      	ldrh	r3, [r4, #12]
 8015b3c:	0598      	lsls	r0, r3, #22
 8015b3e:	d402      	bmi.n	8015b46 <_puts_r+0x22>
 8015b40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015b42:	f000 f9ac 	bl	8015e9e <__retarget_lock_acquire_recursive>
 8015b46:	89a3      	ldrh	r3, [r4, #12]
 8015b48:	0719      	lsls	r1, r3, #28
 8015b4a:	d502      	bpl.n	8015b52 <_puts_r+0x2e>
 8015b4c:	6923      	ldr	r3, [r4, #16]
 8015b4e:	2b00      	cmp	r3, #0
 8015b50:	d135      	bne.n	8015bbe <_puts_r+0x9a>
 8015b52:	4621      	mov	r1, r4
 8015b54:	4628      	mov	r0, r5
 8015b56:	f000 f8c5 	bl	8015ce4 <__swsetup_r>
 8015b5a:	b380      	cbz	r0, 8015bbe <_puts_r+0x9a>
 8015b5c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8015b60:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015b62:	07da      	lsls	r2, r3, #31
 8015b64:	d405      	bmi.n	8015b72 <_puts_r+0x4e>
 8015b66:	89a3      	ldrh	r3, [r4, #12]
 8015b68:	059b      	lsls	r3, r3, #22
 8015b6a:	d402      	bmi.n	8015b72 <_puts_r+0x4e>
 8015b6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015b6e:	f000 f997 	bl	8015ea0 <__retarget_lock_release_recursive>
 8015b72:	4628      	mov	r0, r5
 8015b74:	bd70      	pop	{r4, r5, r6, pc}
 8015b76:	2b00      	cmp	r3, #0
 8015b78:	da04      	bge.n	8015b84 <_puts_r+0x60>
 8015b7a:	69a2      	ldr	r2, [r4, #24]
 8015b7c:	429a      	cmp	r2, r3
 8015b7e:	dc17      	bgt.n	8015bb0 <_puts_r+0x8c>
 8015b80:	290a      	cmp	r1, #10
 8015b82:	d015      	beq.n	8015bb0 <_puts_r+0x8c>
 8015b84:	6823      	ldr	r3, [r4, #0]
 8015b86:	1c5a      	adds	r2, r3, #1
 8015b88:	6022      	str	r2, [r4, #0]
 8015b8a:	7019      	strb	r1, [r3, #0]
 8015b8c:	68a3      	ldr	r3, [r4, #8]
 8015b8e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8015b92:	3b01      	subs	r3, #1
 8015b94:	60a3      	str	r3, [r4, #8]
 8015b96:	2900      	cmp	r1, #0
 8015b98:	d1ed      	bne.n	8015b76 <_puts_r+0x52>
 8015b9a:	2b00      	cmp	r3, #0
 8015b9c:	da11      	bge.n	8015bc2 <_puts_r+0x9e>
 8015b9e:	4622      	mov	r2, r4
 8015ba0:	210a      	movs	r1, #10
 8015ba2:	4628      	mov	r0, r5
 8015ba4:	f000 f85f 	bl	8015c66 <__swbuf_r>
 8015ba8:	3001      	adds	r0, #1
 8015baa:	d0d7      	beq.n	8015b5c <_puts_r+0x38>
 8015bac:	250a      	movs	r5, #10
 8015bae:	e7d7      	b.n	8015b60 <_puts_r+0x3c>
 8015bb0:	4622      	mov	r2, r4
 8015bb2:	4628      	mov	r0, r5
 8015bb4:	f000 f857 	bl	8015c66 <__swbuf_r>
 8015bb8:	3001      	adds	r0, #1
 8015bba:	d1e7      	bne.n	8015b8c <_puts_r+0x68>
 8015bbc:	e7ce      	b.n	8015b5c <_puts_r+0x38>
 8015bbe:	3e01      	subs	r6, #1
 8015bc0:	e7e4      	b.n	8015b8c <_puts_r+0x68>
 8015bc2:	6823      	ldr	r3, [r4, #0]
 8015bc4:	1c5a      	adds	r2, r3, #1
 8015bc6:	6022      	str	r2, [r4, #0]
 8015bc8:	220a      	movs	r2, #10
 8015bca:	701a      	strb	r2, [r3, #0]
 8015bcc:	e7ee      	b.n	8015bac <_puts_r+0x88>
	...

08015bd0 <puts>:
 8015bd0:	4b02      	ldr	r3, [pc, #8]	@ (8015bdc <puts+0xc>)
 8015bd2:	4601      	mov	r1, r0
 8015bd4:	6818      	ldr	r0, [r3, #0]
 8015bd6:	f7ff bfa5 	b.w	8015b24 <_puts_r>
 8015bda:	bf00      	nop
 8015bdc:	20000324 	.word	0x20000324

08015be0 <__sread>:
 8015be0:	b510      	push	{r4, lr}
 8015be2:	460c      	mov	r4, r1
 8015be4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015be8:	f000 f910 	bl	8015e0c <_read_r>
 8015bec:	2800      	cmp	r0, #0
 8015bee:	bfab      	itete	ge
 8015bf0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8015bf2:	89a3      	ldrhlt	r3, [r4, #12]
 8015bf4:	181b      	addge	r3, r3, r0
 8015bf6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8015bfa:	bfac      	ite	ge
 8015bfc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8015bfe:	81a3      	strhlt	r3, [r4, #12]
 8015c00:	bd10      	pop	{r4, pc}

08015c02 <__swrite>:
 8015c02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015c06:	461f      	mov	r7, r3
 8015c08:	898b      	ldrh	r3, [r1, #12]
 8015c0a:	05db      	lsls	r3, r3, #23
 8015c0c:	4605      	mov	r5, r0
 8015c0e:	460c      	mov	r4, r1
 8015c10:	4616      	mov	r6, r2
 8015c12:	d505      	bpl.n	8015c20 <__swrite+0x1e>
 8015c14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c18:	2302      	movs	r3, #2
 8015c1a:	2200      	movs	r2, #0
 8015c1c:	f000 f8e4 	bl	8015de8 <_lseek_r>
 8015c20:	89a3      	ldrh	r3, [r4, #12]
 8015c22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015c26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8015c2a:	81a3      	strh	r3, [r4, #12]
 8015c2c:	4632      	mov	r2, r6
 8015c2e:	463b      	mov	r3, r7
 8015c30:	4628      	mov	r0, r5
 8015c32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015c36:	f000 b8fb 	b.w	8015e30 <_write_r>

08015c3a <__sseek>:
 8015c3a:	b510      	push	{r4, lr}
 8015c3c:	460c      	mov	r4, r1
 8015c3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c42:	f000 f8d1 	bl	8015de8 <_lseek_r>
 8015c46:	1c43      	adds	r3, r0, #1
 8015c48:	89a3      	ldrh	r3, [r4, #12]
 8015c4a:	bf15      	itete	ne
 8015c4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8015c4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8015c52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8015c56:	81a3      	strheq	r3, [r4, #12]
 8015c58:	bf18      	it	ne
 8015c5a:	81a3      	strhne	r3, [r4, #12]
 8015c5c:	bd10      	pop	{r4, pc}

08015c5e <__sclose>:
 8015c5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015c62:	f000 b8b1 	b.w	8015dc8 <_close_r>

08015c66 <__swbuf_r>:
 8015c66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c68:	460e      	mov	r6, r1
 8015c6a:	4614      	mov	r4, r2
 8015c6c:	4605      	mov	r5, r0
 8015c6e:	b118      	cbz	r0, 8015c78 <__swbuf_r+0x12>
 8015c70:	6a03      	ldr	r3, [r0, #32]
 8015c72:	b90b      	cbnz	r3, 8015c78 <__swbuf_r+0x12>
 8015c74:	f7ff ff0e 	bl	8015a94 <__sinit>
 8015c78:	69a3      	ldr	r3, [r4, #24]
 8015c7a:	60a3      	str	r3, [r4, #8]
 8015c7c:	89a3      	ldrh	r3, [r4, #12]
 8015c7e:	071a      	lsls	r2, r3, #28
 8015c80:	d501      	bpl.n	8015c86 <__swbuf_r+0x20>
 8015c82:	6923      	ldr	r3, [r4, #16]
 8015c84:	b943      	cbnz	r3, 8015c98 <__swbuf_r+0x32>
 8015c86:	4621      	mov	r1, r4
 8015c88:	4628      	mov	r0, r5
 8015c8a:	f000 f82b 	bl	8015ce4 <__swsetup_r>
 8015c8e:	b118      	cbz	r0, 8015c98 <__swbuf_r+0x32>
 8015c90:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8015c94:	4638      	mov	r0, r7
 8015c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c98:	6823      	ldr	r3, [r4, #0]
 8015c9a:	6922      	ldr	r2, [r4, #16]
 8015c9c:	1a98      	subs	r0, r3, r2
 8015c9e:	6963      	ldr	r3, [r4, #20]
 8015ca0:	b2f6      	uxtb	r6, r6
 8015ca2:	4283      	cmp	r3, r0
 8015ca4:	4637      	mov	r7, r6
 8015ca6:	dc05      	bgt.n	8015cb4 <__swbuf_r+0x4e>
 8015ca8:	4621      	mov	r1, r4
 8015caa:	4628      	mov	r0, r5
 8015cac:	f001 fdc0 	bl	8017830 <_fflush_r>
 8015cb0:	2800      	cmp	r0, #0
 8015cb2:	d1ed      	bne.n	8015c90 <__swbuf_r+0x2a>
 8015cb4:	68a3      	ldr	r3, [r4, #8]
 8015cb6:	3b01      	subs	r3, #1
 8015cb8:	60a3      	str	r3, [r4, #8]
 8015cba:	6823      	ldr	r3, [r4, #0]
 8015cbc:	1c5a      	adds	r2, r3, #1
 8015cbe:	6022      	str	r2, [r4, #0]
 8015cc0:	701e      	strb	r6, [r3, #0]
 8015cc2:	6962      	ldr	r2, [r4, #20]
 8015cc4:	1c43      	adds	r3, r0, #1
 8015cc6:	429a      	cmp	r2, r3
 8015cc8:	d004      	beq.n	8015cd4 <__swbuf_r+0x6e>
 8015cca:	89a3      	ldrh	r3, [r4, #12]
 8015ccc:	07db      	lsls	r3, r3, #31
 8015cce:	d5e1      	bpl.n	8015c94 <__swbuf_r+0x2e>
 8015cd0:	2e0a      	cmp	r6, #10
 8015cd2:	d1df      	bne.n	8015c94 <__swbuf_r+0x2e>
 8015cd4:	4621      	mov	r1, r4
 8015cd6:	4628      	mov	r0, r5
 8015cd8:	f001 fdaa 	bl	8017830 <_fflush_r>
 8015cdc:	2800      	cmp	r0, #0
 8015cde:	d0d9      	beq.n	8015c94 <__swbuf_r+0x2e>
 8015ce0:	e7d6      	b.n	8015c90 <__swbuf_r+0x2a>
	...

08015ce4 <__swsetup_r>:
 8015ce4:	b538      	push	{r3, r4, r5, lr}
 8015ce6:	4b29      	ldr	r3, [pc, #164]	@ (8015d8c <__swsetup_r+0xa8>)
 8015ce8:	4605      	mov	r5, r0
 8015cea:	6818      	ldr	r0, [r3, #0]
 8015cec:	460c      	mov	r4, r1
 8015cee:	b118      	cbz	r0, 8015cf8 <__swsetup_r+0x14>
 8015cf0:	6a03      	ldr	r3, [r0, #32]
 8015cf2:	b90b      	cbnz	r3, 8015cf8 <__swsetup_r+0x14>
 8015cf4:	f7ff fece 	bl	8015a94 <__sinit>
 8015cf8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cfc:	0719      	lsls	r1, r3, #28
 8015cfe:	d422      	bmi.n	8015d46 <__swsetup_r+0x62>
 8015d00:	06da      	lsls	r2, r3, #27
 8015d02:	d407      	bmi.n	8015d14 <__swsetup_r+0x30>
 8015d04:	2209      	movs	r2, #9
 8015d06:	602a      	str	r2, [r5, #0]
 8015d08:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015d0c:	81a3      	strh	r3, [r4, #12]
 8015d0e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8015d12:	e033      	b.n	8015d7c <__swsetup_r+0x98>
 8015d14:	0758      	lsls	r0, r3, #29
 8015d16:	d512      	bpl.n	8015d3e <__swsetup_r+0x5a>
 8015d18:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015d1a:	b141      	cbz	r1, 8015d2e <__swsetup_r+0x4a>
 8015d1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015d20:	4299      	cmp	r1, r3
 8015d22:	d002      	beq.n	8015d2a <__swsetup_r+0x46>
 8015d24:	4628      	mov	r0, r5
 8015d26:	f000 ff43 	bl	8016bb0 <_free_r>
 8015d2a:	2300      	movs	r3, #0
 8015d2c:	6363      	str	r3, [r4, #52]	@ 0x34
 8015d2e:	89a3      	ldrh	r3, [r4, #12]
 8015d30:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015d34:	81a3      	strh	r3, [r4, #12]
 8015d36:	2300      	movs	r3, #0
 8015d38:	6063      	str	r3, [r4, #4]
 8015d3a:	6923      	ldr	r3, [r4, #16]
 8015d3c:	6023      	str	r3, [r4, #0]
 8015d3e:	89a3      	ldrh	r3, [r4, #12]
 8015d40:	f043 0308 	orr.w	r3, r3, #8
 8015d44:	81a3      	strh	r3, [r4, #12]
 8015d46:	6923      	ldr	r3, [r4, #16]
 8015d48:	b94b      	cbnz	r3, 8015d5e <__swsetup_r+0x7a>
 8015d4a:	89a3      	ldrh	r3, [r4, #12]
 8015d4c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015d50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015d54:	d003      	beq.n	8015d5e <__swsetup_r+0x7a>
 8015d56:	4621      	mov	r1, r4
 8015d58:	4628      	mov	r0, r5
 8015d5a:	f001 fdc9 	bl	80178f0 <__smakebuf_r>
 8015d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d62:	f013 0201 	ands.w	r2, r3, #1
 8015d66:	d00a      	beq.n	8015d7e <__swsetup_r+0x9a>
 8015d68:	2200      	movs	r2, #0
 8015d6a:	60a2      	str	r2, [r4, #8]
 8015d6c:	6962      	ldr	r2, [r4, #20]
 8015d6e:	4252      	negs	r2, r2
 8015d70:	61a2      	str	r2, [r4, #24]
 8015d72:	6922      	ldr	r2, [r4, #16]
 8015d74:	b942      	cbnz	r2, 8015d88 <__swsetup_r+0xa4>
 8015d76:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015d7a:	d1c5      	bne.n	8015d08 <__swsetup_r+0x24>
 8015d7c:	bd38      	pop	{r3, r4, r5, pc}
 8015d7e:	0799      	lsls	r1, r3, #30
 8015d80:	bf58      	it	pl
 8015d82:	6962      	ldrpl	r2, [r4, #20]
 8015d84:	60a2      	str	r2, [r4, #8]
 8015d86:	e7f4      	b.n	8015d72 <__swsetup_r+0x8e>
 8015d88:	2000      	movs	r0, #0
 8015d8a:	e7f7      	b.n	8015d7c <__swsetup_r+0x98>
 8015d8c:	20000324 	.word	0x20000324

08015d90 <memcmp>:
 8015d90:	b510      	push	{r4, lr}
 8015d92:	3901      	subs	r1, #1
 8015d94:	4402      	add	r2, r0
 8015d96:	4290      	cmp	r0, r2
 8015d98:	d101      	bne.n	8015d9e <memcmp+0xe>
 8015d9a:	2000      	movs	r0, #0
 8015d9c:	e005      	b.n	8015daa <memcmp+0x1a>
 8015d9e:	7803      	ldrb	r3, [r0, #0]
 8015da0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8015da4:	42a3      	cmp	r3, r4
 8015da6:	d001      	beq.n	8015dac <memcmp+0x1c>
 8015da8:	1b18      	subs	r0, r3, r4
 8015daa:	bd10      	pop	{r4, pc}
 8015dac:	3001      	adds	r0, #1
 8015dae:	e7f2      	b.n	8015d96 <memcmp+0x6>

08015db0 <memset>:
 8015db0:	4402      	add	r2, r0
 8015db2:	4603      	mov	r3, r0
 8015db4:	4293      	cmp	r3, r2
 8015db6:	d100      	bne.n	8015dba <memset+0xa>
 8015db8:	4770      	bx	lr
 8015dba:	f803 1b01 	strb.w	r1, [r3], #1
 8015dbe:	e7f9      	b.n	8015db4 <memset+0x4>

08015dc0 <_localeconv_r>:
 8015dc0:	4800      	ldr	r0, [pc, #0]	@ (8015dc4 <_localeconv_r+0x4>)
 8015dc2:	4770      	bx	lr
 8015dc4:	20000464 	.word	0x20000464

08015dc8 <_close_r>:
 8015dc8:	b538      	push	{r3, r4, r5, lr}
 8015dca:	4d06      	ldr	r5, [pc, #24]	@ (8015de4 <_close_r+0x1c>)
 8015dcc:	2300      	movs	r3, #0
 8015dce:	4604      	mov	r4, r0
 8015dd0:	4608      	mov	r0, r1
 8015dd2:	602b      	str	r3, [r5, #0]
 8015dd4:	f7ee fa6c 	bl	80042b0 <_close>
 8015dd8:	1c43      	adds	r3, r0, #1
 8015dda:	d102      	bne.n	8015de2 <_close_r+0x1a>
 8015ddc:	682b      	ldr	r3, [r5, #0]
 8015dde:	b103      	cbz	r3, 8015de2 <_close_r+0x1a>
 8015de0:	6023      	str	r3, [r4, #0]
 8015de2:	bd38      	pop	{r3, r4, r5, pc}
 8015de4:	20008cd8 	.word	0x20008cd8

08015de8 <_lseek_r>:
 8015de8:	b538      	push	{r3, r4, r5, lr}
 8015dea:	4d07      	ldr	r5, [pc, #28]	@ (8015e08 <_lseek_r+0x20>)
 8015dec:	4604      	mov	r4, r0
 8015dee:	4608      	mov	r0, r1
 8015df0:	4611      	mov	r1, r2
 8015df2:	2200      	movs	r2, #0
 8015df4:	602a      	str	r2, [r5, #0]
 8015df6:	461a      	mov	r2, r3
 8015df8:	f7ee fa81 	bl	80042fe <_lseek>
 8015dfc:	1c43      	adds	r3, r0, #1
 8015dfe:	d102      	bne.n	8015e06 <_lseek_r+0x1e>
 8015e00:	682b      	ldr	r3, [r5, #0]
 8015e02:	b103      	cbz	r3, 8015e06 <_lseek_r+0x1e>
 8015e04:	6023      	str	r3, [r4, #0]
 8015e06:	bd38      	pop	{r3, r4, r5, pc}
 8015e08:	20008cd8 	.word	0x20008cd8

08015e0c <_read_r>:
 8015e0c:	b538      	push	{r3, r4, r5, lr}
 8015e0e:	4d07      	ldr	r5, [pc, #28]	@ (8015e2c <_read_r+0x20>)
 8015e10:	4604      	mov	r4, r0
 8015e12:	4608      	mov	r0, r1
 8015e14:	4611      	mov	r1, r2
 8015e16:	2200      	movs	r2, #0
 8015e18:	602a      	str	r2, [r5, #0]
 8015e1a:	461a      	mov	r2, r3
 8015e1c:	f7ee fa2b 	bl	8004276 <_read>
 8015e20:	1c43      	adds	r3, r0, #1
 8015e22:	d102      	bne.n	8015e2a <_read_r+0x1e>
 8015e24:	682b      	ldr	r3, [r5, #0]
 8015e26:	b103      	cbz	r3, 8015e2a <_read_r+0x1e>
 8015e28:	6023      	str	r3, [r4, #0]
 8015e2a:	bd38      	pop	{r3, r4, r5, pc}
 8015e2c:	20008cd8 	.word	0x20008cd8

08015e30 <_write_r>:
 8015e30:	b538      	push	{r3, r4, r5, lr}
 8015e32:	4d07      	ldr	r5, [pc, #28]	@ (8015e50 <_write_r+0x20>)
 8015e34:	4604      	mov	r4, r0
 8015e36:	4608      	mov	r0, r1
 8015e38:	4611      	mov	r1, r2
 8015e3a:	2200      	movs	r2, #0
 8015e3c:	602a      	str	r2, [r5, #0]
 8015e3e:	461a      	mov	r2, r3
 8015e40:	f7ec fc52 	bl	80026e8 <_write>
 8015e44:	1c43      	adds	r3, r0, #1
 8015e46:	d102      	bne.n	8015e4e <_write_r+0x1e>
 8015e48:	682b      	ldr	r3, [r5, #0]
 8015e4a:	b103      	cbz	r3, 8015e4e <_write_r+0x1e>
 8015e4c:	6023      	str	r3, [r4, #0]
 8015e4e:	bd38      	pop	{r3, r4, r5, pc}
 8015e50:	20008cd8 	.word	0x20008cd8

08015e54 <__libc_init_array>:
 8015e54:	b570      	push	{r4, r5, r6, lr}
 8015e56:	4d0d      	ldr	r5, [pc, #52]	@ (8015e8c <__libc_init_array+0x38>)
 8015e58:	4c0d      	ldr	r4, [pc, #52]	@ (8015e90 <__libc_init_array+0x3c>)
 8015e5a:	1b64      	subs	r4, r4, r5
 8015e5c:	10a4      	asrs	r4, r4, #2
 8015e5e:	2600      	movs	r6, #0
 8015e60:	42a6      	cmp	r6, r4
 8015e62:	d109      	bne.n	8015e78 <__libc_init_array+0x24>
 8015e64:	4d0b      	ldr	r5, [pc, #44]	@ (8015e94 <__libc_init_array+0x40>)
 8015e66:	4c0c      	ldr	r4, [pc, #48]	@ (8015e98 <__libc_init_array+0x44>)
 8015e68:	f001 fe6e 	bl	8017b48 <_init>
 8015e6c:	1b64      	subs	r4, r4, r5
 8015e6e:	10a4      	asrs	r4, r4, #2
 8015e70:	2600      	movs	r6, #0
 8015e72:	42a6      	cmp	r6, r4
 8015e74:	d105      	bne.n	8015e82 <__libc_init_array+0x2e>
 8015e76:	bd70      	pop	{r4, r5, r6, pc}
 8015e78:	f855 3b04 	ldr.w	r3, [r5], #4
 8015e7c:	4798      	blx	r3
 8015e7e:	3601      	adds	r6, #1
 8015e80:	e7ee      	b.n	8015e60 <__libc_init_array+0xc>
 8015e82:	f855 3b04 	ldr.w	r3, [r5], #4
 8015e86:	4798      	blx	r3
 8015e88:	3601      	adds	r6, #1
 8015e8a:	e7f2      	b.n	8015e72 <__libc_init_array+0x1e>
 8015e8c:	0801b288 	.word	0x0801b288
 8015e90:	0801b288 	.word	0x0801b288
 8015e94:	0801b288 	.word	0x0801b288
 8015e98:	0801b28c 	.word	0x0801b28c

08015e9c <__retarget_lock_init_recursive>:
 8015e9c:	4770      	bx	lr

08015e9e <__retarget_lock_acquire_recursive>:
 8015e9e:	4770      	bx	lr

08015ea0 <__retarget_lock_release_recursive>:
 8015ea0:	4770      	bx	lr

08015ea2 <memcpy>:
 8015ea2:	440a      	add	r2, r1
 8015ea4:	4291      	cmp	r1, r2
 8015ea6:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8015eaa:	d100      	bne.n	8015eae <memcpy+0xc>
 8015eac:	4770      	bx	lr
 8015eae:	b510      	push	{r4, lr}
 8015eb0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015eb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015eb8:	4291      	cmp	r1, r2
 8015eba:	d1f9      	bne.n	8015eb0 <memcpy+0xe>
 8015ebc:	bd10      	pop	{r4, pc}
	...

08015ec0 <__assert_func>:
 8015ec0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015ec2:	4614      	mov	r4, r2
 8015ec4:	461a      	mov	r2, r3
 8015ec6:	4b09      	ldr	r3, [pc, #36]	@ (8015eec <__assert_func+0x2c>)
 8015ec8:	681b      	ldr	r3, [r3, #0]
 8015eca:	4605      	mov	r5, r0
 8015ecc:	68d8      	ldr	r0, [r3, #12]
 8015ece:	b14c      	cbz	r4, 8015ee4 <__assert_func+0x24>
 8015ed0:	4b07      	ldr	r3, [pc, #28]	@ (8015ef0 <__assert_func+0x30>)
 8015ed2:	9100      	str	r1, [sp, #0]
 8015ed4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015ed8:	4906      	ldr	r1, [pc, #24]	@ (8015ef4 <__assert_func+0x34>)
 8015eda:	462b      	mov	r3, r5
 8015edc:	f001 fcd0 	bl	8017880 <fiprintf>
 8015ee0:	f001 fd74 	bl	80179cc <abort>
 8015ee4:	4b04      	ldr	r3, [pc, #16]	@ (8015ef8 <__assert_func+0x38>)
 8015ee6:	461c      	mov	r4, r3
 8015ee8:	e7f3      	b.n	8015ed2 <__assert_func+0x12>
 8015eea:	bf00      	nop
 8015eec:	20000324 	.word	0x20000324
 8015ef0:	0801af51 	.word	0x0801af51
 8015ef4:	0801af5e 	.word	0x0801af5e
 8015ef8:	0801af8c 	.word	0x0801af8c

08015efc <quorem>:
 8015efc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f00:	6903      	ldr	r3, [r0, #16]
 8015f02:	690c      	ldr	r4, [r1, #16]
 8015f04:	42a3      	cmp	r3, r4
 8015f06:	4607      	mov	r7, r0
 8015f08:	db7e      	blt.n	8016008 <quorem+0x10c>
 8015f0a:	3c01      	subs	r4, #1
 8015f0c:	f101 0814 	add.w	r8, r1, #20
 8015f10:	00a3      	lsls	r3, r4, #2
 8015f12:	f100 0514 	add.w	r5, r0, #20
 8015f16:	9300      	str	r3, [sp, #0]
 8015f18:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015f1c:	9301      	str	r3, [sp, #4]
 8015f1e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015f22:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015f26:	3301      	adds	r3, #1
 8015f28:	429a      	cmp	r2, r3
 8015f2a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015f2e:	fbb2 f6f3 	udiv	r6, r2, r3
 8015f32:	d32e      	bcc.n	8015f92 <quorem+0x96>
 8015f34:	f04f 0a00 	mov.w	sl, #0
 8015f38:	46c4      	mov	ip, r8
 8015f3a:	46ae      	mov	lr, r5
 8015f3c:	46d3      	mov	fp, sl
 8015f3e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8015f42:	b298      	uxth	r0, r3
 8015f44:	fb06 a000 	mla	r0, r6, r0, sl
 8015f48:	0c02      	lsrs	r2, r0, #16
 8015f4a:	0c1b      	lsrs	r3, r3, #16
 8015f4c:	fb06 2303 	mla	r3, r6, r3, r2
 8015f50:	f8de 2000 	ldr.w	r2, [lr]
 8015f54:	b280      	uxth	r0, r0
 8015f56:	b292      	uxth	r2, r2
 8015f58:	1a12      	subs	r2, r2, r0
 8015f5a:	445a      	add	r2, fp
 8015f5c:	f8de 0000 	ldr.w	r0, [lr]
 8015f60:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8015f64:	b29b      	uxth	r3, r3
 8015f66:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8015f6a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8015f6e:	b292      	uxth	r2, r2
 8015f70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015f74:	45e1      	cmp	r9, ip
 8015f76:	f84e 2b04 	str.w	r2, [lr], #4
 8015f7a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8015f7e:	d2de      	bcs.n	8015f3e <quorem+0x42>
 8015f80:	9b00      	ldr	r3, [sp, #0]
 8015f82:	58eb      	ldr	r3, [r5, r3]
 8015f84:	b92b      	cbnz	r3, 8015f92 <quorem+0x96>
 8015f86:	9b01      	ldr	r3, [sp, #4]
 8015f88:	3b04      	subs	r3, #4
 8015f8a:	429d      	cmp	r5, r3
 8015f8c:	461a      	mov	r2, r3
 8015f8e:	d32f      	bcc.n	8015ff0 <quorem+0xf4>
 8015f90:	613c      	str	r4, [r7, #16]
 8015f92:	4638      	mov	r0, r7
 8015f94:	f001 f97e 	bl	8017294 <__mcmp>
 8015f98:	2800      	cmp	r0, #0
 8015f9a:	db25      	blt.n	8015fe8 <quorem+0xec>
 8015f9c:	4629      	mov	r1, r5
 8015f9e:	2000      	movs	r0, #0
 8015fa0:	f858 2b04 	ldr.w	r2, [r8], #4
 8015fa4:	f8d1 c000 	ldr.w	ip, [r1]
 8015fa8:	fa1f fe82 	uxth.w	lr, r2
 8015fac:	fa1f f38c 	uxth.w	r3, ip
 8015fb0:	eba3 030e 	sub.w	r3, r3, lr
 8015fb4:	4403      	add	r3, r0
 8015fb6:	0c12      	lsrs	r2, r2, #16
 8015fb8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8015fbc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8015fc0:	b29b      	uxth	r3, r3
 8015fc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015fc6:	45c1      	cmp	r9, r8
 8015fc8:	f841 3b04 	str.w	r3, [r1], #4
 8015fcc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8015fd0:	d2e6      	bcs.n	8015fa0 <quorem+0xa4>
 8015fd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015fd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015fda:	b922      	cbnz	r2, 8015fe6 <quorem+0xea>
 8015fdc:	3b04      	subs	r3, #4
 8015fde:	429d      	cmp	r5, r3
 8015fe0:	461a      	mov	r2, r3
 8015fe2:	d30b      	bcc.n	8015ffc <quorem+0x100>
 8015fe4:	613c      	str	r4, [r7, #16]
 8015fe6:	3601      	adds	r6, #1
 8015fe8:	4630      	mov	r0, r6
 8015fea:	b003      	add	sp, #12
 8015fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ff0:	6812      	ldr	r2, [r2, #0]
 8015ff2:	3b04      	subs	r3, #4
 8015ff4:	2a00      	cmp	r2, #0
 8015ff6:	d1cb      	bne.n	8015f90 <quorem+0x94>
 8015ff8:	3c01      	subs	r4, #1
 8015ffa:	e7c6      	b.n	8015f8a <quorem+0x8e>
 8015ffc:	6812      	ldr	r2, [r2, #0]
 8015ffe:	3b04      	subs	r3, #4
 8016000:	2a00      	cmp	r2, #0
 8016002:	d1ef      	bne.n	8015fe4 <quorem+0xe8>
 8016004:	3c01      	subs	r4, #1
 8016006:	e7ea      	b.n	8015fde <quorem+0xe2>
 8016008:	2000      	movs	r0, #0
 801600a:	e7ee      	b.n	8015fea <quorem+0xee>
 801600c:	0000      	movs	r0, r0
	...

08016010 <_dtoa_r>:
 8016010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016014:	69c7      	ldr	r7, [r0, #28]
 8016016:	b097      	sub	sp, #92	@ 0x5c
 8016018:	ed8d 0b04 	vstr	d0, [sp, #16]
 801601c:	ec55 4b10 	vmov	r4, r5, d0
 8016020:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8016022:	9107      	str	r1, [sp, #28]
 8016024:	4681      	mov	r9, r0
 8016026:	920c      	str	r2, [sp, #48]	@ 0x30
 8016028:	9311      	str	r3, [sp, #68]	@ 0x44
 801602a:	b97f      	cbnz	r7, 801604c <_dtoa_r+0x3c>
 801602c:	2010      	movs	r0, #16
 801602e:	f000 fe09 	bl	8016c44 <malloc>
 8016032:	4602      	mov	r2, r0
 8016034:	f8c9 001c 	str.w	r0, [r9, #28]
 8016038:	b920      	cbnz	r0, 8016044 <_dtoa_r+0x34>
 801603a:	4ba9      	ldr	r3, [pc, #676]	@ (80162e0 <_dtoa_r+0x2d0>)
 801603c:	21ef      	movs	r1, #239	@ 0xef
 801603e:	48a9      	ldr	r0, [pc, #676]	@ (80162e4 <_dtoa_r+0x2d4>)
 8016040:	f7ff ff3e 	bl	8015ec0 <__assert_func>
 8016044:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8016048:	6007      	str	r7, [r0, #0]
 801604a:	60c7      	str	r7, [r0, #12]
 801604c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016050:	6819      	ldr	r1, [r3, #0]
 8016052:	b159      	cbz	r1, 801606c <_dtoa_r+0x5c>
 8016054:	685a      	ldr	r2, [r3, #4]
 8016056:	604a      	str	r2, [r1, #4]
 8016058:	2301      	movs	r3, #1
 801605a:	4093      	lsls	r3, r2
 801605c:	608b      	str	r3, [r1, #8]
 801605e:	4648      	mov	r0, r9
 8016060:	f000 fee6 	bl	8016e30 <_Bfree>
 8016064:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016068:	2200      	movs	r2, #0
 801606a:	601a      	str	r2, [r3, #0]
 801606c:	1e2b      	subs	r3, r5, #0
 801606e:	bfb9      	ittee	lt
 8016070:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8016074:	9305      	strlt	r3, [sp, #20]
 8016076:	2300      	movge	r3, #0
 8016078:	6033      	strge	r3, [r6, #0]
 801607a:	9f05      	ldr	r7, [sp, #20]
 801607c:	4b9a      	ldr	r3, [pc, #616]	@ (80162e8 <_dtoa_r+0x2d8>)
 801607e:	bfbc      	itt	lt
 8016080:	2201      	movlt	r2, #1
 8016082:	6032      	strlt	r2, [r6, #0]
 8016084:	43bb      	bics	r3, r7
 8016086:	d112      	bne.n	80160ae <_dtoa_r+0x9e>
 8016088:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801608a:	f242 730f 	movw	r3, #9999	@ 0x270f
 801608e:	6013      	str	r3, [r2, #0]
 8016090:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8016094:	4323      	orrs	r3, r4
 8016096:	f000 855a 	beq.w	8016b4e <_dtoa_r+0xb3e>
 801609a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801609c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80162fc <_dtoa_r+0x2ec>
 80160a0:	2b00      	cmp	r3, #0
 80160a2:	f000 855c 	beq.w	8016b5e <_dtoa_r+0xb4e>
 80160a6:	f10a 0303 	add.w	r3, sl, #3
 80160aa:	f000 bd56 	b.w	8016b5a <_dtoa_r+0xb4a>
 80160ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80160b2:	2200      	movs	r2, #0
 80160b4:	ec51 0b17 	vmov	r0, r1, d7
 80160b8:	2300      	movs	r3, #0
 80160ba:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80160be:	f7ea fd23 	bl	8000b08 <__aeabi_dcmpeq>
 80160c2:	4680      	mov	r8, r0
 80160c4:	b158      	cbz	r0, 80160de <_dtoa_r+0xce>
 80160c6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80160c8:	2301      	movs	r3, #1
 80160ca:	6013      	str	r3, [r2, #0]
 80160cc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80160ce:	b113      	cbz	r3, 80160d6 <_dtoa_r+0xc6>
 80160d0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80160d2:	4b86      	ldr	r3, [pc, #536]	@ (80162ec <_dtoa_r+0x2dc>)
 80160d4:	6013      	str	r3, [r2, #0]
 80160d6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8016300 <_dtoa_r+0x2f0>
 80160da:	f000 bd40 	b.w	8016b5e <_dtoa_r+0xb4e>
 80160de:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80160e2:	aa14      	add	r2, sp, #80	@ 0x50
 80160e4:	a915      	add	r1, sp, #84	@ 0x54
 80160e6:	4648      	mov	r0, r9
 80160e8:	f001 f984 	bl	80173f4 <__d2b>
 80160ec:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80160f0:	9002      	str	r0, [sp, #8]
 80160f2:	2e00      	cmp	r6, #0
 80160f4:	d078      	beq.n	80161e8 <_dtoa_r+0x1d8>
 80160f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80160f8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80160fc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016100:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8016104:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8016108:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801610c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8016110:	4619      	mov	r1, r3
 8016112:	2200      	movs	r2, #0
 8016114:	4b76      	ldr	r3, [pc, #472]	@ (80162f0 <_dtoa_r+0x2e0>)
 8016116:	f7ea f8d7 	bl	80002c8 <__aeabi_dsub>
 801611a:	a36b      	add	r3, pc, #428	@ (adr r3, 80162c8 <_dtoa_r+0x2b8>)
 801611c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016120:	f7ea fa8a 	bl	8000638 <__aeabi_dmul>
 8016124:	a36a      	add	r3, pc, #424	@ (adr r3, 80162d0 <_dtoa_r+0x2c0>)
 8016126:	e9d3 2300 	ldrd	r2, r3, [r3]
 801612a:	f7ea f8cf 	bl	80002cc <__adddf3>
 801612e:	4604      	mov	r4, r0
 8016130:	4630      	mov	r0, r6
 8016132:	460d      	mov	r5, r1
 8016134:	f7ea fa16 	bl	8000564 <__aeabi_i2d>
 8016138:	a367      	add	r3, pc, #412	@ (adr r3, 80162d8 <_dtoa_r+0x2c8>)
 801613a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801613e:	f7ea fa7b 	bl	8000638 <__aeabi_dmul>
 8016142:	4602      	mov	r2, r0
 8016144:	460b      	mov	r3, r1
 8016146:	4620      	mov	r0, r4
 8016148:	4629      	mov	r1, r5
 801614a:	f7ea f8bf 	bl	80002cc <__adddf3>
 801614e:	4604      	mov	r4, r0
 8016150:	460d      	mov	r5, r1
 8016152:	f7ea fd21 	bl	8000b98 <__aeabi_d2iz>
 8016156:	2200      	movs	r2, #0
 8016158:	4607      	mov	r7, r0
 801615a:	2300      	movs	r3, #0
 801615c:	4620      	mov	r0, r4
 801615e:	4629      	mov	r1, r5
 8016160:	f7ea fcdc 	bl	8000b1c <__aeabi_dcmplt>
 8016164:	b140      	cbz	r0, 8016178 <_dtoa_r+0x168>
 8016166:	4638      	mov	r0, r7
 8016168:	f7ea f9fc 	bl	8000564 <__aeabi_i2d>
 801616c:	4622      	mov	r2, r4
 801616e:	462b      	mov	r3, r5
 8016170:	f7ea fcca 	bl	8000b08 <__aeabi_dcmpeq>
 8016174:	b900      	cbnz	r0, 8016178 <_dtoa_r+0x168>
 8016176:	3f01      	subs	r7, #1
 8016178:	2f16      	cmp	r7, #22
 801617a:	d852      	bhi.n	8016222 <_dtoa_r+0x212>
 801617c:	4b5d      	ldr	r3, [pc, #372]	@ (80162f4 <_dtoa_r+0x2e4>)
 801617e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8016182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016186:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801618a:	f7ea fcc7 	bl	8000b1c <__aeabi_dcmplt>
 801618e:	2800      	cmp	r0, #0
 8016190:	d049      	beq.n	8016226 <_dtoa_r+0x216>
 8016192:	3f01      	subs	r7, #1
 8016194:	2300      	movs	r3, #0
 8016196:	9310      	str	r3, [sp, #64]	@ 0x40
 8016198:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801619a:	1b9b      	subs	r3, r3, r6
 801619c:	1e5a      	subs	r2, r3, #1
 801619e:	bf45      	ittet	mi
 80161a0:	f1c3 0301 	rsbmi	r3, r3, #1
 80161a4:	9300      	strmi	r3, [sp, #0]
 80161a6:	2300      	movpl	r3, #0
 80161a8:	2300      	movmi	r3, #0
 80161aa:	9206      	str	r2, [sp, #24]
 80161ac:	bf54      	ite	pl
 80161ae:	9300      	strpl	r3, [sp, #0]
 80161b0:	9306      	strmi	r3, [sp, #24]
 80161b2:	2f00      	cmp	r7, #0
 80161b4:	db39      	blt.n	801622a <_dtoa_r+0x21a>
 80161b6:	9b06      	ldr	r3, [sp, #24]
 80161b8:	970d      	str	r7, [sp, #52]	@ 0x34
 80161ba:	443b      	add	r3, r7
 80161bc:	9306      	str	r3, [sp, #24]
 80161be:	2300      	movs	r3, #0
 80161c0:	9308      	str	r3, [sp, #32]
 80161c2:	9b07      	ldr	r3, [sp, #28]
 80161c4:	2b09      	cmp	r3, #9
 80161c6:	d863      	bhi.n	8016290 <_dtoa_r+0x280>
 80161c8:	2b05      	cmp	r3, #5
 80161ca:	bfc4      	itt	gt
 80161cc:	3b04      	subgt	r3, #4
 80161ce:	9307      	strgt	r3, [sp, #28]
 80161d0:	9b07      	ldr	r3, [sp, #28]
 80161d2:	f1a3 0302 	sub.w	r3, r3, #2
 80161d6:	bfcc      	ite	gt
 80161d8:	2400      	movgt	r4, #0
 80161da:	2401      	movle	r4, #1
 80161dc:	2b03      	cmp	r3, #3
 80161de:	d863      	bhi.n	80162a8 <_dtoa_r+0x298>
 80161e0:	e8df f003 	tbb	[pc, r3]
 80161e4:	2b375452 	.word	0x2b375452
 80161e8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80161ec:	441e      	add	r6, r3
 80161ee:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80161f2:	2b20      	cmp	r3, #32
 80161f4:	bfc1      	itttt	gt
 80161f6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80161fa:	409f      	lslgt	r7, r3
 80161fc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8016200:	fa24 f303 	lsrgt.w	r3, r4, r3
 8016204:	bfd6      	itet	le
 8016206:	f1c3 0320 	rsble	r3, r3, #32
 801620a:	ea47 0003 	orrgt.w	r0, r7, r3
 801620e:	fa04 f003 	lslle.w	r0, r4, r3
 8016212:	f7ea f997 	bl	8000544 <__aeabi_ui2d>
 8016216:	2201      	movs	r2, #1
 8016218:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801621c:	3e01      	subs	r6, #1
 801621e:	9212      	str	r2, [sp, #72]	@ 0x48
 8016220:	e776      	b.n	8016110 <_dtoa_r+0x100>
 8016222:	2301      	movs	r3, #1
 8016224:	e7b7      	b.n	8016196 <_dtoa_r+0x186>
 8016226:	9010      	str	r0, [sp, #64]	@ 0x40
 8016228:	e7b6      	b.n	8016198 <_dtoa_r+0x188>
 801622a:	9b00      	ldr	r3, [sp, #0]
 801622c:	1bdb      	subs	r3, r3, r7
 801622e:	9300      	str	r3, [sp, #0]
 8016230:	427b      	negs	r3, r7
 8016232:	9308      	str	r3, [sp, #32]
 8016234:	2300      	movs	r3, #0
 8016236:	930d      	str	r3, [sp, #52]	@ 0x34
 8016238:	e7c3      	b.n	80161c2 <_dtoa_r+0x1b2>
 801623a:	2301      	movs	r3, #1
 801623c:	9309      	str	r3, [sp, #36]	@ 0x24
 801623e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016240:	eb07 0b03 	add.w	fp, r7, r3
 8016244:	f10b 0301 	add.w	r3, fp, #1
 8016248:	2b01      	cmp	r3, #1
 801624a:	9303      	str	r3, [sp, #12]
 801624c:	bfb8      	it	lt
 801624e:	2301      	movlt	r3, #1
 8016250:	e006      	b.n	8016260 <_dtoa_r+0x250>
 8016252:	2301      	movs	r3, #1
 8016254:	9309      	str	r3, [sp, #36]	@ 0x24
 8016256:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8016258:	2b00      	cmp	r3, #0
 801625a:	dd28      	ble.n	80162ae <_dtoa_r+0x29e>
 801625c:	469b      	mov	fp, r3
 801625e:	9303      	str	r3, [sp, #12]
 8016260:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8016264:	2100      	movs	r1, #0
 8016266:	2204      	movs	r2, #4
 8016268:	f102 0514 	add.w	r5, r2, #20
 801626c:	429d      	cmp	r5, r3
 801626e:	d926      	bls.n	80162be <_dtoa_r+0x2ae>
 8016270:	6041      	str	r1, [r0, #4]
 8016272:	4648      	mov	r0, r9
 8016274:	f000 fd9c 	bl	8016db0 <_Balloc>
 8016278:	4682      	mov	sl, r0
 801627a:	2800      	cmp	r0, #0
 801627c:	d142      	bne.n	8016304 <_dtoa_r+0x2f4>
 801627e:	4b1e      	ldr	r3, [pc, #120]	@ (80162f8 <_dtoa_r+0x2e8>)
 8016280:	4602      	mov	r2, r0
 8016282:	f240 11af 	movw	r1, #431	@ 0x1af
 8016286:	e6da      	b.n	801603e <_dtoa_r+0x2e>
 8016288:	2300      	movs	r3, #0
 801628a:	e7e3      	b.n	8016254 <_dtoa_r+0x244>
 801628c:	2300      	movs	r3, #0
 801628e:	e7d5      	b.n	801623c <_dtoa_r+0x22c>
 8016290:	2401      	movs	r4, #1
 8016292:	2300      	movs	r3, #0
 8016294:	9307      	str	r3, [sp, #28]
 8016296:	9409      	str	r4, [sp, #36]	@ 0x24
 8016298:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 801629c:	2200      	movs	r2, #0
 801629e:	f8cd b00c 	str.w	fp, [sp, #12]
 80162a2:	2312      	movs	r3, #18
 80162a4:	920c      	str	r2, [sp, #48]	@ 0x30
 80162a6:	e7db      	b.n	8016260 <_dtoa_r+0x250>
 80162a8:	2301      	movs	r3, #1
 80162aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80162ac:	e7f4      	b.n	8016298 <_dtoa_r+0x288>
 80162ae:	f04f 0b01 	mov.w	fp, #1
 80162b2:	f8cd b00c 	str.w	fp, [sp, #12]
 80162b6:	465b      	mov	r3, fp
 80162b8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80162bc:	e7d0      	b.n	8016260 <_dtoa_r+0x250>
 80162be:	3101      	adds	r1, #1
 80162c0:	0052      	lsls	r2, r2, #1
 80162c2:	e7d1      	b.n	8016268 <_dtoa_r+0x258>
 80162c4:	f3af 8000 	nop.w
 80162c8:	636f4361 	.word	0x636f4361
 80162cc:	3fd287a7 	.word	0x3fd287a7
 80162d0:	8b60c8b3 	.word	0x8b60c8b3
 80162d4:	3fc68a28 	.word	0x3fc68a28
 80162d8:	509f79fb 	.word	0x509f79fb
 80162dc:	3fd34413 	.word	0x3fd34413
 80162e0:	0801aeae 	.word	0x0801aeae
 80162e4:	0801af9a 	.word	0x0801af9a
 80162e8:	7ff00000 	.word	0x7ff00000
 80162ec:	0801af2e 	.word	0x0801af2e
 80162f0:	3ff80000 	.word	0x3ff80000
 80162f4:	0801b1b0 	.word	0x0801b1b0
 80162f8:	0801aff2 	.word	0x0801aff2
 80162fc:	0801af96 	.word	0x0801af96
 8016300:	0801af2d 	.word	0x0801af2d
 8016304:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8016308:	6018      	str	r0, [r3, #0]
 801630a:	9b03      	ldr	r3, [sp, #12]
 801630c:	2b0e      	cmp	r3, #14
 801630e:	f200 80a1 	bhi.w	8016454 <_dtoa_r+0x444>
 8016312:	2c00      	cmp	r4, #0
 8016314:	f000 809e 	beq.w	8016454 <_dtoa_r+0x444>
 8016318:	2f00      	cmp	r7, #0
 801631a:	dd33      	ble.n	8016384 <_dtoa_r+0x374>
 801631c:	4b9c      	ldr	r3, [pc, #624]	@ (8016590 <_dtoa_r+0x580>)
 801631e:	f007 020f 	and.w	r2, r7, #15
 8016322:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016326:	ed93 7b00 	vldr	d7, [r3]
 801632a:	05f8      	lsls	r0, r7, #23
 801632c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8016330:	ea4f 1427 	mov.w	r4, r7, asr #4
 8016334:	d516      	bpl.n	8016364 <_dtoa_r+0x354>
 8016336:	4b97      	ldr	r3, [pc, #604]	@ (8016594 <_dtoa_r+0x584>)
 8016338:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801633c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8016340:	f7ea faa4 	bl	800088c <__aeabi_ddiv>
 8016344:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016348:	f004 040f 	and.w	r4, r4, #15
 801634c:	2603      	movs	r6, #3
 801634e:	4d91      	ldr	r5, [pc, #580]	@ (8016594 <_dtoa_r+0x584>)
 8016350:	b954      	cbnz	r4, 8016368 <_dtoa_r+0x358>
 8016352:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016356:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801635a:	f7ea fa97 	bl	800088c <__aeabi_ddiv>
 801635e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016362:	e028      	b.n	80163b6 <_dtoa_r+0x3a6>
 8016364:	2602      	movs	r6, #2
 8016366:	e7f2      	b.n	801634e <_dtoa_r+0x33e>
 8016368:	07e1      	lsls	r1, r4, #31
 801636a:	d508      	bpl.n	801637e <_dtoa_r+0x36e>
 801636c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016370:	e9d5 2300 	ldrd	r2, r3, [r5]
 8016374:	f7ea f960 	bl	8000638 <__aeabi_dmul>
 8016378:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801637c:	3601      	adds	r6, #1
 801637e:	1064      	asrs	r4, r4, #1
 8016380:	3508      	adds	r5, #8
 8016382:	e7e5      	b.n	8016350 <_dtoa_r+0x340>
 8016384:	f000 80af 	beq.w	80164e6 <_dtoa_r+0x4d6>
 8016388:	427c      	negs	r4, r7
 801638a:	4b81      	ldr	r3, [pc, #516]	@ (8016590 <_dtoa_r+0x580>)
 801638c:	4d81      	ldr	r5, [pc, #516]	@ (8016594 <_dtoa_r+0x584>)
 801638e:	f004 020f 	and.w	r2, r4, #15
 8016392:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016396:	e9d3 2300 	ldrd	r2, r3, [r3]
 801639a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801639e:	f7ea f94b 	bl	8000638 <__aeabi_dmul>
 80163a2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80163a6:	1124      	asrs	r4, r4, #4
 80163a8:	2300      	movs	r3, #0
 80163aa:	2602      	movs	r6, #2
 80163ac:	2c00      	cmp	r4, #0
 80163ae:	f040 808f 	bne.w	80164d0 <_dtoa_r+0x4c0>
 80163b2:	2b00      	cmp	r3, #0
 80163b4:	d1d3      	bne.n	801635e <_dtoa_r+0x34e>
 80163b6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80163b8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80163bc:	2b00      	cmp	r3, #0
 80163be:	f000 8094 	beq.w	80164ea <_dtoa_r+0x4da>
 80163c2:	4b75      	ldr	r3, [pc, #468]	@ (8016598 <_dtoa_r+0x588>)
 80163c4:	2200      	movs	r2, #0
 80163c6:	4620      	mov	r0, r4
 80163c8:	4629      	mov	r1, r5
 80163ca:	f7ea fba7 	bl	8000b1c <__aeabi_dcmplt>
 80163ce:	2800      	cmp	r0, #0
 80163d0:	f000 808b 	beq.w	80164ea <_dtoa_r+0x4da>
 80163d4:	9b03      	ldr	r3, [sp, #12]
 80163d6:	2b00      	cmp	r3, #0
 80163d8:	f000 8087 	beq.w	80164ea <_dtoa_r+0x4da>
 80163dc:	f1bb 0f00 	cmp.w	fp, #0
 80163e0:	dd34      	ble.n	801644c <_dtoa_r+0x43c>
 80163e2:	4620      	mov	r0, r4
 80163e4:	4b6d      	ldr	r3, [pc, #436]	@ (801659c <_dtoa_r+0x58c>)
 80163e6:	2200      	movs	r2, #0
 80163e8:	4629      	mov	r1, r5
 80163ea:	f7ea f925 	bl	8000638 <__aeabi_dmul>
 80163ee:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80163f2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80163f6:	3601      	adds	r6, #1
 80163f8:	465c      	mov	r4, fp
 80163fa:	4630      	mov	r0, r6
 80163fc:	f7ea f8b2 	bl	8000564 <__aeabi_i2d>
 8016400:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016404:	f7ea f918 	bl	8000638 <__aeabi_dmul>
 8016408:	4b65      	ldr	r3, [pc, #404]	@ (80165a0 <_dtoa_r+0x590>)
 801640a:	2200      	movs	r2, #0
 801640c:	f7e9 ff5e 	bl	80002cc <__adddf3>
 8016410:	4605      	mov	r5, r0
 8016412:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8016416:	2c00      	cmp	r4, #0
 8016418:	d16a      	bne.n	80164f0 <_dtoa_r+0x4e0>
 801641a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801641e:	4b61      	ldr	r3, [pc, #388]	@ (80165a4 <_dtoa_r+0x594>)
 8016420:	2200      	movs	r2, #0
 8016422:	f7e9 ff51 	bl	80002c8 <__aeabi_dsub>
 8016426:	4602      	mov	r2, r0
 8016428:	460b      	mov	r3, r1
 801642a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801642e:	462a      	mov	r2, r5
 8016430:	4633      	mov	r3, r6
 8016432:	f7ea fb91 	bl	8000b58 <__aeabi_dcmpgt>
 8016436:	2800      	cmp	r0, #0
 8016438:	f040 8298 	bne.w	801696c <_dtoa_r+0x95c>
 801643c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016440:	462a      	mov	r2, r5
 8016442:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8016446:	f7ea fb69 	bl	8000b1c <__aeabi_dcmplt>
 801644a:	bb38      	cbnz	r0, 801649c <_dtoa_r+0x48c>
 801644c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8016450:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8016454:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8016456:	2b00      	cmp	r3, #0
 8016458:	f2c0 8157 	blt.w	801670a <_dtoa_r+0x6fa>
 801645c:	2f0e      	cmp	r7, #14
 801645e:	f300 8154 	bgt.w	801670a <_dtoa_r+0x6fa>
 8016462:	4b4b      	ldr	r3, [pc, #300]	@ (8016590 <_dtoa_r+0x580>)
 8016464:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8016468:	ed93 7b00 	vldr	d7, [r3]
 801646c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801646e:	2b00      	cmp	r3, #0
 8016470:	ed8d 7b00 	vstr	d7, [sp]
 8016474:	f280 80e5 	bge.w	8016642 <_dtoa_r+0x632>
 8016478:	9b03      	ldr	r3, [sp, #12]
 801647a:	2b00      	cmp	r3, #0
 801647c:	f300 80e1 	bgt.w	8016642 <_dtoa_r+0x632>
 8016480:	d10c      	bne.n	801649c <_dtoa_r+0x48c>
 8016482:	4b48      	ldr	r3, [pc, #288]	@ (80165a4 <_dtoa_r+0x594>)
 8016484:	2200      	movs	r2, #0
 8016486:	ec51 0b17 	vmov	r0, r1, d7
 801648a:	f7ea f8d5 	bl	8000638 <__aeabi_dmul>
 801648e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016492:	f7ea fb57 	bl	8000b44 <__aeabi_dcmpge>
 8016496:	2800      	cmp	r0, #0
 8016498:	f000 8266 	beq.w	8016968 <_dtoa_r+0x958>
 801649c:	2400      	movs	r4, #0
 801649e:	4625      	mov	r5, r4
 80164a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80164a2:	4656      	mov	r6, sl
 80164a4:	ea6f 0803 	mvn.w	r8, r3
 80164a8:	2700      	movs	r7, #0
 80164aa:	4621      	mov	r1, r4
 80164ac:	4648      	mov	r0, r9
 80164ae:	f000 fcbf 	bl	8016e30 <_Bfree>
 80164b2:	2d00      	cmp	r5, #0
 80164b4:	f000 80bd 	beq.w	8016632 <_dtoa_r+0x622>
 80164b8:	b12f      	cbz	r7, 80164c6 <_dtoa_r+0x4b6>
 80164ba:	42af      	cmp	r7, r5
 80164bc:	d003      	beq.n	80164c6 <_dtoa_r+0x4b6>
 80164be:	4639      	mov	r1, r7
 80164c0:	4648      	mov	r0, r9
 80164c2:	f000 fcb5 	bl	8016e30 <_Bfree>
 80164c6:	4629      	mov	r1, r5
 80164c8:	4648      	mov	r0, r9
 80164ca:	f000 fcb1 	bl	8016e30 <_Bfree>
 80164ce:	e0b0      	b.n	8016632 <_dtoa_r+0x622>
 80164d0:	07e2      	lsls	r2, r4, #31
 80164d2:	d505      	bpl.n	80164e0 <_dtoa_r+0x4d0>
 80164d4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80164d8:	f7ea f8ae 	bl	8000638 <__aeabi_dmul>
 80164dc:	3601      	adds	r6, #1
 80164de:	2301      	movs	r3, #1
 80164e0:	1064      	asrs	r4, r4, #1
 80164e2:	3508      	adds	r5, #8
 80164e4:	e762      	b.n	80163ac <_dtoa_r+0x39c>
 80164e6:	2602      	movs	r6, #2
 80164e8:	e765      	b.n	80163b6 <_dtoa_r+0x3a6>
 80164ea:	9c03      	ldr	r4, [sp, #12]
 80164ec:	46b8      	mov	r8, r7
 80164ee:	e784      	b.n	80163fa <_dtoa_r+0x3ea>
 80164f0:	4b27      	ldr	r3, [pc, #156]	@ (8016590 <_dtoa_r+0x580>)
 80164f2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80164f4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80164f8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80164fc:	4454      	add	r4, sl
 80164fe:	2900      	cmp	r1, #0
 8016500:	d054      	beq.n	80165ac <_dtoa_r+0x59c>
 8016502:	4929      	ldr	r1, [pc, #164]	@ (80165a8 <_dtoa_r+0x598>)
 8016504:	2000      	movs	r0, #0
 8016506:	f7ea f9c1 	bl	800088c <__aeabi_ddiv>
 801650a:	4633      	mov	r3, r6
 801650c:	462a      	mov	r2, r5
 801650e:	f7e9 fedb 	bl	80002c8 <__aeabi_dsub>
 8016512:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8016516:	4656      	mov	r6, sl
 8016518:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801651c:	f7ea fb3c 	bl	8000b98 <__aeabi_d2iz>
 8016520:	4605      	mov	r5, r0
 8016522:	f7ea f81f 	bl	8000564 <__aeabi_i2d>
 8016526:	4602      	mov	r2, r0
 8016528:	460b      	mov	r3, r1
 801652a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801652e:	f7e9 fecb 	bl	80002c8 <__aeabi_dsub>
 8016532:	3530      	adds	r5, #48	@ 0x30
 8016534:	4602      	mov	r2, r0
 8016536:	460b      	mov	r3, r1
 8016538:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801653c:	f806 5b01 	strb.w	r5, [r6], #1
 8016540:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8016544:	f7ea faea 	bl	8000b1c <__aeabi_dcmplt>
 8016548:	2800      	cmp	r0, #0
 801654a:	d172      	bne.n	8016632 <_dtoa_r+0x622>
 801654c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016550:	4911      	ldr	r1, [pc, #68]	@ (8016598 <_dtoa_r+0x588>)
 8016552:	2000      	movs	r0, #0
 8016554:	f7e9 feb8 	bl	80002c8 <__aeabi_dsub>
 8016558:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801655c:	f7ea fade 	bl	8000b1c <__aeabi_dcmplt>
 8016560:	2800      	cmp	r0, #0
 8016562:	f040 80b4 	bne.w	80166ce <_dtoa_r+0x6be>
 8016566:	42a6      	cmp	r6, r4
 8016568:	f43f af70 	beq.w	801644c <_dtoa_r+0x43c>
 801656c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8016570:	4b0a      	ldr	r3, [pc, #40]	@ (801659c <_dtoa_r+0x58c>)
 8016572:	2200      	movs	r2, #0
 8016574:	f7ea f860 	bl	8000638 <__aeabi_dmul>
 8016578:	4b08      	ldr	r3, [pc, #32]	@ (801659c <_dtoa_r+0x58c>)
 801657a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801657e:	2200      	movs	r2, #0
 8016580:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016584:	f7ea f858 	bl	8000638 <__aeabi_dmul>
 8016588:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801658c:	e7c4      	b.n	8016518 <_dtoa_r+0x508>
 801658e:	bf00      	nop
 8016590:	0801b1b0 	.word	0x0801b1b0
 8016594:	0801b188 	.word	0x0801b188
 8016598:	3ff00000 	.word	0x3ff00000
 801659c:	40240000 	.word	0x40240000
 80165a0:	401c0000 	.word	0x401c0000
 80165a4:	40140000 	.word	0x40140000
 80165a8:	3fe00000 	.word	0x3fe00000
 80165ac:	4631      	mov	r1, r6
 80165ae:	4628      	mov	r0, r5
 80165b0:	f7ea f842 	bl	8000638 <__aeabi_dmul>
 80165b4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80165b8:	9413      	str	r4, [sp, #76]	@ 0x4c
 80165ba:	4656      	mov	r6, sl
 80165bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80165c0:	f7ea faea 	bl	8000b98 <__aeabi_d2iz>
 80165c4:	4605      	mov	r5, r0
 80165c6:	f7e9 ffcd 	bl	8000564 <__aeabi_i2d>
 80165ca:	4602      	mov	r2, r0
 80165cc:	460b      	mov	r3, r1
 80165ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80165d2:	f7e9 fe79 	bl	80002c8 <__aeabi_dsub>
 80165d6:	3530      	adds	r5, #48	@ 0x30
 80165d8:	f806 5b01 	strb.w	r5, [r6], #1
 80165dc:	4602      	mov	r2, r0
 80165de:	460b      	mov	r3, r1
 80165e0:	42a6      	cmp	r6, r4
 80165e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80165e6:	f04f 0200 	mov.w	r2, #0
 80165ea:	d124      	bne.n	8016636 <_dtoa_r+0x626>
 80165ec:	4baf      	ldr	r3, [pc, #700]	@ (80168ac <_dtoa_r+0x89c>)
 80165ee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80165f2:	f7e9 fe6b 	bl	80002cc <__adddf3>
 80165f6:	4602      	mov	r2, r0
 80165f8:	460b      	mov	r3, r1
 80165fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80165fe:	f7ea faab 	bl	8000b58 <__aeabi_dcmpgt>
 8016602:	2800      	cmp	r0, #0
 8016604:	d163      	bne.n	80166ce <_dtoa_r+0x6be>
 8016606:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801660a:	49a8      	ldr	r1, [pc, #672]	@ (80168ac <_dtoa_r+0x89c>)
 801660c:	2000      	movs	r0, #0
 801660e:	f7e9 fe5b 	bl	80002c8 <__aeabi_dsub>
 8016612:	4602      	mov	r2, r0
 8016614:	460b      	mov	r3, r1
 8016616:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801661a:	f7ea fa7f 	bl	8000b1c <__aeabi_dcmplt>
 801661e:	2800      	cmp	r0, #0
 8016620:	f43f af14 	beq.w	801644c <_dtoa_r+0x43c>
 8016624:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8016626:	1e73      	subs	r3, r6, #1
 8016628:	9313      	str	r3, [sp, #76]	@ 0x4c
 801662a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801662e:	2b30      	cmp	r3, #48	@ 0x30
 8016630:	d0f8      	beq.n	8016624 <_dtoa_r+0x614>
 8016632:	4647      	mov	r7, r8
 8016634:	e03b      	b.n	80166ae <_dtoa_r+0x69e>
 8016636:	4b9e      	ldr	r3, [pc, #632]	@ (80168b0 <_dtoa_r+0x8a0>)
 8016638:	f7e9 fffe 	bl	8000638 <__aeabi_dmul>
 801663c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016640:	e7bc      	b.n	80165bc <_dtoa_r+0x5ac>
 8016642:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8016646:	4656      	mov	r6, sl
 8016648:	e9dd 2300 	ldrd	r2, r3, [sp]
 801664c:	4620      	mov	r0, r4
 801664e:	4629      	mov	r1, r5
 8016650:	f7ea f91c 	bl	800088c <__aeabi_ddiv>
 8016654:	f7ea faa0 	bl	8000b98 <__aeabi_d2iz>
 8016658:	4680      	mov	r8, r0
 801665a:	f7e9 ff83 	bl	8000564 <__aeabi_i2d>
 801665e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016662:	f7e9 ffe9 	bl	8000638 <__aeabi_dmul>
 8016666:	4602      	mov	r2, r0
 8016668:	460b      	mov	r3, r1
 801666a:	4620      	mov	r0, r4
 801666c:	4629      	mov	r1, r5
 801666e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8016672:	f7e9 fe29 	bl	80002c8 <__aeabi_dsub>
 8016676:	f806 4b01 	strb.w	r4, [r6], #1
 801667a:	9d03      	ldr	r5, [sp, #12]
 801667c:	eba6 040a 	sub.w	r4, r6, sl
 8016680:	42a5      	cmp	r5, r4
 8016682:	4602      	mov	r2, r0
 8016684:	460b      	mov	r3, r1
 8016686:	d133      	bne.n	80166f0 <_dtoa_r+0x6e0>
 8016688:	f7e9 fe20 	bl	80002cc <__adddf3>
 801668c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016690:	4604      	mov	r4, r0
 8016692:	460d      	mov	r5, r1
 8016694:	f7ea fa60 	bl	8000b58 <__aeabi_dcmpgt>
 8016698:	b9c0      	cbnz	r0, 80166cc <_dtoa_r+0x6bc>
 801669a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801669e:	4620      	mov	r0, r4
 80166a0:	4629      	mov	r1, r5
 80166a2:	f7ea fa31 	bl	8000b08 <__aeabi_dcmpeq>
 80166a6:	b110      	cbz	r0, 80166ae <_dtoa_r+0x69e>
 80166a8:	f018 0f01 	tst.w	r8, #1
 80166ac:	d10e      	bne.n	80166cc <_dtoa_r+0x6bc>
 80166ae:	9902      	ldr	r1, [sp, #8]
 80166b0:	4648      	mov	r0, r9
 80166b2:	f000 fbbd 	bl	8016e30 <_Bfree>
 80166b6:	2300      	movs	r3, #0
 80166b8:	7033      	strb	r3, [r6, #0]
 80166ba:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80166bc:	3701      	adds	r7, #1
 80166be:	601f      	str	r7, [r3, #0]
 80166c0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80166c2:	2b00      	cmp	r3, #0
 80166c4:	f000 824b 	beq.w	8016b5e <_dtoa_r+0xb4e>
 80166c8:	601e      	str	r6, [r3, #0]
 80166ca:	e248      	b.n	8016b5e <_dtoa_r+0xb4e>
 80166cc:	46b8      	mov	r8, r7
 80166ce:	4633      	mov	r3, r6
 80166d0:	461e      	mov	r6, r3
 80166d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80166d6:	2a39      	cmp	r2, #57	@ 0x39
 80166d8:	d106      	bne.n	80166e8 <_dtoa_r+0x6d8>
 80166da:	459a      	cmp	sl, r3
 80166dc:	d1f8      	bne.n	80166d0 <_dtoa_r+0x6c0>
 80166de:	2230      	movs	r2, #48	@ 0x30
 80166e0:	f108 0801 	add.w	r8, r8, #1
 80166e4:	f88a 2000 	strb.w	r2, [sl]
 80166e8:	781a      	ldrb	r2, [r3, #0]
 80166ea:	3201      	adds	r2, #1
 80166ec:	701a      	strb	r2, [r3, #0]
 80166ee:	e7a0      	b.n	8016632 <_dtoa_r+0x622>
 80166f0:	4b6f      	ldr	r3, [pc, #444]	@ (80168b0 <_dtoa_r+0x8a0>)
 80166f2:	2200      	movs	r2, #0
 80166f4:	f7e9 ffa0 	bl	8000638 <__aeabi_dmul>
 80166f8:	2200      	movs	r2, #0
 80166fa:	2300      	movs	r3, #0
 80166fc:	4604      	mov	r4, r0
 80166fe:	460d      	mov	r5, r1
 8016700:	f7ea fa02 	bl	8000b08 <__aeabi_dcmpeq>
 8016704:	2800      	cmp	r0, #0
 8016706:	d09f      	beq.n	8016648 <_dtoa_r+0x638>
 8016708:	e7d1      	b.n	80166ae <_dtoa_r+0x69e>
 801670a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801670c:	2a00      	cmp	r2, #0
 801670e:	f000 80ea 	beq.w	80168e6 <_dtoa_r+0x8d6>
 8016712:	9a07      	ldr	r2, [sp, #28]
 8016714:	2a01      	cmp	r2, #1
 8016716:	f300 80cd 	bgt.w	80168b4 <_dtoa_r+0x8a4>
 801671a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801671c:	2a00      	cmp	r2, #0
 801671e:	f000 80c1 	beq.w	80168a4 <_dtoa_r+0x894>
 8016722:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8016726:	9c08      	ldr	r4, [sp, #32]
 8016728:	9e00      	ldr	r6, [sp, #0]
 801672a:	9a00      	ldr	r2, [sp, #0]
 801672c:	441a      	add	r2, r3
 801672e:	9200      	str	r2, [sp, #0]
 8016730:	9a06      	ldr	r2, [sp, #24]
 8016732:	2101      	movs	r1, #1
 8016734:	441a      	add	r2, r3
 8016736:	4648      	mov	r0, r9
 8016738:	9206      	str	r2, [sp, #24]
 801673a:	f000 fc2d 	bl	8016f98 <__i2b>
 801673e:	4605      	mov	r5, r0
 8016740:	b166      	cbz	r6, 801675c <_dtoa_r+0x74c>
 8016742:	9b06      	ldr	r3, [sp, #24]
 8016744:	2b00      	cmp	r3, #0
 8016746:	dd09      	ble.n	801675c <_dtoa_r+0x74c>
 8016748:	42b3      	cmp	r3, r6
 801674a:	9a00      	ldr	r2, [sp, #0]
 801674c:	bfa8      	it	ge
 801674e:	4633      	movge	r3, r6
 8016750:	1ad2      	subs	r2, r2, r3
 8016752:	9200      	str	r2, [sp, #0]
 8016754:	9a06      	ldr	r2, [sp, #24]
 8016756:	1af6      	subs	r6, r6, r3
 8016758:	1ad3      	subs	r3, r2, r3
 801675a:	9306      	str	r3, [sp, #24]
 801675c:	9b08      	ldr	r3, [sp, #32]
 801675e:	b30b      	cbz	r3, 80167a4 <_dtoa_r+0x794>
 8016760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016762:	2b00      	cmp	r3, #0
 8016764:	f000 80c6 	beq.w	80168f4 <_dtoa_r+0x8e4>
 8016768:	2c00      	cmp	r4, #0
 801676a:	f000 80c0 	beq.w	80168ee <_dtoa_r+0x8de>
 801676e:	4629      	mov	r1, r5
 8016770:	4622      	mov	r2, r4
 8016772:	4648      	mov	r0, r9
 8016774:	f000 fcc8 	bl	8017108 <__pow5mult>
 8016778:	9a02      	ldr	r2, [sp, #8]
 801677a:	4601      	mov	r1, r0
 801677c:	4605      	mov	r5, r0
 801677e:	4648      	mov	r0, r9
 8016780:	f000 fc20 	bl	8016fc4 <__multiply>
 8016784:	9902      	ldr	r1, [sp, #8]
 8016786:	4680      	mov	r8, r0
 8016788:	4648      	mov	r0, r9
 801678a:	f000 fb51 	bl	8016e30 <_Bfree>
 801678e:	9b08      	ldr	r3, [sp, #32]
 8016790:	1b1b      	subs	r3, r3, r4
 8016792:	9308      	str	r3, [sp, #32]
 8016794:	f000 80b1 	beq.w	80168fa <_dtoa_r+0x8ea>
 8016798:	9a08      	ldr	r2, [sp, #32]
 801679a:	4641      	mov	r1, r8
 801679c:	4648      	mov	r0, r9
 801679e:	f000 fcb3 	bl	8017108 <__pow5mult>
 80167a2:	9002      	str	r0, [sp, #8]
 80167a4:	2101      	movs	r1, #1
 80167a6:	4648      	mov	r0, r9
 80167a8:	f000 fbf6 	bl	8016f98 <__i2b>
 80167ac:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80167ae:	4604      	mov	r4, r0
 80167b0:	2b00      	cmp	r3, #0
 80167b2:	f000 81d8 	beq.w	8016b66 <_dtoa_r+0xb56>
 80167b6:	461a      	mov	r2, r3
 80167b8:	4601      	mov	r1, r0
 80167ba:	4648      	mov	r0, r9
 80167bc:	f000 fca4 	bl	8017108 <__pow5mult>
 80167c0:	9b07      	ldr	r3, [sp, #28]
 80167c2:	2b01      	cmp	r3, #1
 80167c4:	4604      	mov	r4, r0
 80167c6:	f300 809f 	bgt.w	8016908 <_dtoa_r+0x8f8>
 80167ca:	9b04      	ldr	r3, [sp, #16]
 80167cc:	2b00      	cmp	r3, #0
 80167ce:	f040 8097 	bne.w	8016900 <_dtoa_r+0x8f0>
 80167d2:	9b05      	ldr	r3, [sp, #20]
 80167d4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80167d8:	2b00      	cmp	r3, #0
 80167da:	f040 8093 	bne.w	8016904 <_dtoa_r+0x8f4>
 80167de:	9b05      	ldr	r3, [sp, #20]
 80167e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80167e4:	0d1b      	lsrs	r3, r3, #20
 80167e6:	051b      	lsls	r3, r3, #20
 80167e8:	b133      	cbz	r3, 80167f8 <_dtoa_r+0x7e8>
 80167ea:	9b00      	ldr	r3, [sp, #0]
 80167ec:	3301      	adds	r3, #1
 80167ee:	9300      	str	r3, [sp, #0]
 80167f0:	9b06      	ldr	r3, [sp, #24]
 80167f2:	3301      	adds	r3, #1
 80167f4:	9306      	str	r3, [sp, #24]
 80167f6:	2301      	movs	r3, #1
 80167f8:	9308      	str	r3, [sp, #32]
 80167fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80167fc:	2b00      	cmp	r3, #0
 80167fe:	f000 81b8 	beq.w	8016b72 <_dtoa_r+0xb62>
 8016802:	6923      	ldr	r3, [r4, #16]
 8016804:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016808:	6918      	ldr	r0, [r3, #16]
 801680a:	f000 fb79 	bl	8016f00 <__hi0bits>
 801680e:	f1c0 0020 	rsb	r0, r0, #32
 8016812:	9b06      	ldr	r3, [sp, #24]
 8016814:	4418      	add	r0, r3
 8016816:	f010 001f 	ands.w	r0, r0, #31
 801681a:	f000 8082 	beq.w	8016922 <_dtoa_r+0x912>
 801681e:	f1c0 0320 	rsb	r3, r0, #32
 8016822:	2b04      	cmp	r3, #4
 8016824:	dd73      	ble.n	801690e <_dtoa_r+0x8fe>
 8016826:	9b00      	ldr	r3, [sp, #0]
 8016828:	f1c0 001c 	rsb	r0, r0, #28
 801682c:	4403      	add	r3, r0
 801682e:	9300      	str	r3, [sp, #0]
 8016830:	9b06      	ldr	r3, [sp, #24]
 8016832:	4403      	add	r3, r0
 8016834:	4406      	add	r6, r0
 8016836:	9306      	str	r3, [sp, #24]
 8016838:	9b00      	ldr	r3, [sp, #0]
 801683a:	2b00      	cmp	r3, #0
 801683c:	dd05      	ble.n	801684a <_dtoa_r+0x83a>
 801683e:	9902      	ldr	r1, [sp, #8]
 8016840:	461a      	mov	r2, r3
 8016842:	4648      	mov	r0, r9
 8016844:	f000 fcba 	bl	80171bc <__lshift>
 8016848:	9002      	str	r0, [sp, #8]
 801684a:	9b06      	ldr	r3, [sp, #24]
 801684c:	2b00      	cmp	r3, #0
 801684e:	dd05      	ble.n	801685c <_dtoa_r+0x84c>
 8016850:	4621      	mov	r1, r4
 8016852:	461a      	mov	r2, r3
 8016854:	4648      	mov	r0, r9
 8016856:	f000 fcb1 	bl	80171bc <__lshift>
 801685a:	4604      	mov	r4, r0
 801685c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801685e:	2b00      	cmp	r3, #0
 8016860:	d061      	beq.n	8016926 <_dtoa_r+0x916>
 8016862:	9802      	ldr	r0, [sp, #8]
 8016864:	4621      	mov	r1, r4
 8016866:	f000 fd15 	bl	8017294 <__mcmp>
 801686a:	2800      	cmp	r0, #0
 801686c:	da5b      	bge.n	8016926 <_dtoa_r+0x916>
 801686e:	2300      	movs	r3, #0
 8016870:	9902      	ldr	r1, [sp, #8]
 8016872:	220a      	movs	r2, #10
 8016874:	4648      	mov	r0, r9
 8016876:	f000 fafd 	bl	8016e74 <__multadd>
 801687a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801687c:	9002      	str	r0, [sp, #8]
 801687e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8016882:	2b00      	cmp	r3, #0
 8016884:	f000 8177 	beq.w	8016b76 <_dtoa_r+0xb66>
 8016888:	4629      	mov	r1, r5
 801688a:	2300      	movs	r3, #0
 801688c:	220a      	movs	r2, #10
 801688e:	4648      	mov	r0, r9
 8016890:	f000 faf0 	bl	8016e74 <__multadd>
 8016894:	f1bb 0f00 	cmp.w	fp, #0
 8016898:	4605      	mov	r5, r0
 801689a:	dc6f      	bgt.n	801697c <_dtoa_r+0x96c>
 801689c:	9b07      	ldr	r3, [sp, #28]
 801689e:	2b02      	cmp	r3, #2
 80168a0:	dc49      	bgt.n	8016936 <_dtoa_r+0x926>
 80168a2:	e06b      	b.n	801697c <_dtoa_r+0x96c>
 80168a4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80168a6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80168aa:	e73c      	b.n	8016726 <_dtoa_r+0x716>
 80168ac:	3fe00000 	.word	0x3fe00000
 80168b0:	40240000 	.word	0x40240000
 80168b4:	9b03      	ldr	r3, [sp, #12]
 80168b6:	1e5c      	subs	r4, r3, #1
 80168b8:	9b08      	ldr	r3, [sp, #32]
 80168ba:	42a3      	cmp	r3, r4
 80168bc:	db09      	blt.n	80168d2 <_dtoa_r+0x8c2>
 80168be:	1b1c      	subs	r4, r3, r4
 80168c0:	9b03      	ldr	r3, [sp, #12]
 80168c2:	2b00      	cmp	r3, #0
 80168c4:	f6bf af30 	bge.w	8016728 <_dtoa_r+0x718>
 80168c8:	9b00      	ldr	r3, [sp, #0]
 80168ca:	9a03      	ldr	r2, [sp, #12]
 80168cc:	1a9e      	subs	r6, r3, r2
 80168ce:	2300      	movs	r3, #0
 80168d0:	e72b      	b.n	801672a <_dtoa_r+0x71a>
 80168d2:	9b08      	ldr	r3, [sp, #32]
 80168d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80168d6:	9408      	str	r4, [sp, #32]
 80168d8:	1ae3      	subs	r3, r4, r3
 80168da:	441a      	add	r2, r3
 80168dc:	9e00      	ldr	r6, [sp, #0]
 80168de:	9b03      	ldr	r3, [sp, #12]
 80168e0:	920d      	str	r2, [sp, #52]	@ 0x34
 80168e2:	2400      	movs	r4, #0
 80168e4:	e721      	b.n	801672a <_dtoa_r+0x71a>
 80168e6:	9c08      	ldr	r4, [sp, #32]
 80168e8:	9e00      	ldr	r6, [sp, #0]
 80168ea:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80168ec:	e728      	b.n	8016740 <_dtoa_r+0x730>
 80168ee:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80168f2:	e751      	b.n	8016798 <_dtoa_r+0x788>
 80168f4:	9a08      	ldr	r2, [sp, #32]
 80168f6:	9902      	ldr	r1, [sp, #8]
 80168f8:	e750      	b.n	801679c <_dtoa_r+0x78c>
 80168fa:	f8cd 8008 	str.w	r8, [sp, #8]
 80168fe:	e751      	b.n	80167a4 <_dtoa_r+0x794>
 8016900:	2300      	movs	r3, #0
 8016902:	e779      	b.n	80167f8 <_dtoa_r+0x7e8>
 8016904:	9b04      	ldr	r3, [sp, #16]
 8016906:	e777      	b.n	80167f8 <_dtoa_r+0x7e8>
 8016908:	2300      	movs	r3, #0
 801690a:	9308      	str	r3, [sp, #32]
 801690c:	e779      	b.n	8016802 <_dtoa_r+0x7f2>
 801690e:	d093      	beq.n	8016838 <_dtoa_r+0x828>
 8016910:	9a00      	ldr	r2, [sp, #0]
 8016912:	331c      	adds	r3, #28
 8016914:	441a      	add	r2, r3
 8016916:	9200      	str	r2, [sp, #0]
 8016918:	9a06      	ldr	r2, [sp, #24]
 801691a:	441a      	add	r2, r3
 801691c:	441e      	add	r6, r3
 801691e:	9206      	str	r2, [sp, #24]
 8016920:	e78a      	b.n	8016838 <_dtoa_r+0x828>
 8016922:	4603      	mov	r3, r0
 8016924:	e7f4      	b.n	8016910 <_dtoa_r+0x900>
 8016926:	9b03      	ldr	r3, [sp, #12]
 8016928:	2b00      	cmp	r3, #0
 801692a:	46b8      	mov	r8, r7
 801692c:	dc20      	bgt.n	8016970 <_dtoa_r+0x960>
 801692e:	469b      	mov	fp, r3
 8016930:	9b07      	ldr	r3, [sp, #28]
 8016932:	2b02      	cmp	r3, #2
 8016934:	dd1e      	ble.n	8016974 <_dtoa_r+0x964>
 8016936:	f1bb 0f00 	cmp.w	fp, #0
 801693a:	f47f adb1 	bne.w	80164a0 <_dtoa_r+0x490>
 801693e:	4621      	mov	r1, r4
 8016940:	465b      	mov	r3, fp
 8016942:	2205      	movs	r2, #5
 8016944:	4648      	mov	r0, r9
 8016946:	f000 fa95 	bl	8016e74 <__multadd>
 801694a:	4601      	mov	r1, r0
 801694c:	4604      	mov	r4, r0
 801694e:	9802      	ldr	r0, [sp, #8]
 8016950:	f000 fca0 	bl	8017294 <__mcmp>
 8016954:	2800      	cmp	r0, #0
 8016956:	f77f ada3 	ble.w	80164a0 <_dtoa_r+0x490>
 801695a:	4656      	mov	r6, sl
 801695c:	2331      	movs	r3, #49	@ 0x31
 801695e:	f806 3b01 	strb.w	r3, [r6], #1
 8016962:	f108 0801 	add.w	r8, r8, #1
 8016966:	e59f      	b.n	80164a8 <_dtoa_r+0x498>
 8016968:	9c03      	ldr	r4, [sp, #12]
 801696a:	46b8      	mov	r8, r7
 801696c:	4625      	mov	r5, r4
 801696e:	e7f4      	b.n	801695a <_dtoa_r+0x94a>
 8016970:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8016974:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016976:	2b00      	cmp	r3, #0
 8016978:	f000 8101 	beq.w	8016b7e <_dtoa_r+0xb6e>
 801697c:	2e00      	cmp	r6, #0
 801697e:	dd05      	ble.n	801698c <_dtoa_r+0x97c>
 8016980:	4629      	mov	r1, r5
 8016982:	4632      	mov	r2, r6
 8016984:	4648      	mov	r0, r9
 8016986:	f000 fc19 	bl	80171bc <__lshift>
 801698a:	4605      	mov	r5, r0
 801698c:	9b08      	ldr	r3, [sp, #32]
 801698e:	2b00      	cmp	r3, #0
 8016990:	d05c      	beq.n	8016a4c <_dtoa_r+0xa3c>
 8016992:	6869      	ldr	r1, [r5, #4]
 8016994:	4648      	mov	r0, r9
 8016996:	f000 fa0b 	bl	8016db0 <_Balloc>
 801699a:	4606      	mov	r6, r0
 801699c:	b928      	cbnz	r0, 80169aa <_dtoa_r+0x99a>
 801699e:	4b82      	ldr	r3, [pc, #520]	@ (8016ba8 <_dtoa_r+0xb98>)
 80169a0:	4602      	mov	r2, r0
 80169a2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80169a6:	f7ff bb4a 	b.w	801603e <_dtoa_r+0x2e>
 80169aa:	692a      	ldr	r2, [r5, #16]
 80169ac:	3202      	adds	r2, #2
 80169ae:	0092      	lsls	r2, r2, #2
 80169b0:	f105 010c 	add.w	r1, r5, #12
 80169b4:	300c      	adds	r0, #12
 80169b6:	f7ff fa74 	bl	8015ea2 <memcpy>
 80169ba:	2201      	movs	r2, #1
 80169bc:	4631      	mov	r1, r6
 80169be:	4648      	mov	r0, r9
 80169c0:	f000 fbfc 	bl	80171bc <__lshift>
 80169c4:	f10a 0301 	add.w	r3, sl, #1
 80169c8:	9300      	str	r3, [sp, #0]
 80169ca:	eb0a 030b 	add.w	r3, sl, fp
 80169ce:	9308      	str	r3, [sp, #32]
 80169d0:	9b04      	ldr	r3, [sp, #16]
 80169d2:	f003 0301 	and.w	r3, r3, #1
 80169d6:	462f      	mov	r7, r5
 80169d8:	9306      	str	r3, [sp, #24]
 80169da:	4605      	mov	r5, r0
 80169dc:	9b00      	ldr	r3, [sp, #0]
 80169de:	9802      	ldr	r0, [sp, #8]
 80169e0:	4621      	mov	r1, r4
 80169e2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 80169e6:	f7ff fa89 	bl	8015efc <quorem>
 80169ea:	4603      	mov	r3, r0
 80169ec:	3330      	adds	r3, #48	@ 0x30
 80169ee:	9003      	str	r0, [sp, #12]
 80169f0:	4639      	mov	r1, r7
 80169f2:	9802      	ldr	r0, [sp, #8]
 80169f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80169f6:	f000 fc4d 	bl	8017294 <__mcmp>
 80169fa:	462a      	mov	r2, r5
 80169fc:	9004      	str	r0, [sp, #16]
 80169fe:	4621      	mov	r1, r4
 8016a00:	4648      	mov	r0, r9
 8016a02:	f000 fc63 	bl	80172cc <__mdiff>
 8016a06:	68c2      	ldr	r2, [r0, #12]
 8016a08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a0a:	4606      	mov	r6, r0
 8016a0c:	bb02      	cbnz	r2, 8016a50 <_dtoa_r+0xa40>
 8016a0e:	4601      	mov	r1, r0
 8016a10:	9802      	ldr	r0, [sp, #8]
 8016a12:	f000 fc3f 	bl	8017294 <__mcmp>
 8016a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a18:	4602      	mov	r2, r0
 8016a1a:	4631      	mov	r1, r6
 8016a1c:	4648      	mov	r0, r9
 8016a1e:	920c      	str	r2, [sp, #48]	@ 0x30
 8016a20:	9309      	str	r3, [sp, #36]	@ 0x24
 8016a22:	f000 fa05 	bl	8016e30 <_Bfree>
 8016a26:	9b07      	ldr	r3, [sp, #28]
 8016a28:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8016a2a:	9e00      	ldr	r6, [sp, #0]
 8016a2c:	ea42 0103 	orr.w	r1, r2, r3
 8016a30:	9b06      	ldr	r3, [sp, #24]
 8016a32:	4319      	orrs	r1, r3
 8016a34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8016a36:	d10d      	bne.n	8016a54 <_dtoa_r+0xa44>
 8016a38:	2b39      	cmp	r3, #57	@ 0x39
 8016a3a:	d027      	beq.n	8016a8c <_dtoa_r+0xa7c>
 8016a3c:	9a04      	ldr	r2, [sp, #16]
 8016a3e:	2a00      	cmp	r2, #0
 8016a40:	dd01      	ble.n	8016a46 <_dtoa_r+0xa36>
 8016a42:	9b03      	ldr	r3, [sp, #12]
 8016a44:	3331      	adds	r3, #49	@ 0x31
 8016a46:	f88b 3000 	strb.w	r3, [fp]
 8016a4a:	e52e      	b.n	80164aa <_dtoa_r+0x49a>
 8016a4c:	4628      	mov	r0, r5
 8016a4e:	e7b9      	b.n	80169c4 <_dtoa_r+0x9b4>
 8016a50:	2201      	movs	r2, #1
 8016a52:	e7e2      	b.n	8016a1a <_dtoa_r+0xa0a>
 8016a54:	9904      	ldr	r1, [sp, #16]
 8016a56:	2900      	cmp	r1, #0
 8016a58:	db04      	blt.n	8016a64 <_dtoa_r+0xa54>
 8016a5a:	9807      	ldr	r0, [sp, #28]
 8016a5c:	4301      	orrs	r1, r0
 8016a5e:	9806      	ldr	r0, [sp, #24]
 8016a60:	4301      	orrs	r1, r0
 8016a62:	d120      	bne.n	8016aa6 <_dtoa_r+0xa96>
 8016a64:	2a00      	cmp	r2, #0
 8016a66:	ddee      	ble.n	8016a46 <_dtoa_r+0xa36>
 8016a68:	9902      	ldr	r1, [sp, #8]
 8016a6a:	9300      	str	r3, [sp, #0]
 8016a6c:	2201      	movs	r2, #1
 8016a6e:	4648      	mov	r0, r9
 8016a70:	f000 fba4 	bl	80171bc <__lshift>
 8016a74:	4621      	mov	r1, r4
 8016a76:	9002      	str	r0, [sp, #8]
 8016a78:	f000 fc0c 	bl	8017294 <__mcmp>
 8016a7c:	2800      	cmp	r0, #0
 8016a7e:	9b00      	ldr	r3, [sp, #0]
 8016a80:	dc02      	bgt.n	8016a88 <_dtoa_r+0xa78>
 8016a82:	d1e0      	bne.n	8016a46 <_dtoa_r+0xa36>
 8016a84:	07da      	lsls	r2, r3, #31
 8016a86:	d5de      	bpl.n	8016a46 <_dtoa_r+0xa36>
 8016a88:	2b39      	cmp	r3, #57	@ 0x39
 8016a8a:	d1da      	bne.n	8016a42 <_dtoa_r+0xa32>
 8016a8c:	2339      	movs	r3, #57	@ 0x39
 8016a8e:	f88b 3000 	strb.w	r3, [fp]
 8016a92:	4633      	mov	r3, r6
 8016a94:	461e      	mov	r6, r3
 8016a96:	3b01      	subs	r3, #1
 8016a98:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8016a9c:	2a39      	cmp	r2, #57	@ 0x39
 8016a9e:	d04e      	beq.n	8016b3e <_dtoa_r+0xb2e>
 8016aa0:	3201      	adds	r2, #1
 8016aa2:	701a      	strb	r2, [r3, #0]
 8016aa4:	e501      	b.n	80164aa <_dtoa_r+0x49a>
 8016aa6:	2a00      	cmp	r2, #0
 8016aa8:	dd03      	ble.n	8016ab2 <_dtoa_r+0xaa2>
 8016aaa:	2b39      	cmp	r3, #57	@ 0x39
 8016aac:	d0ee      	beq.n	8016a8c <_dtoa_r+0xa7c>
 8016aae:	3301      	adds	r3, #1
 8016ab0:	e7c9      	b.n	8016a46 <_dtoa_r+0xa36>
 8016ab2:	9a00      	ldr	r2, [sp, #0]
 8016ab4:	9908      	ldr	r1, [sp, #32]
 8016ab6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8016aba:	428a      	cmp	r2, r1
 8016abc:	d028      	beq.n	8016b10 <_dtoa_r+0xb00>
 8016abe:	9902      	ldr	r1, [sp, #8]
 8016ac0:	2300      	movs	r3, #0
 8016ac2:	220a      	movs	r2, #10
 8016ac4:	4648      	mov	r0, r9
 8016ac6:	f000 f9d5 	bl	8016e74 <__multadd>
 8016aca:	42af      	cmp	r7, r5
 8016acc:	9002      	str	r0, [sp, #8]
 8016ace:	f04f 0300 	mov.w	r3, #0
 8016ad2:	f04f 020a 	mov.w	r2, #10
 8016ad6:	4639      	mov	r1, r7
 8016ad8:	4648      	mov	r0, r9
 8016ada:	d107      	bne.n	8016aec <_dtoa_r+0xadc>
 8016adc:	f000 f9ca 	bl	8016e74 <__multadd>
 8016ae0:	4607      	mov	r7, r0
 8016ae2:	4605      	mov	r5, r0
 8016ae4:	9b00      	ldr	r3, [sp, #0]
 8016ae6:	3301      	adds	r3, #1
 8016ae8:	9300      	str	r3, [sp, #0]
 8016aea:	e777      	b.n	80169dc <_dtoa_r+0x9cc>
 8016aec:	f000 f9c2 	bl	8016e74 <__multadd>
 8016af0:	4629      	mov	r1, r5
 8016af2:	4607      	mov	r7, r0
 8016af4:	2300      	movs	r3, #0
 8016af6:	220a      	movs	r2, #10
 8016af8:	4648      	mov	r0, r9
 8016afa:	f000 f9bb 	bl	8016e74 <__multadd>
 8016afe:	4605      	mov	r5, r0
 8016b00:	e7f0      	b.n	8016ae4 <_dtoa_r+0xad4>
 8016b02:	f1bb 0f00 	cmp.w	fp, #0
 8016b06:	bfcc      	ite	gt
 8016b08:	465e      	movgt	r6, fp
 8016b0a:	2601      	movle	r6, #1
 8016b0c:	4456      	add	r6, sl
 8016b0e:	2700      	movs	r7, #0
 8016b10:	9902      	ldr	r1, [sp, #8]
 8016b12:	9300      	str	r3, [sp, #0]
 8016b14:	2201      	movs	r2, #1
 8016b16:	4648      	mov	r0, r9
 8016b18:	f000 fb50 	bl	80171bc <__lshift>
 8016b1c:	4621      	mov	r1, r4
 8016b1e:	9002      	str	r0, [sp, #8]
 8016b20:	f000 fbb8 	bl	8017294 <__mcmp>
 8016b24:	2800      	cmp	r0, #0
 8016b26:	dcb4      	bgt.n	8016a92 <_dtoa_r+0xa82>
 8016b28:	d102      	bne.n	8016b30 <_dtoa_r+0xb20>
 8016b2a:	9b00      	ldr	r3, [sp, #0]
 8016b2c:	07db      	lsls	r3, r3, #31
 8016b2e:	d4b0      	bmi.n	8016a92 <_dtoa_r+0xa82>
 8016b30:	4633      	mov	r3, r6
 8016b32:	461e      	mov	r6, r3
 8016b34:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8016b38:	2a30      	cmp	r2, #48	@ 0x30
 8016b3a:	d0fa      	beq.n	8016b32 <_dtoa_r+0xb22>
 8016b3c:	e4b5      	b.n	80164aa <_dtoa_r+0x49a>
 8016b3e:	459a      	cmp	sl, r3
 8016b40:	d1a8      	bne.n	8016a94 <_dtoa_r+0xa84>
 8016b42:	2331      	movs	r3, #49	@ 0x31
 8016b44:	f108 0801 	add.w	r8, r8, #1
 8016b48:	f88a 3000 	strb.w	r3, [sl]
 8016b4c:	e4ad      	b.n	80164aa <_dtoa_r+0x49a>
 8016b4e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8016b50:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8016bac <_dtoa_r+0xb9c>
 8016b54:	b11b      	cbz	r3, 8016b5e <_dtoa_r+0xb4e>
 8016b56:	f10a 0308 	add.w	r3, sl, #8
 8016b5a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8016b5c:	6013      	str	r3, [r2, #0]
 8016b5e:	4650      	mov	r0, sl
 8016b60:	b017      	add	sp, #92	@ 0x5c
 8016b62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016b66:	9b07      	ldr	r3, [sp, #28]
 8016b68:	2b01      	cmp	r3, #1
 8016b6a:	f77f ae2e 	ble.w	80167ca <_dtoa_r+0x7ba>
 8016b6e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8016b70:	9308      	str	r3, [sp, #32]
 8016b72:	2001      	movs	r0, #1
 8016b74:	e64d      	b.n	8016812 <_dtoa_r+0x802>
 8016b76:	f1bb 0f00 	cmp.w	fp, #0
 8016b7a:	f77f aed9 	ble.w	8016930 <_dtoa_r+0x920>
 8016b7e:	4656      	mov	r6, sl
 8016b80:	9802      	ldr	r0, [sp, #8]
 8016b82:	4621      	mov	r1, r4
 8016b84:	f7ff f9ba 	bl	8015efc <quorem>
 8016b88:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8016b8c:	f806 3b01 	strb.w	r3, [r6], #1
 8016b90:	eba6 020a 	sub.w	r2, r6, sl
 8016b94:	4593      	cmp	fp, r2
 8016b96:	ddb4      	ble.n	8016b02 <_dtoa_r+0xaf2>
 8016b98:	9902      	ldr	r1, [sp, #8]
 8016b9a:	2300      	movs	r3, #0
 8016b9c:	220a      	movs	r2, #10
 8016b9e:	4648      	mov	r0, r9
 8016ba0:	f000 f968 	bl	8016e74 <__multadd>
 8016ba4:	9002      	str	r0, [sp, #8]
 8016ba6:	e7eb      	b.n	8016b80 <_dtoa_r+0xb70>
 8016ba8:	0801aff2 	.word	0x0801aff2
 8016bac:	0801af8d 	.word	0x0801af8d

08016bb0 <_free_r>:
 8016bb0:	b538      	push	{r3, r4, r5, lr}
 8016bb2:	4605      	mov	r5, r0
 8016bb4:	2900      	cmp	r1, #0
 8016bb6:	d041      	beq.n	8016c3c <_free_r+0x8c>
 8016bb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016bbc:	1f0c      	subs	r4, r1, #4
 8016bbe:	2b00      	cmp	r3, #0
 8016bc0:	bfb8      	it	lt
 8016bc2:	18e4      	addlt	r4, r4, r3
 8016bc4:	f000 f8e8 	bl	8016d98 <__malloc_lock>
 8016bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8016c40 <_free_r+0x90>)
 8016bca:	6813      	ldr	r3, [r2, #0]
 8016bcc:	b933      	cbnz	r3, 8016bdc <_free_r+0x2c>
 8016bce:	6063      	str	r3, [r4, #4]
 8016bd0:	6014      	str	r4, [r2, #0]
 8016bd2:	4628      	mov	r0, r5
 8016bd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016bd8:	f000 b8e4 	b.w	8016da4 <__malloc_unlock>
 8016bdc:	42a3      	cmp	r3, r4
 8016bde:	d908      	bls.n	8016bf2 <_free_r+0x42>
 8016be0:	6820      	ldr	r0, [r4, #0]
 8016be2:	1821      	adds	r1, r4, r0
 8016be4:	428b      	cmp	r3, r1
 8016be6:	bf01      	itttt	eq
 8016be8:	6819      	ldreq	r1, [r3, #0]
 8016bea:	685b      	ldreq	r3, [r3, #4]
 8016bec:	1809      	addeq	r1, r1, r0
 8016bee:	6021      	streq	r1, [r4, #0]
 8016bf0:	e7ed      	b.n	8016bce <_free_r+0x1e>
 8016bf2:	461a      	mov	r2, r3
 8016bf4:	685b      	ldr	r3, [r3, #4]
 8016bf6:	b10b      	cbz	r3, 8016bfc <_free_r+0x4c>
 8016bf8:	42a3      	cmp	r3, r4
 8016bfa:	d9fa      	bls.n	8016bf2 <_free_r+0x42>
 8016bfc:	6811      	ldr	r1, [r2, #0]
 8016bfe:	1850      	adds	r0, r2, r1
 8016c00:	42a0      	cmp	r0, r4
 8016c02:	d10b      	bne.n	8016c1c <_free_r+0x6c>
 8016c04:	6820      	ldr	r0, [r4, #0]
 8016c06:	4401      	add	r1, r0
 8016c08:	1850      	adds	r0, r2, r1
 8016c0a:	4283      	cmp	r3, r0
 8016c0c:	6011      	str	r1, [r2, #0]
 8016c0e:	d1e0      	bne.n	8016bd2 <_free_r+0x22>
 8016c10:	6818      	ldr	r0, [r3, #0]
 8016c12:	685b      	ldr	r3, [r3, #4]
 8016c14:	6053      	str	r3, [r2, #4]
 8016c16:	4408      	add	r0, r1
 8016c18:	6010      	str	r0, [r2, #0]
 8016c1a:	e7da      	b.n	8016bd2 <_free_r+0x22>
 8016c1c:	d902      	bls.n	8016c24 <_free_r+0x74>
 8016c1e:	230c      	movs	r3, #12
 8016c20:	602b      	str	r3, [r5, #0]
 8016c22:	e7d6      	b.n	8016bd2 <_free_r+0x22>
 8016c24:	6820      	ldr	r0, [r4, #0]
 8016c26:	1821      	adds	r1, r4, r0
 8016c28:	428b      	cmp	r3, r1
 8016c2a:	bf04      	itt	eq
 8016c2c:	6819      	ldreq	r1, [r3, #0]
 8016c2e:	685b      	ldreq	r3, [r3, #4]
 8016c30:	6063      	str	r3, [r4, #4]
 8016c32:	bf04      	itt	eq
 8016c34:	1809      	addeq	r1, r1, r0
 8016c36:	6021      	streq	r1, [r4, #0]
 8016c38:	6054      	str	r4, [r2, #4]
 8016c3a:	e7ca      	b.n	8016bd2 <_free_r+0x22>
 8016c3c:	bd38      	pop	{r3, r4, r5, pc}
 8016c3e:	bf00      	nop
 8016c40:	20008ce4 	.word	0x20008ce4

08016c44 <malloc>:
 8016c44:	4b02      	ldr	r3, [pc, #8]	@ (8016c50 <malloc+0xc>)
 8016c46:	4601      	mov	r1, r0
 8016c48:	6818      	ldr	r0, [r3, #0]
 8016c4a:	f000 b825 	b.w	8016c98 <_malloc_r>
 8016c4e:	bf00      	nop
 8016c50:	20000324 	.word	0x20000324

08016c54 <sbrk_aligned>:
 8016c54:	b570      	push	{r4, r5, r6, lr}
 8016c56:	4e0f      	ldr	r6, [pc, #60]	@ (8016c94 <sbrk_aligned+0x40>)
 8016c58:	460c      	mov	r4, r1
 8016c5a:	6831      	ldr	r1, [r6, #0]
 8016c5c:	4605      	mov	r5, r0
 8016c5e:	b911      	cbnz	r1, 8016c66 <sbrk_aligned+0x12>
 8016c60:	f000 fea4 	bl	80179ac <_sbrk_r>
 8016c64:	6030      	str	r0, [r6, #0]
 8016c66:	4621      	mov	r1, r4
 8016c68:	4628      	mov	r0, r5
 8016c6a:	f000 fe9f 	bl	80179ac <_sbrk_r>
 8016c6e:	1c43      	adds	r3, r0, #1
 8016c70:	d103      	bne.n	8016c7a <sbrk_aligned+0x26>
 8016c72:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8016c76:	4620      	mov	r0, r4
 8016c78:	bd70      	pop	{r4, r5, r6, pc}
 8016c7a:	1cc4      	adds	r4, r0, #3
 8016c7c:	f024 0403 	bic.w	r4, r4, #3
 8016c80:	42a0      	cmp	r0, r4
 8016c82:	d0f8      	beq.n	8016c76 <sbrk_aligned+0x22>
 8016c84:	1a21      	subs	r1, r4, r0
 8016c86:	4628      	mov	r0, r5
 8016c88:	f000 fe90 	bl	80179ac <_sbrk_r>
 8016c8c:	3001      	adds	r0, #1
 8016c8e:	d1f2      	bne.n	8016c76 <sbrk_aligned+0x22>
 8016c90:	e7ef      	b.n	8016c72 <sbrk_aligned+0x1e>
 8016c92:	bf00      	nop
 8016c94:	20008ce0 	.word	0x20008ce0

08016c98 <_malloc_r>:
 8016c98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016c9c:	1ccd      	adds	r5, r1, #3
 8016c9e:	f025 0503 	bic.w	r5, r5, #3
 8016ca2:	3508      	adds	r5, #8
 8016ca4:	2d0c      	cmp	r5, #12
 8016ca6:	bf38      	it	cc
 8016ca8:	250c      	movcc	r5, #12
 8016caa:	2d00      	cmp	r5, #0
 8016cac:	4606      	mov	r6, r0
 8016cae:	db01      	blt.n	8016cb4 <_malloc_r+0x1c>
 8016cb0:	42a9      	cmp	r1, r5
 8016cb2:	d904      	bls.n	8016cbe <_malloc_r+0x26>
 8016cb4:	230c      	movs	r3, #12
 8016cb6:	6033      	str	r3, [r6, #0]
 8016cb8:	2000      	movs	r0, #0
 8016cba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016cbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8016d94 <_malloc_r+0xfc>
 8016cc2:	f000 f869 	bl	8016d98 <__malloc_lock>
 8016cc6:	f8d8 3000 	ldr.w	r3, [r8]
 8016cca:	461c      	mov	r4, r3
 8016ccc:	bb44      	cbnz	r4, 8016d20 <_malloc_r+0x88>
 8016cce:	4629      	mov	r1, r5
 8016cd0:	4630      	mov	r0, r6
 8016cd2:	f7ff ffbf 	bl	8016c54 <sbrk_aligned>
 8016cd6:	1c43      	adds	r3, r0, #1
 8016cd8:	4604      	mov	r4, r0
 8016cda:	d158      	bne.n	8016d8e <_malloc_r+0xf6>
 8016cdc:	f8d8 4000 	ldr.w	r4, [r8]
 8016ce0:	4627      	mov	r7, r4
 8016ce2:	2f00      	cmp	r7, #0
 8016ce4:	d143      	bne.n	8016d6e <_malloc_r+0xd6>
 8016ce6:	2c00      	cmp	r4, #0
 8016ce8:	d04b      	beq.n	8016d82 <_malloc_r+0xea>
 8016cea:	6823      	ldr	r3, [r4, #0]
 8016cec:	4639      	mov	r1, r7
 8016cee:	4630      	mov	r0, r6
 8016cf0:	eb04 0903 	add.w	r9, r4, r3
 8016cf4:	f000 fe5a 	bl	80179ac <_sbrk_r>
 8016cf8:	4581      	cmp	r9, r0
 8016cfa:	d142      	bne.n	8016d82 <_malloc_r+0xea>
 8016cfc:	6821      	ldr	r1, [r4, #0]
 8016cfe:	1a6d      	subs	r5, r5, r1
 8016d00:	4629      	mov	r1, r5
 8016d02:	4630      	mov	r0, r6
 8016d04:	f7ff ffa6 	bl	8016c54 <sbrk_aligned>
 8016d08:	3001      	adds	r0, #1
 8016d0a:	d03a      	beq.n	8016d82 <_malloc_r+0xea>
 8016d0c:	6823      	ldr	r3, [r4, #0]
 8016d0e:	442b      	add	r3, r5
 8016d10:	6023      	str	r3, [r4, #0]
 8016d12:	f8d8 3000 	ldr.w	r3, [r8]
 8016d16:	685a      	ldr	r2, [r3, #4]
 8016d18:	bb62      	cbnz	r2, 8016d74 <_malloc_r+0xdc>
 8016d1a:	f8c8 7000 	str.w	r7, [r8]
 8016d1e:	e00f      	b.n	8016d40 <_malloc_r+0xa8>
 8016d20:	6822      	ldr	r2, [r4, #0]
 8016d22:	1b52      	subs	r2, r2, r5
 8016d24:	d420      	bmi.n	8016d68 <_malloc_r+0xd0>
 8016d26:	2a0b      	cmp	r2, #11
 8016d28:	d917      	bls.n	8016d5a <_malloc_r+0xc2>
 8016d2a:	1961      	adds	r1, r4, r5
 8016d2c:	42a3      	cmp	r3, r4
 8016d2e:	6025      	str	r5, [r4, #0]
 8016d30:	bf18      	it	ne
 8016d32:	6059      	strne	r1, [r3, #4]
 8016d34:	6863      	ldr	r3, [r4, #4]
 8016d36:	bf08      	it	eq
 8016d38:	f8c8 1000 	streq.w	r1, [r8]
 8016d3c:	5162      	str	r2, [r4, r5]
 8016d3e:	604b      	str	r3, [r1, #4]
 8016d40:	4630      	mov	r0, r6
 8016d42:	f000 f82f 	bl	8016da4 <__malloc_unlock>
 8016d46:	f104 000b 	add.w	r0, r4, #11
 8016d4a:	1d23      	adds	r3, r4, #4
 8016d4c:	f020 0007 	bic.w	r0, r0, #7
 8016d50:	1ac2      	subs	r2, r0, r3
 8016d52:	bf1c      	itt	ne
 8016d54:	1a1b      	subne	r3, r3, r0
 8016d56:	50a3      	strne	r3, [r4, r2]
 8016d58:	e7af      	b.n	8016cba <_malloc_r+0x22>
 8016d5a:	6862      	ldr	r2, [r4, #4]
 8016d5c:	42a3      	cmp	r3, r4
 8016d5e:	bf0c      	ite	eq
 8016d60:	f8c8 2000 	streq.w	r2, [r8]
 8016d64:	605a      	strne	r2, [r3, #4]
 8016d66:	e7eb      	b.n	8016d40 <_malloc_r+0xa8>
 8016d68:	4623      	mov	r3, r4
 8016d6a:	6864      	ldr	r4, [r4, #4]
 8016d6c:	e7ae      	b.n	8016ccc <_malloc_r+0x34>
 8016d6e:	463c      	mov	r4, r7
 8016d70:	687f      	ldr	r7, [r7, #4]
 8016d72:	e7b6      	b.n	8016ce2 <_malloc_r+0x4a>
 8016d74:	461a      	mov	r2, r3
 8016d76:	685b      	ldr	r3, [r3, #4]
 8016d78:	42a3      	cmp	r3, r4
 8016d7a:	d1fb      	bne.n	8016d74 <_malloc_r+0xdc>
 8016d7c:	2300      	movs	r3, #0
 8016d7e:	6053      	str	r3, [r2, #4]
 8016d80:	e7de      	b.n	8016d40 <_malloc_r+0xa8>
 8016d82:	230c      	movs	r3, #12
 8016d84:	6033      	str	r3, [r6, #0]
 8016d86:	4630      	mov	r0, r6
 8016d88:	f000 f80c 	bl	8016da4 <__malloc_unlock>
 8016d8c:	e794      	b.n	8016cb8 <_malloc_r+0x20>
 8016d8e:	6005      	str	r5, [r0, #0]
 8016d90:	e7d6      	b.n	8016d40 <_malloc_r+0xa8>
 8016d92:	bf00      	nop
 8016d94:	20008ce4 	.word	0x20008ce4

08016d98 <__malloc_lock>:
 8016d98:	4801      	ldr	r0, [pc, #4]	@ (8016da0 <__malloc_lock+0x8>)
 8016d9a:	f7ff b880 	b.w	8015e9e <__retarget_lock_acquire_recursive>
 8016d9e:	bf00      	nop
 8016da0:	20008cdc 	.word	0x20008cdc

08016da4 <__malloc_unlock>:
 8016da4:	4801      	ldr	r0, [pc, #4]	@ (8016dac <__malloc_unlock+0x8>)
 8016da6:	f7ff b87b 	b.w	8015ea0 <__retarget_lock_release_recursive>
 8016daa:	bf00      	nop
 8016dac:	20008cdc 	.word	0x20008cdc

08016db0 <_Balloc>:
 8016db0:	b570      	push	{r4, r5, r6, lr}
 8016db2:	69c6      	ldr	r6, [r0, #28]
 8016db4:	4604      	mov	r4, r0
 8016db6:	460d      	mov	r5, r1
 8016db8:	b976      	cbnz	r6, 8016dd8 <_Balloc+0x28>
 8016dba:	2010      	movs	r0, #16
 8016dbc:	f7ff ff42 	bl	8016c44 <malloc>
 8016dc0:	4602      	mov	r2, r0
 8016dc2:	61e0      	str	r0, [r4, #28]
 8016dc4:	b920      	cbnz	r0, 8016dd0 <_Balloc+0x20>
 8016dc6:	4b18      	ldr	r3, [pc, #96]	@ (8016e28 <_Balloc+0x78>)
 8016dc8:	4818      	ldr	r0, [pc, #96]	@ (8016e2c <_Balloc+0x7c>)
 8016dca:	216b      	movs	r1, #107	@ 0x6b
 8016dcc:	f7ff f878 	bl	8015ec0 <__assert_func>
 8016dd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016dd4:	6006      	str	r6, [r0, #0]
 8016dd6:	60c6      	str	r6, [r0, #12]
 8016dd8:	69e6      	ldr	r6, [r4, #28]
 8016dda:	68f3      	ldr	r3, [r6, #12]
 8016ddc:	b183      	cbz	r3, 8016e00 <_Balloc+0x50>
 8016dde:	69e3      	ldr	r3, [r4, #28]
 8016de0:	68db      	ldr	r3, [r3, #12]
 8016de2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016de6:	b9b8      	cbnz	r0, 8016e18 <_Balloc+0x68>
 8016de8:	2101      	movs	r1, #1
 8016dea:	fa01 f605 	lsl.w	r6, r1, r5
 8016dee:	1d72      	adds	r2, r6, #5
 8016df0:	0092      	lsls	r2, r2, #2
 8016df2:	4620      	mov	r0, r4
 8016df4:	f000 fdf1 	bl	80179da <_calloc_r>
 8016df8:	b160      	cbz	r0, 8016e14 <_Balloc+0x64>
 8016dfa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016dfe:	e00e      	b.n	8016e1e <_Balloc+0x6e>
 8016e00:	2221      	movs	r2, #33	@ 0x21
 8016e02:	2104      	movs	r1, #4
 8016e04:	4620      	mov	r0, r4
 8016e06:	f000 fde8 	bl	80179da <_calloc_r>
 8016e0a:	69e3      	ldr	r3, [r4, #28]
 8016e0c:	60f0      	str	r0, [r6, #12]
 8016e0e:	68db      	ldr	r3, [r3, #12]
 8016e10:	2b00      	cmp	r3, #0
 8016e12:	d1e4      	bne.n	8016dde <_Balloc+0x2e>
 8016e14:	2000      	movs	r0, #0
 8016e16:	bd70      	pop	{r4, r5, r6, pc}
 8016e18:	6802      	ldr	r2, [r0, #0]
 8016e1a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016e1e:	2300      	movs	r3, #0
 8016e20:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016e24:	e7f7      	b.n	8016e16 <_Balloc+0x66>
 8016e26:	bf00      	nop
 8016e28:	0801aeae 	.word	0x0801aeae
 8016e2c:	0801b003 	.word	0x0801b003

08016e30 <_Bfree>:
 8016e30:	b570      	push	{r4, r5, r6, lr}
 8016e32:	69c6      	ldr	r6, [r0, #28]
 8016e34:	4605      	mov	r5, r0
 8016e36:	460c      	mov	r4, r1
 8016e38:	b976      	cbnz	r6, 8016e58 <_Bfree+0x28>
 8016e3a:	2010      	movs	r0, #16
 8016e3c:	f7ff ff02 	bl	8016c44 <malloc>
 8016e40:	4602      	mov	r2, r0
 8016e42:	61e8      	str	r0, [r5, #28]
 8016e44:	b920      	cbnz	r0, 8016e50 <_Bfree+0x20>
 8016e46:	4b09      	ldr	r3, [pc, #36]	@ (8016e6c <_Bfree+0x3c>)
 8016e48:	4809      	ldr	r0, [pc, #36]	@ (8016e70 <_Bfree+0x40>)
 8016e4a:	218f      	movs	r1, #143	@ 0x8f
 8016e4c:	f7ff f838 	bl	8015ec0 <__assert_func>
 8016e50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016e54:	6006      	str	r6, [r0, #0]
 8016e56:	60c6      	str	r6, [r0, #12]
 8016e58:	b13c      	cbz	r4, 8016e6a <_Bfree+0x3a>
 8016e5a:	69eb      	ldr	r3, [r5, #28]
 8016e5c:	6862      	ldr	r2, [r4, #4]
 8016e5e:	68db      	ldr	r3, [r3, #12]
 8016e60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016e64:	6021      	str	r1, [r4, #0]
 8016e66:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016e6a:	bd70      	pop	{r4, r5, r6, pc}
 8016e6c:	0801aeae 	.word	0x0801aeae
 8016e70:	0801b003 	.word	0x0801b003

08016e74 <__multadd>:
 8016e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016e78:	690d      	ldr	r5, [r1, #16]
 8016e7a:	4607      	mov	r7, r0
 8016e7c:	460c      	mov	r4, r1
 8016e7e:	461e      	mov	r6, r3
 8016e80:	f101 0c14 	add.w	ip, r1, #20
 8016e84:	2000      	movs	r0, #0
 8016e86:	f8dc 3000 	ldr.w	r3, [ip]
 8016e8a:	b299      	uxth	r1, r3
 8016e8c:	fb02 6101 	mla	r1, r2, r1, r6
 8016e90:	0c1e      	lsrs	r6, r3, #16
 8016e92:	0c0b      	lsrs	r3, r1, #16
 8016e94:	fb02 3306 	mla	r3, r2, r6, r3
 8016e98:	b289      	uxth	r1, r1
 8016e9a:	3001      	adds	r0, #1
 8016e9c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8016ea0:	4285      	cmp	r5, r0
 8016ea2:	f84c 1b04 	str.w	r1, [ip], #4
 8016ea6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8016eaa:	dcec      	bgt.n	8016e86 <__multadd+0x12>
 8016eac:	b30e      	cbz	r6, 8016ef2 <__multadd+0x7e>
 8016eae:	68a3      	ldr	r3, [r4, #8]
 8016eb0:	42ab      	cmp	r3, r5
 8016eb2:	dc19      	bgt.n	8016ee8 <__multadd+0x74>
 8016eb4:	6861      	ldr	r1, [r4, #4]
 8016eb6:	4638      	mov	r0, r7
 8016eb8:	3101      	adds	r1, #1
 8016eba:	f7ff ff79 	bl	8016db0 <_Balloc>
 8016ebe:	4680      	mov	r8, r0
 8016ec0:	b928      	cbnz	r0, 8016ece <__multadd+0x5a>
 8016ec2:	4602      	mov	r2, r0
 8016ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8016ef8 <__multadd+0x84>)
 8016ec6:	480d      	ldr	r0, [pc, #52]	@ (8016efc <__multadd+0x88>)
 8016ec8:	21ba      	movs	r1, #186	@ 0xba
 8016eca:	f7fe fff9 	bl	8015ec0 <__assert_func>
 8016ece:	6922      	ldr	r2, [r4, #16]
 8016ed0:	3202      	adds	r2, #2
 8016ed2:	f104 010c 	add.w	r1, r4, #12
 8016ed6:	0092      	lsls	r2, r2, #2
 8016ed8:	300c      	adds	r0, #12
 8016eda:	f7fe ffe2 	bl	8015ea2 <memcpy>
 8016ede:	4621      	mov	r1, r4
 8016ee0:	4638      	mov	r0, r7
 8016ee2:	f7ff ffa5 	bl	8016e30 <_Bfree>
 8016ee6:	4644      	mov	r4, r8
 8016ee8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8016eec:	3501      	adds	r5, #1
 8016eee:	615e      	str	r6, [r3, #20]
 8016ef0:	6125      	str	r5, [r4, #16]
 8016ef2:	4620      	mov	r0, r4
 8016ef4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016ef8:	0801aff2 	.word	0x0801aff2
 8016efc:	0801b003 	.word	0x0801b003

08016f00 <__hi0bits>:
 8016f00:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8016f04:	4603      	mov	r3, r0
 8016f06:	bf36      	itet	cc
 8016f08:	0403      	lslcc	r3, r0, #16
 8016f0a:	2000      	movcs	r0, #0
 8016f0c:	2010      	movcc	r0, #16
 8016f0e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8016f12:	bf3c      	itt	cc
 8016f14:	021b      	lslcc	r3, r3, #8
 8016f16:	3008      	addcc	r0, #8
 8016f18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016f1c:	bf3c      	itt	cc
 8016f1e:	011b      	lslcc	r3, r3, #4
 8016f20:	3004      	addcc	r0, #4
 8016f22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016f26:	bf3c      	itt	cc
 8016f28:	009b      	lslcc	r3, r3, #2
 8016f2a:	3002      	addcc	r0, #2
 8016f2c:	2b00      	cmp	r3, #0
 8016f2e:	db05      	blt.n	8016f3c <__hi0bits+0x3c>
 8016f30:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8016f34:	f100 0001 	add.w	r0, r0, #1
 8016f38:	bf08      	it	eq
 8016f3a:	2020      	moveq	r0, #32
 8016f3c:	4770      	bx	lr

08016f3e <__lo0bits>:
 8016f3e:	6803      	ldr	r3, [r0, #0]
 8016f40:	4602      	mov	r2, r0
 8016f42:	f013 0007 	ands.w	r0, r3, #7
 8016f46:	d00b      	beq.n	8016f60 <__lo0bits+0x22>
 8016f48:	07d9      	lsls	r1, r3, #31
 8016f4a:	d421      	bmi.n	8016f90 <__lo0bits+0x52>
 8016f4c:	0798      	lsls	r0, r3, #30
 8016f4e:	bf49      	itett	mi
 8016f50:	085b      	lsrmi	r3, r3, #1
 8016f52:	089b      	lsrpl	r3, r3, #2
 8016f54:	2001      	movmi	r0, #1
 8016f56:	6013      	strmi	r3, [r2, #0]
 8016f58:	bf5c      	itt	pl
 8016f5a:	6013      	strpl	r3, [r2, #0]
 8016f5c:	2002      	movpl	r0, #2
 8016f5e:	4770      	bx	lr
 8016f60:	b299      	uxth	r1, r3
 8016f62:	b909      	cbnz	r1, 8016f68 <__lo0bits+0x2a>
 8016f64:	0c1b      	lsrs	r3, r3, #16
 8016f66:	2010      	movs	r0, #16
 8016f68:	b2d9      	uxtb	r1, r3
 8016f6a:	b909      	cbnz	r1, 8016f70 <__lo0bits+0x32>
 8016f6c:	3008      	adds	r0, #8
 8016f6e:	0a1b      	lsrs	r3, r3, #8
 8016f70:	0719      	lsls	r1, r3, #28
 8016f72:	bf04      	itt	eq
 8016f74:	091b      	lsreq	r3, r3, #4
 8016f76:	3004      	addeq	r0, #4
 8016f78:	0799      	lsls	r1, r3, #30
 8016f7a:	bf04      	itt	eq
 8016f7c:	089b      	lsreq	r3, r3, #2
 8016f7e:	3002      	addeq	r0, #2
 8016f80:	07d9      	lsls	r1, r3, #31
 8016f82:	d403      	bmi.n	8016f8c <__lo0bits+0x4e>
 8016f84:	085b      	lsrs	r3, r3, #1
 8016f86:	f100 0001 	add.w	r0, r0, #1
 8016f8a:	d003      	beq.n	8016f94 <__lo0bits+0x56>
 8016f8c:	6013      	str	r3, [r2, #0]
 8016f8e:	4770      	bx	lr
 8016f90:	2000      	movs	r0, #0
 8016f92:	4770      	bx	lr
 8016f94:	2020      	movs	r0, #32
 8016f96:	4770      	bx	lr

08016f98 <__i2b>:
 8016f98:	b510      	push	{r4, lr}
 8016f9a:	460c      	mov	r4, r1
 8016f9c:	2101      	movs	r1, #1
 8016f9e:	f7ff ff07 	bl	8016db0 <_Balloc>
 8016fa2:	4602      	mov	r2, r0
 8016fa4:	b928      	cbnz	r0, 8016fb2 <__i2b+0x1a>
 8016fa6:	4b05      	ldr	r3, [pc, #20]	@ (8016fbc <__i2b+0x24>)
 8016fa8:	4805      	ldr	r0, [pc, #20]	@ (8016fc0 <__i2b+0x28>)
 8016faa:	f240 1145 	movw	r1, #325	@ 0x145
 8016fae:	f7fe ff87 	bl	8015ec0 <__assert_func>
 8016fb2:	2301      	movs	r3, #1
 8016fb4:	6144      	str	r4, [r0, #20]
 8016fb6:	6103      	str	r3, [r0, #16]
 8016fb8:	bd10      	pop	{r4, pc}
 8016fba:	bf00      	nop
 8016fbc:	0801aff2 	.word	0x0801aff2
 8016fc0:	0801b003 	.word	0x0801b003

08016fc4 <__multiply>:
 8016fc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016fc8:	4617      	mov	r7, r2
 8016fca:	690a      	ldr	r2, [r1, #16]
 8016fcc:	693b      	ldr	r3, [r7, #16]
 8016fce:	429a      	cmp	r2, r3
 8016fd0:	bfa8      	it	ge
 8016fd2:	463b      	movge	r3, r7
 8016fd4:	4689      	mov	r9, r1
 8016fd6:	bfa4      	itt	ge
 8016fd8:	460f      	movge	r7, r1
 8016fda:	4699      	movge	r9, r3
 8016fdc:	693d      	ldr	r5, [r7, #16]
 8016fde:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8016fe2:	68bb      	ldr	r3, [r7, #8]
 8016fe4:	6879      	ldr	r1, [r7, #4]
 8016fe6:	eb05 060a 	add.w	r6, r5, sl
 8016fea:	42b3      	cmp	r3, r6
 8016fec:	b085      	sub	sp, #20
 8016fee:	bfb8      	it	lt
 8016ff0:	3101      	addlt	r1, #1
 8016ff2:	f7ff fedd 	bl	8016db0 <_Balloc>
 8016ff6:	b930      	cbnz	r0, 8017006 <__multiply+0x42>
 8016ff8:	4602      	mov	r2, r0
 8016ffa:	4b41      	ldr	r3, [pc, #260]	@ (8017100 <__multiply+0x13c>)
 8016ffc:	4841      	ldr	r0, [pc, #260]	@ (8017104 <__multiply+0x140>)
 8016ffe:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8017002:	f7fe ff5d 	bl	8015ec0 <__assert_func>
 8017006:	f100 0414 	add.w	r4, r0, #20
 801700a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801700e:	4623      	mov	r3, r4
 8017010:	2200      	movs	r2, #0
 8017012:	4573      	cmp	r3, lr
 8017014:	d320      	bcc.n	8017058 <__multiply+0x94>
 8017016:	f107 0814 	add.w	r8, r7, #20
 801701a:	f109 0114 	add.w	r1, r9, #20
 801701e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8017022:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8017026:	9302      	str	r3, [sp, #8]
 8017028:	1beb      	subs	r3, r5, r7
 801702a:	3b15      	subs	r3, #21
 801702c:	f023 0303 	bic.w	r3, r3, #3
 8017030:	3304      	adds	r3, #4
 8017032:	3715      	adds	r7, #21
 8017034:	42bd      	cmp	r5, r7
 8017036:	bf38      	it	cc
 8017038:	2304      	movcc	r3, #4
 801703a:	9301      	str	r3, [sp, #4]
 801703c:	9b02      	ldr	r3, [sp, #8]
 801703e:	9103      	str	r1, [sp, #12]
 8017040:	428b      	cmp	r3, r1
 8017042:	d80c      	bhi.n	801705e <__multiply+0x9a>
 8017044:	2e00      	cmp	r6, #0
 8017046:	dd03      	ble.n	8017050 <__multiply+0x8c>
 8017048:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801704c:	2b00      	cmp	r3, #0
 801704e:	d055      	beq.n	80170fc <__multiply+0x138>
 8017050:	6106      	str	r6, [r0, #16]
 8017052:	b005      	add	sp, #20
 8017054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017058:	f843 2b04 	str.w	r2, [r3], #4
 801705c:	e7d9      	b.n	8017012 <__multiply+0x4e>
 801705e:	f8b1 a000 	ldrh.w	sl, [r1]
 8017062:	f1ba 0f00 	cmp.w	sl, #0
 8017066:	d01f      	beq.n	80170a8 <__multiply+0xe4>
 8017068:	46c4      	mov	ip, r8
 801706a:	46a1      	mov	r9, r4
 801706c:	2700      	movs	r7, #0
 801706e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8017072:	f8d9 3000 	ldr.w	r3, [r9]
 8017076:	fa1f fb82 	uxth.w	fp, r2
 801707a:	b29b      	uxth	r3, r3
 801707c:	fb0a 330b 	mla	r3, sl, fp, r3
 8017080:	443b      	add	r3, r7
 8017082:	f8d9 7000 	ldr.w	r7, [r9]
 8017086:	0c12      	lsrs	r2, r2, #16
 8017088:	0c3f      	lsrs	r7, r7, #16
 801708a:	fb0a 7202 	mla	r2, sl, r2, r7
 801708e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8017092:	b29b      	uxth	r3, r3
 8017094:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017098:	4565      	cmp	r5, ip
 801709a:	f849 3b04 	str.w	r3, [r9], #4
 801709e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80170a2:	d8e4      	bhi.n	801706e <__multiply+0xaa>
 80170a4:	9b01      	ldr	r3, [sp, #4]
 80170a6:	50e7      	str	r7, [r4, r3]
 80170a8:	9b03      	ldr	r3, [sp, #12]
 80170aa:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80170ae:	3104      	adds	r1, #4
 80170b0:	f1b9 0f00 	cmp.w	r9, #0
 80170b4:	d020      	beq.n	80170f8 <__multiply+0x134>
 80170b6:	6823      	ldr	r3, [r4, #0]
 80170b8:	4647      	mov	r7, r8
 80170ba:	46a4      	mov	ip, r4
 80170bc:	f04f 0a00 	mov.w	sl, #0
 80170c0:	f8b7 b000 	ldrh.w	fp, [r7]
 80170c4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80170c8:	fb09 220b 	mla	r2, r9, fp, r2
 80170cc:	4452      	add	r2, sl
 80170ce:	b29b      	uxth	r3, r3
 80170d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80170d4:	f84c 3b04 	str.w	r3, [ip], #4
 80170d8:	f857 3b04 	ldr.w	r3, [r7], #4
 80170dc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80170e0:	f8bc 3000 	ldrh.w	r3, [ip]
 80170e4:	fb09 330a 	mla	r3, r9, sl, r3
 80170e8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80170ec:	42bd      	cmp	r5, r7
 80170ee:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80170f2:	d8e5      	bhi.n	80170c0 <__multiply+0xfc>
 80170f4:	9a01      	ldr	r2, [sp, #4]
 80170f6:	50a3      	str	r3, [r4, r2]
 80170f8:	3404      	adds	r4, #4
 80170fa:	e79f      	b.n	801703c <__multiply+0x78>
 80170fc:	3e01      	subs	r6, #1
 80170fe:	e7a1      	b.n	8017044 <__multiply+0x80>
 8017100:	0801aff2 	.word	0x0801aff2
 8017104:	0801b003 	.word	0x0801b003

08017108 <__pow5mult>:
 8017108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801710c:	4615      	mov	r5, r2
 801710e:	f012 0203 	ands.w	r2, r2, #3
 8017112:	4607      	mov	r7, r0
 8017114:	460e      	mov	r6, r1
 8017116:	d007      	beq.n	8017128 <__pow5mult+0x20>
 8017118:	4c25      	ldr	r4, [pc, #148]	@ (80171b0 <__pow5mult+0xa8>)
 801711a:	3a01      	subs	r2, #1
 801711c:	2300      	movs	r3, #0
 801711e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8017122:	f7ff fea7 	bl	8016e74 <__multadd>
 8017126:	4606      	mov	r6, r0
 8017128:	10ad      	asrs	r5, r5, #2
 801712a:	d03d      	beq.n	80171a8 <__pow5mult+0xa0>
 801712c:	69fc      	ldr	r4, [r7, #28]
 801712e:	b97c      	cbnz	r4, 8017150 <__pow5mult+0x48>
 8017130:	2010      	movs	r0, #16
 8017132:	f7ff fd87 	bl	8016c44 <malloc>
 8017136:	4602      	mov	r2, r0
 8017138:	61f8      	str	r0, [r7, #28]
 801713a:	b928      	cbnz	r0, 8017148 <__pow5mult+0x40>
 801713c:	4b1d      	ldr	r3, [pc, #116]	@ (80171b4 <__pow5mult+0xac>)
 801713e:	481e      	ldr	r0, [pc, #120]	@ (80171b8 <__pow5mult+0xb0>)
 8017140:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8017144:	f7fe febc 	bl	8015ec0 <__assert_func>
 8017148:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801714c:	6004      	str	r4, [r0, #0]
 801714e:	60c4      	str	r4, [r0, #12]
 8017150:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8017154:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017158:	b94c      	cbnz	r4, 801716e <__pow5mult+0x66>
 801715a:	f240 2171 	movw	r1, #625	@ 0x271
 801715e:	4638      	mov	r0, r7
 8017160:	f7ff ff1a 	bl	8016f98 <__i2b>
 8017164:	2300      	movs	r3, #0
 8017166:	f8c8 0008 	str.w	r0, [r8, #8]
 801716a:	4604      	mov	r4, r0
 801716c:	6003      	str	r3, [r0, #0]
 801716e:	f04f 0900 	mov.w	r9, #0
 8017172:	07eb      	lsls	r3, r5, #31
 8017174:	d50a      	bpl.n	801718c <__pow5mult+0x84>
 8017176:	4631      	mov	r1, r6
 8017178:	4622      	mov	r2, r4
 801717a:	4638      	mov	r0, r7
 801717c:	f7ff ff22 	bl	8016fc4 <__multiply>
 8017180:	4631      	mov	r1, r6
 8017182:	4680      	mov	r8, r0
 8017184:	4638      	mov	r0, r7
 8017186:	f7ff fe53 	bl	8016e30 <_Bfree>
 801718a:	4646      	mov	r6, r8
 801718c:	106d      	asrs	r5, r5, #1
 801718e:	d00b      	beq.n	80171a8 <__pow5mult+0xa0>
 8017190:	6820      	ldr	r0, [r4, #0]
 8017192:	b938      	cbnz	r0, 80171a4 <__pow5mult+0x9c>
 8017194:	4622      	mov	r2, r4
 8017196:	4621      	mov	r1, r4
 8017198:	4638      	mov	r0, r7
 801719a:	f7ff ff13 	bl	8016fc4 <__multiply>
 801719e:	6020      	str	r0, [r4, #0]
 80171a0:	f8c0 9000 	str.w	r9, [r0]
 80171a4:	4604      	mov	r4, r0
 80171a6:	e7e4      	b.n	8017172 <__pow5mult+0x6a>
 80171a8:	4630      	mov	r0, r6
 80171aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80171ae:	bf00      	nop
 80171b0:	0801b178 	.word	0x0801b178
 80171b4:	0801aeae 	.word	0x0801aeae
 80171b8:	0801b003 	.word	0x0801b003

080171bc <__lshift>:
 80171bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80171c0:	460c      	mov	r4, r1
 80171c2:	6849      	ldr	r1, [r1, #4]
 80171c4:	6923      	ldr	r3, [r4, #16]
 80171c6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80171ca:	68a3      	ldr	r3, [r4, #8]
 80171cc:	4607      	mov	r7, r0
 80171ce:	4691      	mov	r9, r2
 80171d0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80171d4:	f108 0601 	add.w	r6, r8, #1
 80171d8:	42b3      	cmp	r3, r6
 80171da:	db0b      	blt.n	80171f4 <__lshift+0x38>
 80171dc:	4638      	mov	r0, r7
 80171de:	f7ff fde7 	bl	8016db0 <_Balloc>
 80171e2:	4605      	mov	r5, r0
 80171e4:	b948      	cbnz	r0, 80171fa <__lshift+0x3e>
 80171e6:	4602      	mov	r2, r0
 80171e8:	4b28      	ldr	r3, [pc, #160]	@ (801728c <__lshift+0xd0>)
 80171ea:	4829      	ldr	r0, [pc, #164]	@ (8017290 <__lshift+0xd4>)
 80171ec:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80171f0:	f7fe fe66 	bl	8015ec0 <__assert_func>
 80171f4:	3101      	adds	r1, #1
 80171f6:	005b      	lsls	r3, r3, #1
 80171f8:	e7ee      	b.n	80171d8 <__lshift+0x1c>
 80171fa:	2300      	movs	r3, #0
 80171fc:	f100 0114 	add.w	r1, r0, #20
 8017200:	f100 0210 	add.w	r2, r0, #16
 8017204:	4618      	mov	r0, r3
 8017206:	4553      	cmp	r3, sl
 8017208:	db33      	blt.n	8017272 <__lshift+0xb6>
 801720a:	6920      	ldr	r0, [r4, #16]
 801720c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017210:	f104 0314 	add.w	r3, r4, #20
 8017214:	f019 091f 	ands.w	r9, r9, #31
 8017218:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801721c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017220:	d02b      	beq.n	801727a <__lshift+0xbe>
 8017222:	f1c9 0e20 	rsb	lr, r9, #32
 8017226:	468a      	mov	sl, r1
 8017228:	2200      	movs	r2, #0
 801722a:	6818      	ldr	r0, [r3, #0]
 801722c:	fa00 f009 	lsl.w	r0, r0, r9
 8017230:	4310      	orrs	r0, r2
 8017232:	f84a 0b04 	str.w	r0, [sl], #4
 8017236:	f853 2b04 	ldr.w	r2, [r3], #4
 801723a:	459c      	cmp	ip, r3
 801723c:	fa22 f20e 	lsr.w	r2, r2, lr
 8017240:	d8f3      	bhi.n	801722a <__lshift+0x6e>
 8017242:	ebac 0304 	sub.w	r3, ip, r4
 8017246:	3b15      	subs	r3, #21
 8017248:	f023 0303 	bic.w	r3, r3, #3
 801724c:	3304      	adds	r3, #4
 801724e:	f104 0015 	add.w	r0, r4, #21
 8017252:	4560      	cmp	r0, ip
 8017254:	bf88      	it	hi
 8017256:	2304      	movhi	r3, #4
 8017258:	50ca      	str	r2, [r1, r3]
 801725a:	b10a      	cbz	r2, 8017260 <__lshift+0xa4>
 801725c:	f108 0602 	add.w	r6, r8, #2
 8017260:	3e01      	subs	r6, #1
 8017262:	4638      	mov	r0, r7
 8017264:	612e      	str	r6, [r5, #16]
 8017266:	4621      	mov	r1, r4
 8017268:	f7ff fde2 	bl	8016e30 <_Bfree>
 801726c:	4628      	mov	r0, r5
 801726e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017272:	f842 0f04 	str.w	r0, [r2, #4]!
 8017276:	3301      	adds	r3, #1
 8017278:	e7c5      	b.n	8017206 <__lshift+0x4a>
 801727a:	3904      	subs	r1, #4
 801727c:	f853 2b04 	ldr.w	r2, [r3], #4
 8017280:	f841 2f04 	str.w	r2, [r1, #4]!
 8017284:	459c      	cmp	ip, r3
 8017286:	d8f9      	bhi.n	801727c <__lshift+0xc0>
 8017288:	e7ea      	b.n	8017260 <__lshift+0xa4>
 801728a:	bf00      	nop
 801728c:	0801aff2 	.word	0x0801aff2
 8017290:	0801b003 	.word	0x0801b003

08017294 <__mcmp>:
 8017294:	690a      	ldr	r2, [r1, #16]
 8017296:	4603      	mov	r3, r0
 8017298:	6900      	ldr	r0, [r0, #16]
 801729a:	1a80      	subs	r0, r0, r2
 801729c:	b530      	push	{r4, r5, lr}
 801729e:	d10e      	bne.n	80172be <__mcmp+0x2a>
 80172a0:	3314      	adds	r3, #20
 80172a2:	3114      	adds	r1, #20
 80172a4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80172a8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80172ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80172b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80172b4:	4295      	cmp	r5, r2
 80172b6:	d003      	beq.n	80172c0 <__mcmp+0x2c>
 80172b8:	d205      	bcs.n	80172c6 <__mcmp+0x32>
 80172ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80172be:	bd30      	pop	{r4, r5, pc}
 80172c0:	42a3      	cmp	r3, r4
 80172c2:	d3f3      	bcc.n	80172ac <__mcmp+0x18>
 80172c4:	e7fb      	b.n	80172be <__mcmp+0x2a>
 80172c6:	2001      	movs	r0, #1
 80172c8:	e7f9      	b.n	80172be <__mcmp+0x2a>
	...

080172cc <__mdiff>:
 80172cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80172d0:	4689      	mov	r9, r1
 80172d2:	4606      	mov	r6, r0
 80172d4:	4611      	mov	r1, r2
 80172d6:	4648      	mov	r0, r9
 80172d8:	4614      	mov	r4, r2
 80172da:	f7ff ffdb 	bl	8017294 <__mcmp>
 80172de:	1e05      	subs	r5, r0, #0
 80172e0:	d112      	bne.n	8017308 <__mdiff+0x3c>
 80172e2:	4629      	mov	r1, r5
 80172e4:	4630      	mov	r0, r6
 80172e6:	f7ff fd63 	bl	8016db0 <_Balloc>
 80172ea:	4602      	mov	r2, r0
 80172ec:	b928      	cbnz	r0, 80172fa <__mdiff+0x2e>
 80172ee:	4b3f      	ldr	r3, [pc, #252]	@ (80173ec <__mdiff+0x120>)
 80172f0:	f240 2137 	movw	r1, #567	@ 0x237
 80172f4:	483e      	ldr	r0, [pc, #248]	@ (80173f0 <__mdiff+0x124>)
 80172f6:	f7fe fde3 	bl	8015ec0 <__assert_func>
 80172fa:	2301      	movs	r3, #1
 80172fc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017300:	4610      	mov	r0, r2
 8017302:	b003      	add	sp, #12
 8017304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017308:	bfbc      	itt	lt
 801730a:	464b      	movlt	r3, r9
 801730c:	46a1      	movlt	r9, r4
 801730e:	4630      	mov	r0, r6
 8017310:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8017314:	bfba      	itte	lt
 8017316:	461c      	movlt	r4, r3
 8017318:	2501      	movlt	r5, #1
 801731a:	2500      	movge	r5, #0
 801731c:	f7ff fd48 	bl	8016db0 <_Balloc>
 8017320:	4602      	mov	r2, r0
 8017322:	b918      	cbnz	r0, 801732c <__mdiff+0x60>
 8017324:	4b31      	ldr	r3, [pc, #196]	@ (80173ec <__mdiff+0x120>)
 8017326:	f240 2145 	movw	r1, #581	@ 0x245
 801732a:	e7e3      	b.n	80172f4 <__mdiff+0x28>
 801732c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8017330:	6926      	ldr	r6, [r4, #16]
 8017332:	60c5      	str	r5, [r0, #12]
 8017334:	f109 0310 	add.w	r3, r9, #16
 8017338:	f109 0514 	add.w	r5, r9, #20
 801733c:	f104 0e14 	add.w	lr, r4, #20
 8017340:	f100 0b14 	add.w	fp, r0, #20
 8017344:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8017348:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801734c:	9301      	str	r3, [sp, #4]
 801734e:	46d9      	mov	r9, fp
 8017350:	f04f 0c00 	mov.w	ip, #0
 8017354:	9b01      	ldr	r3, [sp, #4]
 8017356:	f85e 0b04 	ldr.w	r0, [lr], #4
 801735a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801735e:	9301      	str	r3, [sp, #4]
 8017360:	fa1f f38a 	uxth.w	r3, sl
 8017364:	4619      	mov	r1, r3
 8017366:	b283      	uxth	r3, r0
 8017368:	1acb      	subs	r3, r1, r3
 801736a:	0c00      	lsrs	r0, r0, #16
 801736c:	4463      	add	r3, ip
 801736e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8017372:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8017376:	b29b      	uxth	r3, r3
 8017378:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801737c:	4576      	cmp	r6, lr
 801737e:	f849 3b04 	str.w	r3, [r9], #4
 8017382:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017386:	d8e5      	bhi.n	8017354 <__mdiff+0x88>
 8017388:	1b33      	subs	r3, r6, r4
 801738a:	3b15      	subs	r3, #21
 801738c:	f023 0303 	bic.w	r3, r3, #3
 8017390:	3415      	adds	r4, #21
 8017392:	3304      	adds	r3, #4
 8017394:	42a6      	cmp	r6, r4
 8017396:	bf38      	it	cc
 8017398:	2304      	movcc	r3, #4
 801739a:	441d      	add	r5, r3
 801739c:	445b      	add	r3, fp
 801739e:	461e      	mov	r6, r3
 80173a0:	462c      	mov	r4, r5
 80173a2:	4544      	cmp	r4, r8
 80173a4:	d30e      	bcc.n	80173c4 <__mdiff+0xf8>
 80173a6:	f108 0103 	add.w	r1, r8, #3
 80173aa:	1b49      	subs	r1, r1, r5
 80173ac:	f021 0103 	bic.w	r1, r1, #3
 80173b0:	3d03      	subs	r5, #3
 80173b2:	45a8      	cmp	r8, r5
 80173b4:	bf38      	it	cc
 80173b6:	2100      	movcc	r1, #0
 80173b8:	440b      	add	r3, r1
 80173ba:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80173be:	b191      	cbz	r1, 80173e6 <__mdiff+0x11a>
 80173c0:	6117      	str	r7, [r2, #16]
 80173c2:	e79d      	b.n	8017300 <__mdiff+0x34>
 80173c4:	f854 1b04 	ldr.w	r1, [r4], #4
 80173c8:	46e6      	mov	lr, ip
 80173ca:	0c08      	lsrs	r0, r1, #16
 80173cc:	fa1c fc81 	uxtah	ip, ip, r1
 80173d0:	4471      	add	r1, lr
 80173d2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80173d6:	b289      	uxth	r1, r1
 80173d8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80173dc:	f846 1b04 	str.w	r1, [r6], #4
 80173e0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80173e4:	e7dd      	b.n	80173a2 <__mdiff+0xd6>
 80173e6:	3f01      	subs	r7, #1
 80173e8:	e7e7      	b.n	80173ba <__mdiff+0xee>
 80173ea:	bf00      	nop
 80173ec:	0801aff2 	.word	0x0801aff2
 80173f0:	0801b003 	.word	0x0801b003

080173f4 <__d2b>:
 80173f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80173f8:	460f      	mov	r7, r1
 80173fa:	2101      	movs	r1, #1
 80173fc:	ec59 8b10 	vmov	r8, r9, d0
 8017400:	4616      	mov	r6, r2
 8017402:	f7ff fcd5 	bl	8016db0 <_Balloc>
 8017406:	4604      	mov	r4, r0
 8017408:	b930      	cbnz	r0, 8017418 <__d2b+0x24>
 801740a:	4602      	mov	r2, r0
 801740c:	4b23      	ldr	r3, [pc, #140]	@ (801749c <__d2b+0xa8>)
 801740e:	4824      	ldr	r0, [pc, #144]	@ (80174a0 <__d2b+0xac>)
 8017410:	f240 310f 	movw	r1, #783	@ 0x30f
 8017414:	f7fe fd54 	bl	8015ec0 <__assert_func>
 8017418:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801741c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017420:	b10d      	cbz	r5, 8017426 <__d2b+0x32>
 8017422:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8017426:	9301      	str	r3, [sp, #4]
 8017428:	f1b8 0300 	subs.w	r3, r8, #0
 801742c:	d023      	beq.n	8017476 <__d2b+0x82>
 801742e:	4668      	mov	r0, sp
 8017430:	9300      	str	r3, [sp, #0]
 8017432:	f7ff fd84 	bl	8016f3e <__lo0bits>
 8017436:	e9dd 1200 	ldrd	r1, r2, [sp]
 801743a:	b1d0      	cbz	r0, 8017472 <__d2b+0x7e>
 801743c:	f1c0 0320 	rsb	r3, r0, #32
 8017440:	fa02 f303 	lsl.w	r3, r2, r3
 8017444:	430b      	orrs	r3, r1
 8017446:	40c2      	lsrs	r2, r0
 8017448:	6163      	str	r3, [r4, #20]
 801744a:	9201      	str	r2, [sp, #4]
 801744c:	9b01      	ldr	r3, [sp, #4]
 801744e:	61a3      	str	r3, [r4, #24]
 8017450:	2b00      	cmp	r3, #0
 8017452:	bf0c      	ite	eq
 8017454:	2201      	moveq	r2, #1
 8017456:	2202      	movne	r2, #2
 8017458:	6122      	str	r2, [r4, #16]
 801745a:	b1a5      	cbz	r5, 8017486 <__d2b+0x92>
 801745c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8017460:	4405      	add	r5, r0
 8017462:	603d      	str	r5, [r7, #0]
 8017464:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8017468:	6030      	str	r0, [r6, #0]
 801746a:	4620      	mov	r0, r4
 801746c:	b003      	add	sp, #12
 801746e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017472:	6161      	str	r1, [r4, #20]
 8017474:	e7ea      	b.n	801744c <__d2b+0x58>
 8017476:	a801      	add	r0, sp, #4
 8017478:	f7ff fd61 	bl	8016f3e <__lo0bits>
 801747c:	9b01      	ldr	r3, [sp, #4]
 801747e:	6163      	str	r3, [r4, #20]
 8017480:	3020      	adds	r0, #32
 8017482:	2201      	movs	r2, #1
 8017484:	e7e8      	b.n	8017458 <__d2b+0x64>
 8017486:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801748a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801748e:	6038      	str	r0, [r7, #0]
 8017490:	6918      	ldr	r0, [r3, #16]
 8017492:	f7ff fd35 	bl	8016f00 <__hi0bits>
 8017496:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801749a:	e7e5      	b.n	8017468 <__d2b+0x74>
 801749c:	0801aff2 	.word	0x0801aff2
 80174a0:	0801b003 	.word	0x0801b003

080174a4 <__sfputc_r>:
 80174a4:	6893      	ldr	r3, [r2, #8]
 80174a6:	3b01      	subs	r3, #1
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	b410      	push	{r4}
 80174ac:	6093      	str	r3, [r2, #8]
 80174ae:	da08      	bge.n	80174c2 <__sfputc_r+0x1e>
 80174b0:	6994      	ldr	r4, [r2, #24]
 80174b2:	42a3      	cmp	r3, r4
 80174b4:	db01      	blt.n	80174ba <__sfputc_r+0x16>
 80174b6:	290a      	cmp	r1, #10
 80174b8:	d103      	bne.n	80174c2 <__sfputc_r+0x1e>
 80174ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80174be:	f7fe bbd2 	b.w	8015c66 <__swbuf_r>
 80174c2:	6813      	ldr	r3, [r2, #0]
 80174c4:	1c58      	adds	r0, r3, #1
 80174c6:	6010      	str	r0, [r2, #0]
 80174c8:	7019      	strb	r1, [r3, #0]
 80174ca:	4608      	mov	r0, r1
 80174cc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80174d0:	4770      	bx	lr

080174d2 <__sfputs_r>:
 80174d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80174d4:	4606      	mov	r6, r0
 80174d6:	460f      	mov	r7, r1
 80174d8:	4614      	mov	r4, r2
 80174da:	18d5      	adds	r5, r2, r3
 80174dc:	42ac      	cmp	r4, r5
 80174de:	d101      	bne.n	80174e4 <__sfputs_r+0x12>
 80174e0:	2000      	movs	r0, #0
 80174e2:	e007      	b.n	80174f4 <__sfputs_r+0x22>
 80174e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80174e8:	463a      	mov	r2, r7
 80174ea:	4630      	mov	r0, r6
 80174ec:	f7ff ffda 	bl	80174a4 <__sfputc_r>
 80174f0:	1c43      	adds	r3, r0, #1
 80174f2:	d1f3      	bne.n	80174dc <__sfputs_r+0xa>
 80174f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080174f8 <_vfiprintf_r>:
 80174f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80174fc:	460d      	mov	r5, r1
 80174fe:	b09d      	sub	sp, #116	@ 0x74
 8017500:	4614      	mov	r4, r2
 8017502:	4698      	mov	r8, r3
 8017504:	4606      	mov	r6, r0
 8017506:	b118      	cbz	r0, 8017510 <_vfiprintf_r+0x18>
 8017508:	6a03      	ldr	r3, [r0, #32]
 801750a:	b90b      	cbnz	r3, 8017510 <_vfiprintf_r+0x18>
 801750c:	f7fe fac2 	bl	8015a94 <__sinit>
 8017510:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017512:	07d9      	lsls	r1, r3, #31
 8017514:	d405      	bmi.n	8017522 <_vfiprintf_r+0x2a>
 8017516:	89ab      	ldrh	r3, [r5, #12]
 8017518:	059a      	lsls	r2, r3, #22
 801751a:	d402      	bmi.n	8017522 <_vfiprintf_r+0x2a>
 801751c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801751e:	f7fe fcbe 	bl	8015e9e <__retarget_lock_acquire_recursive>
 8017522:	89ab      	ldrh	r3, [r5, #12]
 8017524:	071b      	lsls	r3, r3, #28
 8017526:	d501      	bpl.n	801752c <_vfiprintf_r+0x34>
 8017528:	692b      	ldr	r3, [r5, #16]
 801752a:	b99b      	cbnz	r3, 8017554 <_vfiprintf_r+0x5c>
 801752c:	4629      	mov	r1, r5
 801752e:	4630      	mov	r0, r6
 8017530:	f7fe fbd8 	bl	8015ce4 <__swsetup_r>
 8017534:	b170      	cbz	r0, 8017554 <_vfiprintf_r+0x5c>
 8017536:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8017538:	07dc      	lsls	r4, r3, #31
 801753a:	d504      	bpl.n	8017546 <_vfiprintf_r+0x4e>
 801753c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017540:	b01d      	add	sp, #116	@ 0x74
 8017542:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017546:	89ab      	ldrh	r3, [r5, #12]
 8017548:	0598      	lsls	r0, r3, #22
 801754a:	d4f7      	bmi.n	801753c <_vfiprintf_r+0x44>
 801754c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801754e:	f7fe fca7 	bl	8015ea0 <__retarget_lock_release_recursive>
 8017552:	e7f3      	b.n	801753c <_vfiprintf_r+0x44>
 8017554:	2300      	movs	r3, #0
 8017556:	9309      	str	r3, [sp, #36]	@ 0x24
 8017558:	2320      	movs	r3, #32
 801755a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801755e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017562:	2330      	movs	r3, #48	@ 0x30
 8017564:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8017714 <_vfiprintf_r+0x21c>
 8017568:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801756c:	f04f 0901 	mov.w	r9, #1
 8017570:	4623      	mov	r3, r4
 8017572:	469a      	mov	sl, r3
 8017574:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017578:	b10a      	cbz	r2, 801757e <_vfiprintf_r+0x86>
 801757a:	2a25      	cmp	r2, #37	@ 0x25
 801757c:	d1f9      	bne.n	8017572 <_vfiprintf_r+0x7a>
 801757e:	ebba 0b04 	subs.w	fp, sl, r4
 8017582:	d00b      	beq.n	801759c <_vfiprintf_r+0xa4>
 8017584:	465b      	mov	r3, fp
 8017586:	4622      	mov	r2, r4
 8017588:	4629      	mov	r1, r5
 801758a:	4630      	mov	r0, r6
 801758c:	f7ff ffa1 	bl	80174d2 <__sfputs_r>
 8017590:	3001      	adds	r0, #1
 8017592:	f000 80a7 	beq.w	80176e4 <_vfiprintf_r+0x1ec>
 8017596:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8017598:	445a      	add	r2, fp
 801759a:	9209      	str	r2, [sp, #36]	@ 0x24
 801759c:	f89a 3000 	ldrb.w	r3, [sl]
 80175a0:	2b00      	cmp	r3, #0
 80175a2:	f000 809f 	beq.w	80176e4 <_vfiprintf_r+0x1ec>
 80175a6:	2300      	movs	r3, #0
 80175a8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80175ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80175b0:	f10a 0a01 	add.w	sl, sl, #1
 80175b4:	9304      	str	r3, [sp, #16]
 80175b6:	9307      	str	r3, [sp, #28]
 80175b8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80175bc:	931a      	str	r3, [sp, #104]	@ 0x68
 80175be:	4654      	mov	r4, sl
 80175c0:	2205      	movs	r2, #5
 80175c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80175c6:	4853      	ldr	r0, [pc, #332]	@ (8017714 <_vfiprintf_r+0x21c>)
 80175c8:	f7e8 fe22 	bl	8000210 <memchr>
 80175cc:	9a04      	ldr	r2, [sp, #16]
 80175ce:	b9d8      	cbnz	r0, 8017608 <_vfiprintf_r+0x110>
 80175d0:	06d1      	lsls	r1, r2, #27
 80175d2:	bf44      	itt	mi
 80175d4:	2320      	movmi	r3, #32
 80175d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80175da:	0713      	lsls	r3, r2, #28
 80175dc:	bf44      	itt	mi
 80175de:	232b      	movmi	r3, #43	@ 0x2b
 80175e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80175e4:	f89a 3000 	ldrb.w	r3, [sl]
 80175e8:	2b2a      	cmp	r3, #42	@ 0x2a
 80175ea:	d015      	beq.n	8017618 <_vfiprintf_r+0x120>
 80175ec:	9a07      	ldr	r2, [sp, #28]
 80175ee:	4654      	mov	r4, sl
 80175f0:	2000      	movs	r0, #0
 80175f2:	f04f 0c0a 	mov.w	ip, #10
 80175f6:	4621      	mov	r1, r4
 80175f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80175fc:	3b30      	subs	r3, #48	@ 0x30
 80175fe:	2b09      	cmp	r3, #9
 8017600:	d94b      	bls.n	801769a <_vfiprintf_r+0x1a2>
 8017602:	b1b0      	cbz	r0, 8017632 <_vfiprintf_r+0x13a>
 8017604:	9207      	str	r2, [sp, #28]
 8017606:	e014      	b.n	8017632 <_vfiprintf_r+0x13a>
 8017608:	eba0 0308 	sub.w	r3, r0, r8
 801760c:	fa09 f303 	lsl.w	r3, r9, r3
 8017610:	4313      	orrs	r3, r2
 8017612:	9304      	str	r3, [sp, #16]
 8017614:	46a2      	mov	sl, r4
 8017616:	e7d2      	b.n	80175be <_vfiprintf_r+0xc6>
 8017618:	9b03      	ldr	r3, [sp, #12]
 801761a:	1d19      	adds	r1, r3, #4
 801761c:	681b      	ldr	r3, [r3, #0]
 801761e:	9103      	str	r1, [sp, #12]
 8017620:	2b00      	cmp	r3, #0
 8017622:	bfbb      	ittet	lt
 8017624:	425b      	neglt	r3, r3
 8017626:	f042 0202 	orrlt.w	r2, r2, #2
 801762a:	9307      	strge	r3, [sp, #28]
 801762c:	9307      	strlt	r3, [sp, #28]
 801762e:	bfb8      	it	lt
 8017630:	9204      	strlt	r2, [sp, #16]
 8017632:	7823      	ldrb	r3, [r4, #0]
 8017634:	2b2e      	cmp	r3, #46	@ 0x2e
 8017636:	d10a      	bne.n	801764e <_vfiprintf_r+0x156>
 8017638:	7863      	ldrb	r3, [r4, #1]
 801763a:	2b2a      	cmp	r3, #42	@ 0x2a
 801763c:	d132      	bne.n	80176a4 <_vfiprintf_r+0x1ac>
 801763e:	9b03      	ldr	r3, [sp, #12]
 8017640:	1d1a      	adds	r2, r3, #4
 8017642:	681b      	ldr	r3, [r3, #0]
 8017644:	9203      	str	r2, [sp, #12]
 8017646:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801764a:	3402      	adds	r4, #2
 801764c:	9305      	str	r3, [sp, #20]
 801764e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8017724 <_vfiprintf_r+0x22c>
 8017652:	7821      	ldrb	r1, [r4, #0]
 8017654:	2203      	movs	r2, #3
 8017656:	4650      	mov	r0, sl
 8017658:	f7e8 fdda 	bl	8000210 <memchr>
 801765c:	b138      	cbz	r0, 801766e <_vfiprintf_r+0x176>
 801765e:	9b04      	ldr	r3, [sp, #16]
 8017660:	eba0 000a 	sub.w	r0, r0, sl
 8017664:	2240      	movs	r2, #64	@ 0x40
 8017666:	4082      	lsls	r2, r0
 8017668:	4313      	orrs	r3, r2
 801766a:	3401      	adds	r4, #1
 801766c:	9304      	str	r3, [sp, #16]
 801766e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017672:	4829      	ldr	r0, [pc, #164]	@ (8017718 <_vfiprintf_r+0x220>)
 8017674:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8017678:	2206      	movs	r2, #6
 801767a:	f7e8 fdc9 	bl	8000210 <memchr>
 801767e:	2800      	cmp	r0, #0
 8017680:	d03f      	beq.n	8017702 <_vfiprintf_r+0x20a>
 8017682:	4b26      	ldr	r3, [pc, #152]	@ (801771c <_vfiprintf_r+0x224>)
 8017684:	bb1b      	cbnz	r3, 80176ce <_vfiprintf_r+0x1d6>
 8017686:	9b03      	ldr	r3, [sp, #12]
 8017688:	3307      	adds	r3, #7
 801768a:	f023 0307 	bic.w	r3, r3, #7
 801768e:	3308      	adds	r3, #8
 8017690:	9303      	str	r3, [sp, #12]
 8017692:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017694:	443b      	add	r3, r7
 8017696:	9309      	str	r3, [sp, #36]	@ 0x24
 8017698:	e76a      	b.n	8017570 <_vfiprintf_r+0x78>
 801769a:	fb0c 3202 	mla	r2, ip, r2, r3
 801769e:	460c      	mov	r4, r1
 80176a0:	2001      	movs	r0, #1
 80176a2:	e7a8      	b.n	80175f6 <_vfiprintf_r+0xfe>
 80176a4:	2300      	movs	r3, #0
 80176a6:	3401      	adds	r4, #1
 80176a8:	9305      	str	r3, [sp, #20]
 80176aa:	4619      	mov	r1, r3
 80176ac:	f04f 0c0a 	mov.w	ip, #10
 80176b0:	4620      	mov	r0, r4
 80176b2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80176b6:	3a30      	subs	r2, #48	@ 0x30
 80176b8:	2a09      	cmp	r2, #9
 80176ba:	d903      	bls.n	80176c4 <_vfiprintf_r+0x1cc>
 80176bc:	2b00      	cmp	r3, #0
 80176be:	d0c6      	beq.n	801764e <_vfiprintf_r+0x156>
 80176c0:	9105      	str	r1, [sp, #20]
 80176c2:	e7c4      	b.n	801764e <_vfiprintf_r+0x156>
 80176c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80176c8:	4604      	mov	r4, r0
 80176ca:	2301      	movs	r3, #1
 80176cc:	e7f0      	b.n	80176b0 <_vfiprintf_r+0x1b8>
 80176ce:	ab03      	add	r3, sp, #12
 80176d0:	9300      	str	r3, [sp, #0]
 80176d2:	462a      	mov	r2, r5
 80176d4:	4b12      	ldr	r3, [pc, #72]	@ (8017720 <_vfiprintf_r+0x228>)
 80176d6:	a904      	add	r1, sp, #16
 80176d8:	4630      	mov	r0, r6
 80176da:	f7fd fd99 	bl	8015210 <_printf_float>
 80176de:	4607      	mov	r7, r0
 80176e0:	1c78      	adds	r0, r7, #1
 80176e2:	d1d6      	bne.n	8017692 <_vfiprintf_r+0x19a>
 80176e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80176e6:	07d9      	lsls	r1, r3, #31
 80176e8:	d405      	bmi.n	80176f6 <_vfiprintf_r+0x1fe>
 80176ea:	89ab      	ldrh	r3, [r5, #12]
 80176ec:	059a      	lsls	r2, r3, #22
 80176ee:	d402      	bmi.n	80176f6 <_vfiprintf_r+0x1fe>
 80176f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80176f2:	f7fe fbd5 	bl	8015ea0 <__retarget_lock_release_recursive>
 80176f6:	89ab      	ldrh	r3, [r5, #12]
 80176f8:	065b      	lsls	r3, r3, #25
 80176fa:	f53f af1f 	bmi.w	801753c <_vfiprintf_r+0x44>
 80176fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8017700:	e71e      	b.n	8017540 <_vfiprintf_r+0x48>
 8017702:	ab03      	add	r3, sp, #12
 8017704:	9300      	str	r3, [sp, #0]
 8017706:	462a      	mov	r2, r5
 8017708:	4b05      	ldr	r3, [pc, #20]	@ (8017720 <_vfiprintf_r+0x228>)
 801770a:	a904      	add	r1, sp, #16
 801770c:	4630      	mov	r0, r6
 801770e:	f7fe f817 	bl	8015740 <_printf_i>
 8017712:	e7e4      	b.n	80176de <_vfiprintf_r+0x1e6>
 8017714:	0801b05c 	.word	0x0801b05c
 8017718:	0801b066 	.word	0x0801b066
 801771c:	08015211 	.word	0x08015211
 8017720:	080174d3 	.word	0x080174d3
 8017724:	0801b062 	.word	0x0801b062

08017728 <__sflush_r>:
 8017728:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801772c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017730:	0716      	lsls	r6, r2, #28
 8017732:	4605      	mov	r5, r0
 8017734:	460c      	mov	r4, r1
 8017736:	d454      	bmi.n	80177e2 <__sflush_r+0xba>
 8017738:	684b      	ldr	r3, [r1, #4]
 801773a:	2b00      	cmp	r3, #0
 801773c:	dc02      	bgt.n	8017744 <__sflush_r+0x1c>
 801773e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8017740:	2b00      	cmp	r3, #0
 8017742:	dd48      	ble.n	80177d6 <__sflush_r+0xae>
 8017744:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017746:	2e00      	cmp	r6, #0
 8017748:	d045      	beq.n	80177d6 <__sflush_r+0xae>
 801774a:	2300      	movs	r3, #0
 801774c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8017750:	682f      	ldr	r7, [r5, #0]
 8017752:	6a21      	ldr	r1, [r4, #32]
 8017754:	602b      	str	r3, [r5, #0]
 8017756:	d030      	beq.n	80177ba <__sflush_r+0x92>
 8017758:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801775a:	89a3      	ldrh	r3, [r4, #12]
 801775c:	0759      	lsls	r1, r3, #29
 801775e:	d505      	bpl.n	801776c <__sflush_r+0x44>
 8017760:	6863      	ldr	r3, [r4, #4]
 8017762:	1ad2      	subs	r2, r2, r3
 8017764:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8017766:	b10b      	cbz	r3, 801776c <__sflush_r+0x44>
 8017768:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801776a:	1ad2      	subs	r2, r2, r3
 801776c:	2300      	movs	r3, #0
 801776e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8017770:	6a21      	ldr	r1, [r4, #32]
 8017772:	4628      	mov	r0, r5
 8017774:	47b0      	blx	r6
 8017776:	1c43      	adds	r3, r0, #1
 8017778:	89a3      	ldrh	r3, [r4, #12]
 801777a:	d106      	bne.n	801778a <__sflush_r+0x62>
 801777c:	6829      	ldr	r1, [r5, #0]
 801777e:	291d      	cmp	r1, #29
 8017780:	d82b      	bhi.n	80177da <__sflush_r+0xb2>
 8017782:	4a2a      	ldr	r2, [pc, #168]	@ (801782c <__sflush_r+0x104>)
 8017784:	40ca      	lsrs	r2, r1
 8017786:	07d6      	lsls	r6, r2, #31
 8017788:	d527      	bpl.n	80177da <__sflush_r+0xb2>
 801778a:	2200      	movs	r2, #0
 801778c:	6062      	str	r2, [r4, #4]
 801778e:	04d9      	lsls	r1, r3, #19
 8017790:	6922      	ldr	r2, [r4, #16]
 8017792:	6022      	str	r2, [r4, #0]
 8017794:	d504      	bpl.n	80177a0 <__sflush_r+0x78>
 8017796:	1c42      	adds	r2, r0, #1
 8017798:	d101      	bne.n	801779e <__sflush_r+0x76>
 801779a:	682b      	ldr	r3, [r5, #0]
 801779c:	b903      	cbnz	r3, 80177a0 <__sflush_r+0x78>
 801779e:	6560      	str	r0, [r4, #84]	@ 0x54
 80177a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80177a2:	602f      	str	r7, [r5, #0]
 80177a4:	b1b9      	cbz	r1, 80177d6 <__sflush_r+0xae>
 80177a6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80177aa:	4299      	cmp	r1, r3
 80177ac:	d002      	beq.n	80177b4 <__sflush_r+0x8c>
 80177ae:	4628      	mov	r0, r5
 80177b0:	f7ff f9fe 	bl	8016bb0 <_free_r>
 80177b4:	2300      	movs	r3, #0
 80177b6:	6363      	str	r3, [r4, #52]	@ 0x34
 80177b8:	e00d      	b.n	80177d6 <__sflush_r+0xae>
 80177ba:	2301      	movs	r3, #1
 80177bc:	4628      	mov	r0, r5
 80177be:	47b0      	blx	r6
 80177c0:	4602      	mov	r2, r0
 80177c2:	1c50      	adds	r0, r2, #1
 80177c4:	d1c9      	bne.n	801775a <__sflush_r+0x32>
 80177c6:	682b      	ldr	r3, [r5, #0]
 80177c8:	2b00      	cmp	r3, #0
 80177ca:	d0c6      	beq.n	801775a <__sflush_r+0x32>
 80177cc:	2b1d      	cmp	r3, #29
 80177ce:	d001      	beq.n	80177d4 <__sflush_r+0xac>
 80177d0:	2b16      	cmp	r3, #22
 80177d2:	d11e      	bne.n	8017812 <__sflush_r+0xea>
 80177d4:	602f      	str	r7, [r5, #0]
 80177d6:	2000      	movs	r0, #0
 80177d8:	e022      	b.n	8017820 <__sflush_r+0xf8>
 80177da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80177de:	b21b      	sxth	r3, r3
 80177e0:	e01b      	b.n	801781a <__sflush_r+0xf2>
 80177e2:	690f      	ldr	r7, [r1, #16]
 80177e4:	2f00      	cmp	r7, #0
 80177e6:	d0f6      	beq.n	80177d6 <__sflush_r+0xae>
 80177e8:	0793      	lsls	r3, r2, #30
 80177ea:	680e      	ldr	r6, [r1, #0]
 80177ec:	bf08      	it	eq
 80177ee:	694b      	ldreq	r3, [r1, #20]
 80177f0:	600f      	str	r7, [r1, #0]
 80177f2:	bf18      	it	ne
 80177f4:	2300      	movne	r3, #0
 80177f6:	eba6 0807 	sub.w	r8, r6, r7
 80177fa:	608b      	str	r3, [r1, #8]
 80177fc:	f1b8 0f00 	cmp.w	r8, #0
 8017800:	dde9      	ble.n	80177d6 <__sflush_r+0xae>
 8017802:	6a21      	ldr	r1, [r4, #32]
 8017804:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8017806:	4643      	mov	r3, r8
 8017808:	463a      	mov	r2, r7
 801780a:	4628      	mov	r0, r5
 801780c:	47b0      	blx	r6
 801780e:	2800      	cmp	r0, #0
 8017810:	dc08      	bgt.n	8017824 <__sflush_r+0xfc>
 8017812:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801781a:	81a3      	strh	r3, [r4, #12]
 801781c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017824:	4407      	add	r7, r0
 8017826:	eba8 0800 	sub.w	r8, r8, r0
 801782a:	e7e7      	b.n	80177fc <__sflush_r+0xd4>
 801782c:	20400001 	.word	0x20400001

08017830 <_fflush_r>:
 8017830:	b538      	push	{r3, r4, r5, lr}
 8017832:	690b      	ldr	r3, [r1, #16]
 8017834:	4605      	mov	r5, r0
 8017836:	460c      	mov	r4, r1
 8017838:	b913      	cbnz	r3, 8017840 <_fflush_r+0x10>
 801783a:	2500      	movs	r5, #0
 801783c:	4628      	mov	r0, r5
 801783e:	bd38      	pop	{r3, r4, r5, pc}
 8017840:	b118      	cbz	r0, 801784a <_fflush_r+0x1a>
 8017842:	6a03      	ldr	r3, [r0, #32]
 8017844:	b90b      	cbnz	r3, 801784a <_fflush_r+0x1a>
 8017846:	f7fe f925 	bl	8015a94 <__sinit>
 801784a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801784e:	2b00      	cmp	r3, #0
 8017850:	d0f3      	beq.n	801783a <_fflush_r+0xa>
 8017852:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8017854:	07d0      	lsls	r0, r2, #31
 8017856:	d404      	bmi.n	8017862 <_fflush_r+0x32>
 8017858:	0599      	lsls	r1, r3, #22
 801785a:	d402      	bmi.n	8017862 <_fflush_r+0x32>
 801785c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801785e:	f7fe fb1e 	bl	8015e9e <__retarget_lock_acquire_recursive>
 8017862:	4628      	mov	r0, r5
 8017864:	4621      	mov	r1, r4
 8017866:	f7ff ff5f 	bl	8017728 <__sflush_r>
 801786a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801786c:	07da      	lsls	r2, r3, #31
 801786e:	4605      	mov	r5, r0
 8017870:	d4e4      	bmi.n	801783c <_fflush_r+0xc>
 8017872:	89a3      	ldrh	r3, [r4, #12]
 8017874:	059b      	lsls	r3, r3, #22
 8017876:	d4e1      	bmi.n	801783c <_fflush_r+0xc>
 8017878:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801787a:	f7fe fb11 	bl	8015ea0 <__retarget_lock_release_recursive>
 801787e:	e7dd      	b.n	801783c <_fflush_r+0xc>

08017880 <fiprintf>:
 8017880:	b40e      	push	{r1, r2, r3}
 8017882:	b503      	push	{r0, r1, lr}
 8017884:	4601      	mov	r1, r0
 8017886:	ab03      	add	r3, sp, #12
 8017888:	4805      	ldr	r0, [pc, #20]	@ (80178a0 <fiprintf+0x20>)
 801788a:	f853 2b04 	ldr.w	r2, [r3], #4
 801788e:	6800      	ldr	r0, [r0, #0]
 8017890:	9301      	str	r3, [sp, #4]
 8017892:	f7ff fe31 	bl	80174f8 <_vfiprintf_r>
 8017896:	b002      	add	sp, #8
 8017898:	f85d eb04 	ldr.w	lr, [sp], #4
 801789c:	b003      	add	sp, #12
 801789e:	4770      	bx	lr
 80178a0:	20000324 	.word	0x20000324

080178a4 <__swhatbuf_r>:
 80178a4:	b570      	push	{r4, r5, r6, lr}
 80178a6:	460c      	mov	r4, r1
 80178a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80178ac:	2900      	cmp	r1, #0
 80178ae:	b096      	sub	sp, #88	@ 0x58
 80178b0:	4615      	mov	r5, r2
 80178b2:	461e      	mov	r6, r3
 80178b4:	da0d      	bge.n	80178d2 <__swhatbuf_r+0x2e>
 80178b6:	89a3      	ldrh	r3, [r4, #12]
 80178b8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80178bc:	f04f 0100 	mov.w	r1, #0
 80178c0:	bf14      	ite	ne
 80178c2:	2340      	movne	r3, #64	@ 0x40
 80178c4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80178c8:	2000      	movs	r0, #0
 80178ca:	6031      	str	r1, [r6, #0]
 80178cc:	602b      	str	r3, [r5, #0]
 80178ce:	b016      	add	sp, #88	@ 0x58
 80178d0:	bd70      	pop	{r4, r5, r6, pc}
 80178d2:	466a      	mov	r2, sp
 80178d4:	f000 f848 	bl	8017968 <_fstat_r>
 80178d8:	2800      	cmp	r0, #0
 80178da:	dbec      	blt.n	80178b6 <__swhatbuf_r+0x12>
 80178dc:	9901      	ldr	r1, [sp, #4]
 80178de:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80178e2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80178e6:	4259      	negs	r1, r3
 80178e8:	4159      	adcs	r1, r3
 80178ea:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80178ee:	e7eb      	b.n	80178c8 <__swhatbuf_r+0x24>

080178f0 <__smakebuf_r>:
 80178f0:	898b      	ldrh	r3, [r1, #12]
 80178f2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80178f4:	079d      	lsls	r5, r3, #30
 80178f6:	4606      	mov	r6, r0
 80178f8:	460c      	mov	r4, r1
 80178fa:	d507      	bpl.n	801790c <__smakebuf_r+0x1c>
 80178fc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8017900:	6023      	str	r3, [r4, #0]
 8017902:	6123      	str	r3, [r4, #16]
 8017904:	2301      	movs	r3, #1
 8017906:	6163      	str	r3, [r4, #20]
 8017908:	b003      	add	sp, #12
 801790a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801790c:	ab01      	add	r3, sp, #4
 801790e:	466a      	mov	r2, sp
 8017910:	f7ff ffc8 	bl	80178a4 <__swhatbuf_r>
 8017914:	9f00      	ldr	r7, [sp, #0]
 8017916:	4605      	mov	r5, r0
 8017918:	4639      	mov	r1, r7
 801791a:	4630      	mov	r0, r6
 801791c:	f7ff f9bc 	bl	8016c98 <_malloc_r>
 8017920:	b948      	cbnz	r0, 8017936 <__smakebuf_r+0x46>
 8017922:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8017926:	059a      	lsls	r2, r3, #22
 8017928:	d4ee      	bmi.n	8017908 <__smakebuf_r+0x18>
 801792a:	f023 0303 	bic.w	r3, r3, #3
 801792e:	f043 0302 	orr.w	r3, r3, #2
 8017932:	81a3      	strh	r3, [r4, #12]
 8017934:	e7e2      	b.n	80178fc <__smakebuf_r+0xc>
 8017936:	89a3      	ldrh	r3, [r4, #12]
 8017938:	6020      	str	r0, [r4, #0]
 801793a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801793e:	81a3      	strh	r3, [r4, #12]
 8017940:	9b01      	ldr	r3, [sp, #4]
 8017942:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8017946:	b15b      	cbz	r3, 8017960 <__smakebuf_r+0x70>
 8017948:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801794c:	4630      	mov	r0, r6
 801794e:	f000 f81d 	bl	801798c <_isatty_r>
 8017952:	b128      	cbz	r0, 8017960 <__smakebuf_r+0x70>
 8017954:	89a3      	ldrh	r3, [r4, #12]
 8017956:	f023 0303 	bic.w	r3, r3, #3
 801795a:	f043 0301 	orr.w	r3, r3, #1
 801795e:	81a3      	strh	r3, [r4, #12]
 8017960:	89a3      	ldrh	r3, [r4, #12]
 8017962:	431d      	orrs	r5, r3
 8017964:	81a5      	strh	r5, [r4, #12]
 8017966:	e7cf      	b.n	8017908 <__smakebuf_r+0x18>

08017968 <_fstat_r>:
 8017968:	b538      	push	{r3, r4, r5, lr}
 801796a:	4d07      	ldr	r5, [pc, #28]	@ (8017988 <_fstat_r+0x20>)
 801796c:	2300      	movs	r3, #0
 801796e:	4604      	mov	r4, r0
 8017970:	4608      	mov	r0, r1
 8017972:	4611      	mov	r1, r2
 8017974:	602b      	str	r3, [r5, #0]
 8017976:	f7ec fca7 	bl	80042c8 <_fstat>
 801797a:	1c43      	adds	r3, r0, #1
 801797c:	d102      	bne.n	8017984 <_fstat_r+0x1c>
 801797e:	682b      	ldr	r3, [r5, #0]
 8017980:	b103      	cbz	r3, 8017984 <_fstat_r+0x1c>
 8017982:	6023      	str	r3, [r4, #0]
 8017984:	bd38      	pop	{r3, r4, r5, pc}
 8017986:	bf00      	nop
 8017988:	20008cd8 	.word	0x20008cd8

0801798c <_isatty_r>:
 801798c:	b538      	push	{r3, r4, r5, lr}
 801798e:	4d06      	ldr	r5, [pc, #24]	@ (80179a8 <_isatty_r+0x1c>)
 8017990:	2300      	movs	r3, #0
 8017992:	4604      	mov	r4, r0
 8017994:	4608      	mov	r0, r1
 8017996:	602b      	str	r3, [r5, #0]
 8017998:	f7ec fca6 	bl	80042e8 <_isatty>
 801799c:	1c43      	adds	r3, r0, #1
 801799e:	d102      	bne.n	80179a6 <_isatty_r+0x1a>
 80179a0:	682b      	ldr	r3, [r5, #0]
 80179a2:	b103      	cbz	r3, 80179a6 <_isatty_r+0x1a>
 80179a4:	6023      	str	r3, [r4, #0]
 80179a6:	bd38      	pop	{r3, r4, r5, pc}
 80179a8:	20008cd8 	.word	0x20008cd8

080179ac <_sbrk_r>:
 80179ac:	b538      	push	{r3, r4, r5, lr}
 80179ae:	4d06      	ldr	r5, [pc, #24]	@ (80179c8 <_sbrk_r+0x1c>)
 80179b0:	2300      	movs	r3, #0
 80179b2:	4604      	mov	r4, r0
 80179b4:	4608      	mov	r0, r1
 80179b6:	602b      	str	r3, [r5, #0]
 80179b8:	f7ec fcae 	bl	8004318 <_sbrk>
 80179bc:	1c43      	adds	r3, r0, #1
 80179be:	d102      	bne.n	80179c6 <_sbrk_r+0x1a>
 80179c0:	682b      	ldr	r3, [r5, #0]
 80179c2:	b103      	cbz	r3, 80179c6 <_sbrk_r+0x1a>
 80179c4:	6023      	str	r3, [r4, #0]
 80179c6:	bd38      	pop	{r3, r4, r5, pc}
 80179c8:	20008cd8 	.word	0x20008cd8

080179cc <abort>:
 80179cc:	b508      	push	{r3, lr}
 80179ce:	2006      	movs	r0, #6
 80179d0:	f000 f85e 	bl	8017a90 <raise>
 80179d4:	2001      	movs	r0, #1
 80179d6:	f7ec fc43 	bl	8004260 <_exit>

080179da <_calloc_r>:
 80179da:	b570      	push	{r4, r5, r6, lr}
 80179dc:	fba1 5402 	umull	r5, r4, r1, r2
 80179e0:	b934      	cbnz	r4, 80179f0 <_calloc_r+0x16>
 80179e2:	4629      	mov	r1, r5
 80179e4:	f7ff f958 	bl	8016c98 <_malloc_r>
 80179e8:	4606      	mov	r6, r0
 80179ea:	b928      	cbnz	r0, 80179f8 <_calloc_r+0x1e>
 80179ec:	4630      	mov	r0, r6
 80179ee:	bd70      	pop	{r4, r5, r6, pc}
 80179f0:	220c      	movs	r2, #12
 80179f2:	6002      	str	r2, [r0, #0]
 80179f4:	2600      	movs	r6, #0
 80179f6:	e7f9      	b.n	80179ec <_calloc_r+0x12>
 80179f8:	462a      	mov	r2, r5
 80179fa:	4621      	mov	r1, r4
 80179fc:	f7fe f9d8 	bl	8015db0 <memset>
 8017a00:	e7f4      	b.n	80179ec <_calloc_r+0x12>

08017a02 <__ascii_mbtowc>:
 8017a02:	b082      	sub	sp, #8
 8017a04:	b901      	cbnz	r1, 8017a08 <__ascii_mbtowc+0x6>
 8017a06:	a901      	add	r1, sp, #4
 8017a08:	b142      	cbz	r2, 8017a1c <__ascii_mbtowc+0x1a>
 8017a0a:	b14b      	cbz	r3, 8017a20 <__ascii_mbtowc+0x1e>
 8017a0c:	7813      	ldrb	r3, [r2, #0]
 8017a0e:	600b      	str	r3, [r1, #0]
 8017a10:	7812      	ldrb	r2, [r2, #0]
 8017a12:	1e10      	subs	r0, r2, #0
 8017a14:	bf18      	it	ne
 8017a16:	2001      	movne	r0, #1
 8017a18:	b002      	add	sp, #8
 8017a1a:	4770      	bx	lr
 8017a1c:	4610      	mov	r0, r2
 8017a1e:	e7fb      	b.n	8017a18 <__ascii_mbtowc+0x16>
 8017a20:	f06f 0001 	mvn.w	r0, #1
 8017a24:	e7f8      	b.n	8017a18 <__ascii_mbtowc+0x16>

08017a26 <__ascii_wctomb>:
 8017a26:	4603      	mov	r3, r0
 8017a28:	4608      	mov	r0, r1
 8017a2a:	b141      	cbz	r1, 8017a3e <__ascii_wctomb+0x18>
 8017a2c:	2aff      	cmp	r2, #255	@ 0xff
 8017a2e:	d904      	bls.n	8017a3a <__ascii_wctomb+0x14>
 8017a30:	228a      	movs	r2, #138	@ 0x8a
 8017a32:	601a      	str	r2, [r3, #0]
 8017a34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017a38:	4770      	bx	lr
 8017a3a:	700a      	strb	r2, [r1, #0]
 8017a3c:	2001      	movs	r0, #1
 8017a3e:	4770      	bx	lr

08017a40 <_raise_r>:
 8017a40:	291f      	cmp	r1, #31
 8017a42:	b538      	push	{r3, r4, r5, lr}
 8017a44:	4605      	mov	r5, r0
 8017a46:	460c      	mov	r4, r1
 8017a48:	d904      	bls.n	8017a54 <_raise_r+0x14>
 8017a4a:	2316      	movs	r3, #22
 8017a4c:	6003      	str	r3, [r0, #0]
 8017a4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8017a52:	bd38      	pop	{r3, r4, r5, pc}
 8017a54:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8017a56:	b112      	cbz	r2, 8017a5e <_raise_r+0x1e>
 8017a58:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017a5c:	b94b      	cbnz	r3, 8017a72 <_raise_r+0x32>
 8017a5e:	4628      	mov	r0, r5
 8017a60:	f000 f830 	bl	8017ac4 <_getpid_r>
 8017a64:	4622      	mov	r2, r4
 8017a66:	4601      	mov	r1, r0
 8017a68:	4628      	mov	r0, r5
 8017a6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017a6e:	f000 b817 	b.w	8017aa0 <_kill_r>
 8017a72:	2b01      	cmp	r3, #1
 8017a74:	d00a      	beq.n	8017a8c <_raise_r+0x4c>
 8017a76:	1c59      	adds	r1, r3, #1
 8017a78:	d103      	bne.n	8017a82 <_raise_r+0x42>
 8017a7a:	2316      	movs	r3, #22
 8017a7c:	6003      	str	r3, [r0, #0]
 8017a7e:	2001      	movs	r0, #1
 8017a80:	e7e7      	b.n	8017a52 <_raise_r+0x12>
 8017a82:	2100      	movs	r1, #0
 8017a84:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8017a88:	4620      	mov	r0, r4
 8017a8a:	4798      	blx	r3
 8017a8c:	2000      	movs	r0, #0
 8017a8e:	e7e0      	b.n	8017a52 <_raise_r+0x12>

08017a90 <raise>:
 8017a90:	4b02      	ldr	r3, [pc, #8]	@ (8017a9c <raise+0xc>)
 8017a92:	4601      	mov	r1, r0
 8017a94:	6818      	ldr	r0, [r3, #0]
 8017a96:	f7ff bfd3 	b.w	8017a40 <_raise_r>
 8017a9a:	bf00      	nop
 8017a9c:	20000324 	.word	0x20000324

08017aa0 <_kill_r>:
 8017aa0:	b538      	push	{r3, r4, r5, lr}
 8017aa2:	4d07      	ldr	r5, [pc, #28]	@ (8017ac0 <_kill_r+0x20>)
 8017aa4:	2300      	movs	r3, #0
 8017aa6:	4604      	mov	r4, r0
 8017aa8:	4608      	mov	r0, r1
 8017aaa:	4611      	mov	r1, r2
 8017aac:	602b      	str	r3, [r5, #0]
 8017aae:	f7ec fbc5 	bl	800423c <_kill>
 8017ab2:	1c43      	adds	r3, r0, #1
 8017ab4:	d102      	bne.n	8017abc <_kill_r+0x1c>
 8017ab6:	682b      	ldr	r3, [r5, #0]
 8017ab8:	b103      	cbz	r3, 8017abc <_kill_r+0x1c>
 8017aba:	6023      	str	r3, [r4, #0]
 8017abc:	bd38      	pop	{r3, r4, r5, pc}
 8017abe:	bf00      	nop
 8017ac0:	20008cd8 	.word	0x20008cd8

08017ac4 <_getpid_r>:
 8017ac4:	f7ec bbb2 	b.w	800422c <_getpid>

08017ac8 <lrintf>:
 8017ac8:	ee10 3a10 	vmov	r3, s0
 8017acc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8017ad0:	f1a2 007f 	sub.w	r0, r2, #127	@ 0x7f
 8017ad4:	281e      	cmp	r0, #30
 8017ad6:	b082      	sub	sp, #8
 8017ad8:	dc2c      	bgt.n	8017b34 <lrintf+0x6c>
 8017ada:	2816      	cmp	r0, #22
 8017adc:	ea4f 71d3 	mov.w	r1, r3, lsr #31
 8017ae0:	dd09      	ble.n	8017af6 <lrintf+0x2e>
 8017ae2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8017ae6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017aea:	3a96      	subs	r2, #150	@ 0x96
 8017aec:	fa03 f002 	lsl.w	r0, r3, r2
 8017af0:	b321      	cbz	r1, 8017b3c <lrintf+0x74>
 8017af2:	4240      	negs	r0, r0
 8017af4:	e022      	b.n	8017b3c <lrintf+0x74>
 8017af6:	4b13      	ldr	r3, [pc, #76]	@ (8017b44 <lrintf+0x7c>)
 8017af8:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8017afc:	ed93 7a00 	vldr	s14, [r3]
 8017b00:	ee37 0a00 	vadd.f32	s0, s14, s0
 8017b04:	ed8d 0a01 	vstr	s0, [sp, #4]
 8017b08:	eddd 7a01 	vldr	s15, [sp, #4]
 8017b0c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8017b10:	ee17 3a90 	vmov	r3, s15
 8017b14:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 8017b18:	d010      	beq.n	8017b3c <lrintf+0x74>
 8017b1a:	f3c3 50c7 	ubfx	r0, r3, #23, #8
 8017b1e:	387f      	subs	r0, #127	@ 0x7f
 8017b20:	d40e      	bmi.n	8017b40 <lrintf+0x78>
 8017b22:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8017b26:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017b2a:	f1c0 0017 	rsb	r0, r0, #23
 8017b2e:	fa23 f000 	lsr.w	r0, r3, r0
 8017b32:	e7dd      	b.n	8017af0 <lrintf+0x28>
 8017b34:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8017b38:	ee17 0a90 	vmov	r0, s15
 8017b3c:	b002      	add	sp, #8
 8017b3e:	4770      	bx	lr
 8017b40:	2000      	movs	r0, #0
 8017b42:	e7d5      	b.n	8017af0 <lrintf+0x28>
 8017b44:	0801b278 	.word	0x0801b278

08017b48 <_init>:
 8017b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b4a:	bf00      	nop
 8017b4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017b4e:	bc08      	pop	{r3}
 8017b50:	469e      	mov	lr, r3
 8017b52:	4770      	bx	lr

08017b54 <_fini>:
 8017b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017b56:	bf00      	nop
 8017b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017b5a:	bc08      	pop	{r3}
 8017b5c:	469e      	mov	lr, r3
 8017b5e:	4770      	bx	lr
