#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Apr 16 18:24:19 2018
# Process ID: 477
# Current directory: /home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69
# Command line: vivado
# Log file: /home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69/vivado.log
# Journal file: /home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/cc/eecs151/sp18/class/eecs151-aaq/sp18_team69/vivado_final/vivado_final.xpr
close_project
open_project /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/lab7.xpr
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fifo_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source fifo_testbench.tcl
add_bp {/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/lab7.srcs/sources_1/new/fifo.v} 47
relaunch_sim
run all
add_wave {{/fifo_testbench/DUT/write_pointer}} 
step
add_wave {{/fifo_testbench/DUT/buffer}} 
relaunch_sim
step
run all
run all
run all
remove_bps -file {/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/lab7.srcs/sources_1/new/fifo.v} -line 47
run all
add_wave {{/fifo_testbench/DUT/read_pointer}} 
restart
run all
relaunch_sim
relaunch_sim
add_bp {/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/lab7.srcs/sources_1/new/fifo.v} 59
relaunch_sim
relaunch_sim
remove_bps -file {/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/lab7.srcs/sources_1/new/fifo.v} -line 59
run all
relaunch_sim
run all
save_wave_config {/home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/fifo_testbench_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/fifo_testbench_behav.wcfg
set_property xsim.view /home/cc/eecs151/sp18/class/eecs151-aaq/fpga_labs_sp18/lab7/lab7/fifo_testbench_behav.wcfg [get_filesets sim_1]
close_sim
