[{"DBLP title": "Achieving uniform performance and maximizing throughput in the presence of heterogeneity.", "DBLP authors": ["Krishna K. Rangan", "Michael D. Powell", "Gu-Yeon Wei", "David M. Brooks"], "year": 2011, "MAG papers": [{"PaperId": 2133170190, "PaperTitle": "achieving uniform performance and maximizing throughput in the presence of heterogeneity", "Year": 2011, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"harvard university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Fg-STP: Fine-Grain Single Thread Partitioning on Multicores.", "DBLP authors": ["Rakesh Ranjan", "Fernando Latorre", "Pedro Marcuello", "Antonio Gonz\u00e1lez"], "year": 2011, "MAG papers": [{"PaperId": 2104778242, "PaperTitle": "fg stp fine grain single thread partitioning on multicores", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "Thread block compaction for efficient SIMT control flow.", "DBLP authors": ["Wilson W. L. Fung", "Tor M. Aamodt"], "year": 2011, "MAG papers": [{"PaperId": 2155568054, "PaperTitle": "thread block compaction for efficient simt control flow", "Year": 2011, "CitationCount": 151, "EstimatedCitation": 223, "Affiliations": {"university of british columbia": 2.0}}], "source": "ES"}, {"DBLP title": "Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors.", "DBLP authors": ["Hamid Reza Ghasemi", "Stark C. Draper", "Nam Sung Kim"], "year": 2011, "MAG papers": [{"PaperId": 2118366091, "PaperTitle": "low voltage on chip cache architecture using heterogeneous cell sizes for high performance processors", "Year": 2011, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Relaxing non-volatility for fast and energy-efficient STT-RAM caches.", "DBLP authors": ["Clinton Wills Smullen IV", "Vidyabhushan Mohan", "Anurag Nigam", "Sudhanva Gurumurthi", "Mircea R. Stan"], "year": 2011, "MAG papers": [{"PaperId": 2155551886, "PaperTitle": "relaxing non volatility for fast and energy efficient stt ram caches", "Year": 2011, "CitationCount": 309, "EstimatedCitation": 451, "Affiliations": {"university of virginia": 5.0}}], "source": "ES"}, {"DBLP title": "Bloom Filter Guided Transaction Scheduling.", "DBLP authors": ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2011, "MAG papers": [{"PaperId": 2097077180, "PaperTitle": "bloom filter guided transaction scheduling", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 56, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Dynamic parallelization of JavaScript applications using an ultra-lightweight speculation mechanism.", "DBLP authors": ["Mojtaba Mehrara", "Po-Chun Hsu", "Mehrzad Samadi", "Scott A. Mahlke"], "year": 2011, "MAG papers": [{"PaperId": 2164021361, "PaperTitle": "dynamic parallelization of javascript applications using an ultra lightweight speculation mechanism", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 56, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "HAQu: Hardware-accelerated queueing for fine-grained threading on a chip multiprocessor.", "DBLP authors": ["Sanghoon Lee", "Devesh Tiwari", "Yan Solihin", "James Tuck"], "year": 2011, "MAG papers": [{"PaperId": 2137299962, "PaperTitle": "haqu hardware accelerated queueing for fine grained threading on a chip multiprocessor", "Year": 2011, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"north carolina state university": 4.0}}], "source": "ES"}, {"DBLP title": "MOPED: Orchestrating interprocess message data on CMPs.", "DBLP authors": ["Junli Gu", "Steven S. Lumetta", "Rakesh Kumar", "Yihe Sun"], "year": 2011, "MAG papers": [{"PaperId": 2114736933, "PaperTitle": "moped orchestrating interprocess message data on cmps", "Year": 2011, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of illinois at urbana champaign": 2.0, "tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Addressing system-level trimming issues in on-chip nanophotonic networks.", "DBLP authors": ["Christopher Nitta", "Matthew K. Farrens", "Venkatesh Akella"], "year": 2011, "MAG papers": [{"PaperId": 2119347633, "PaperTitle": "addressing system level trimming issues in on chip nanophotonic networks", "Year": 2011, "CitationCount": 73, "EstimatedCitation": 106, "Affiliations": {"university of california davis": 3.0}}], "source": "ES"}, {"DBLP title": "Atomic Coherence: Leveraging nanophotonics to build race-free cache coherence protocols.", "DBLP authors": ["Dana Vantrease", "Mikko H. Lipasti", "Nathan L. Binkert"], "year": 2011, "MAG papers": [{"PaperId": 2169680334, "PaperTitle": "atomic coherence leveraging nanophotonics to build race free cache coherence protocols", "Year": 2011, "CitationCount": 36, "EstimatedCitation": 60, "Affiliations": {"hewlett packard": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "CHIPPER: A low-complexity bufferless deflection router.", "DBLP authors": ["Chris Fallin", "Chris Craik", "Onur Mutlu"], "year": 2011, "MAG papers": [{"PaperId": 2144476064, "PaperTitle": "chipper a low complexity bufferless deflection router", "Year": 2011, "CitationCount": 148, "EstimatedCitation": 228, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Power shifting in Thrifty Interconnection Network.", "DBLP authors": ["Jian Li", "Wei Huang", "Charles Lefurgy", "Lixin Zhang", "Wolfgang E. Denzel", "Richard R. Treumann", "Kun Wang"], "year": 2011, "MAG papers": [{"PaperId": 2138506008, "PaperTitle": "power shifting in thrifty interconnection network", "Year": 2011, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"ibm": 6.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "CloudCache: Expanding and shrinking private caches.", "DBLP authors": ["Hyunjin Lee", "Sangyeun Cho", "Bruce R. Childers"], "year": 2011, "MAG papers": [{"PaperId": 2124173332, "PaperTitle": "cloudcache expanding and shrinking private caches", "Year": 2011, "CitationCount": 65, "EstimatedCitation": 90, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "MorphCache: A Reconfigurable Adaptive Multi-level Cache hierarchy.", "DBLP authors": ["Shekhar Srikantaiah", "Emre Kultursay", "Tao Zhang", "Mahmut T. Kandemir", "Mary Jane Irwin", "Yuan Xie"], "year": 2011, "MAG papers": [{"PaperId": 2109631284, "PaperTitle": "morphcache a reconfigurable adaptive multi level cache hierarchy", "Year": 2011, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"pennsylvania state university": 6.0}}], "source": "ES"}, {"DBLP title": "NUcache: An efficient multicore cache organization based on Next-Use distance.", "DBLP authors": ["R. Manikantan", "Kaushik Rajan", "R. Govindarajan"], "year": 2011, "MAG papers": [{"PaperId": 2157800896, "PaperTitle": "nucache an efficient multicore cache organization based on next use distance", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 66, "Affiliations": {"microsoft": 1.0, "indian institute of science": 2.0}}], "source": "ES"}, {"DBLP title": "A new server I/O architecture for high speed networks.", "DBLP authors": ["Guangdeng Liao", "Xia Zhu", "Laxmi N. Bhuyan"], "year": 2011, "MAG papers": [{"PaperId": 2149340725, "PaperTitle": "a new server i o architecture for high speed networks", "Year": 2011, "CitationCount": 40, "EstimatedCitation": 66, "Affiliations": {"university of california riverside": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing.", "DBLP authors": ["Feng Chen", "Rubao Lee", "Xiaodong Zhang"], "year": 2011, "MAG papers": [{"PaperId": 2154809801, "PaperTitle": "essential roles of exploiting internal parallelism of flash memory based solid state drives in high speed data processing", "Year": 2011, "CitationCount": 211, "EstimatedCitation": 326, "Affiliations": {"ohio state university": 2.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "I-CASH: Intelligently Coupled Array of SSD and HDD.", "DBLP authors": ["Qing Yang", "Jin Ren"], "year": 2011, "MAG papers": [{"PaperId": 2107200720, "PaperTitle": "i cash intelligently coupled array of ssd and hdd", "Year": 2011, "CitationCount": 156, "EstimatedCitation": 199, "Affiliations": {"university of rhode island": 2.0}}], "source": "ES"}, {"DBLP title": "A case for guarded power gating for multi-core processors.", "DBLP authors": ["Niti Madan", "Alper Buyuktosunoglu", "Pradip Bose", "Murali Annavaram"], "year": 2011, "MAG papers": [{"PaperId": 2100484677, "PaperTitle": "a case for guarded power gating for multi core processors", "Year": 2011, "CitationCount": 62, "EstimatedCitation": 102, "Affiliations": {"ibm": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "Beyond block I/O: Rethinking traditional storage primitives.", "DBLP authors": ["Xiangyong Ouyang", "David W. Nellans", "Robert Wipfel", "David Flynn", "Dhabaleswar K. Panda"], "year": 2011, "MAG papers": [{"PaperId": 2110231861, "PaperTitle": "beyond block i o rethinking traditional storage primitives", "Year": 2011, "CitationCount": 118, "EstimatedCitation": 181, "Affiliations": {"fusion io": 4.0, "ohio state university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient data streaming with on-chip accelerators: Opportunities and challenges.", "DBLP authors": ["Rui Hou", "Lixin Zhang", "Michael C. Huang", "Kun Wang", "Hubertus Franke", "Yi Ge", "Xiaotao Chang"], "year": 2011, "MAG papers": [{"PaperId": 2133721425, "PaperTitle": "efficient data streaming with on chip accelerators opportunities and challenges", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"ibm": 6.0, "chinese academy of sciences": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware/software-based diagnosis of load-store queues using expandable activity logs.", "DBLP authors": ["Javier Carretero", "Xavier Vera", "Jaume Abella", "Tanaus\u00fa Ram\u00edrez", "Matteo Monchiero", "Antonio Gonz\u00e1lez"], "year": 2011, "MAG papers": [{"PaperId": 2114423938, "PaperTitle": "hardware software based diagnosis of load store queues using expandable activity logs", "Year": 2011, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"polytechnic university of catalonia": 6.0}}], "source": "ES"}, {"DBLP title": "Mercury: A fast and energy-efficient multi-level cell based Phase Change Memory system.", "DBLP authors": ["Madhura Joshi", "Wangyuan Zhang", "Tao Li"], "year": 2011, "MAG papers": [{"PaperId": 2143104608, "PaperTitle": "mercury a fast and energy efficient multi level cell based phase change memory system", "Year": 2011, "CitationCount": 75, "EstimatedCitation": 77, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Safe and efficient supervised memory systems.", "DBLP authors": ["Jayaram Bobba", "Marc Lupon", "Mark D. Hill", "David A. Wood"], "year": 2011, "MAG papers": [{"PaperId": 2146460245, "PaperTitle": "safe and efficient supervised memory systems", "Year": 2011, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"polytechnic university of catalonia": 1.0, "intel": 1.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "A quantitative performance analysis model for GPU architectures.", "DBLP authors": ["Yao Zhang", "John D. Owens"], "year": 2011, "MAG papers": [{"PaperId": 2130336316, "PaperTitle": "a quantitative performance analysis model for gpu architectures", "Year": 2011, "CitationCount": 218, "EstimatedCitation": 341, "Affiliations": {"university of california davis": 2.0}}], "source": "ES"}, {"DBLP title": "Abstraction and microarchitecture scaling in early-stage power modeling.", "DBLP authors": ["Hans M. Jacobson", "Alper Buyuktosunoglu", "Pradip Bose", "Emrah Acar", "Richard J. Eickemeyer"], "year": 2011, "MAG papers": [{"PaperId": 2120405872, "PaperTitle": "abstraction and microarchitecture scaling in early stage power modeling", "Year": 2011, "CitationCount": 33, "EstimatedCitation": 33, "Affiliations": {"ibm": 4.0, "university of rochester": 1.0}}], "source": "ES"}, {"DBLP title": "HAsim: FPGA-based high-detail multicore simulation using time-division multiplexing.", "DBLP authors": ["Michael Pellauer", "Michael Adler", "Michel A. Kinsy", "Angshuman Parashar", "Joel S. Emer"], "year": 2011, "MAG papers": [{"PaperId": 2137385009, "PaperTitle": "hasim fpga based high detail multicore simulation using time division multiplexing", "Year": 2011, "CitationCount": 82, "EstimatedCitation": 130, "Affiliations": {"intel": 2.0, "massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Checked Load: Architectural support for JavaScript type-checking on mobile processors.", "DBLP authors": ["Owen Anderson", "Emily Fortuna", "Luis Ceze", "Susan J. Eggers"], "year": 2011, "MAG papers": [{"PaperId": 2107612966, "PaperTitle": "checked load architectural support for javascript type checking on mobile processors", "Year": 2011, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of washington": 4.0}}], "source": "ES"}, {"DBLP title": "Exploiting criticality to reduce bottlenecks in distributed uniprocessors.", "DBLP authors": ["Behnam Robatmili", "Madhu Saravana Sibi Govindan", "Doug Burger", "Stephen W. Keckler"], "year": 2011, "MAG papers": [{"PaperId": 2163191983, "PaperTitle": "exploiting criticality to reduce bottlenecks in distributed uniprocessors", "Year": 2011, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of texas at austin": 3.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Storage free confidence estimation for the TAGE branch predictor.", "DBLP authors": ["Andr\u00e9 Seznec"], "year": 2011, "MAG papers": [{"PaperId": 2135466274, "PaperTitle": "storage free confidence estimation for the tage branch predictor", "Year": 2011, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Architectural framework for supporting operating system survivability.", "DBLP authors": ["Xiaowei Jiang", "Yan Solihin"], "year": 2011, "MAG papers": [{"PaperId": 2095605528, "PaperTitle": "architectural framework for supporting operating system survivability", "Year": 2011, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"north carolina state university": 2.0}}], "source": "ES"}, {"DBLP title": "FREE-p: Protecting non-volatile memory against both hard and soft errors.", "DBLP authors": ["Doe Hyun Yoon", "Naveen Muralimanohar", "Jichuan Chang", "Parthasarathy Ranganathan", "Norman P. Jouppi", "Mattan Erez"], "year": 2011, "MAG papers": [{"PaperId": 2155462575, "PaperTitle": "free p protecting non volatile memory against both hard and soft errors", "Year": 2011, "CitationCount": 164, "EstimatedCitation": 222, "Affiliations": {"hewlett packard": 4.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Practical and secure PCM systems by online detection of malicious write streams.", "DBLP authors": ["Moinuddin K. Qureshi", "Andr\u00e9 Seznec", "Luis A. Lastras", "Michele Franceschini"], "year": 2011, "MAG papers": [{"PaperId": 2147411585, "PaperTitle": "practical and secure pcm systems by online detection of malicious write streams", "Year": 2011, "CitationCount": 83, "EstimatedCitation": 104, "Affiliations": {"ibm": 3.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient complex operators for irregular codes.", "DBLP authors": ["Jack Sampson", "Ganesh Venkatesh", "Nathan Goulding-Hotta", "Saturnino Garcia", "Steven Swanson", "Michael Bedford Taylor"], "year": 2011, "MAG papers": [{"PaperId": 2152908633, "PaperTitle": "efficient complex operators for irregular codes", "Year": 2011, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"university of california san diego": 6.0}}], "source": "ES"}, {"DBLP title": "Dynamically Specialized Datapaths for energy efficient computing.", "DBLP authors": ["Venkatraman Govindaraju", "Chen-Han Ho", "Karthikeyan Sankaralingam"], "year": 2011, "MAG papers": [{"PaperId": 2130408605, "PaperTitle": "dynamically specialized datapaths for energy efficient computing", "Year": 2011, "CitationCount": 180, "EstimatedCitation": 290, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Hardware/software techniques for DRAM thermal management.", "DBLP authors": ["Song Liu", "Brian Leung", "Alexander Neckar", "Seda Ogrenci Memik", "Gokhan Memik", "Nikos Hardavellas"], "year": 2011, "MAG papers": [{"PaperId": 2164886383, "PaperTitle": "hardware software techniques for dram thermal management", "Year": 2011, "CitationCount": 43, "EstimatedCitation": 64, "Affiliations": {"northwestern university": 5.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "ACCESS: Smart scheduling for asymmetric cache CMPs.", "DBLP authors": ["Xiaowei Jiang", "Asit K. Mishra", "Li Zhao", "Ravishankar R. Iyer", "Zhen Fang", "Sadagopan Srinivasan", "Srihari Makineni", "Paul Brett", "Chita R. Das"], "year": 2011, "MAG papers": [{"PaperId": 2112160130, "PaperTitle": "access smart scheduling for asymmetric cache cmps", "Year": 2011, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"intel": 7.0, "pennsylvania state university": 2.0}}], "source": "ES"}, {"DBLP title": "Archipelago: A polymorphic cache design for enabling robust near-threshold operation.", "DBLP authors": ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Scott A. Mahlke"], "year": 2011, "MAG papers": [{"PaperId": 2134682810, "PaperTitle": "archipelago a polymorphic cache design for enabling robust near threshold operation", "Year": 2011, "CitationCount": 59, "EstimatedCitation": 90, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}]