INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sources_1/new/sevenseg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevenseg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sim_1/new/seven_seg_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_sim
ERROR: [VRFC 10-1280] procedural assignment to a non-register data is not permitted, left-hand side should be reg/integer/time/genvar [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sim_1/new/seven_seg_sim.v:31]
ERROR: [VRFC 10-2787] module seven_seg_sim ignored due to previous errors [D:/Bo/Bo/A_NUS Undergraduate/Year_1_Sem_2/EE2026/LAB3_Assignment/LAB3_Assignment.srcs/sim_1/new/seven_seg_sim.v:23]
