
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.103295                       # Number of seconds simulated
sim_ticks                                103294656336                       # Number of ticks simulated
final_tick                               632932373646                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 132066                       # Simulator instruction rate (inst/s)
host_op_rate                                   173474                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6486309                       # Simulator tick rate (ticks/s)
host_mem_usage                               16896864                       # Number of bytes of host memory used
host_seconds                                 15925.03                       # Real time elapsed on the host
sim_insts                                  2103153635                       # Number of instructions simulated
sim_ops                                    2762578131                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1553024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1321088                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2877312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       698880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            698880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12133                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        10321                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22479                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5460                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5460                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        13631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     15034892                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17348                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12789510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                27855381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        13631                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17348                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              30979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           6765887                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                6765887                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           6765887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        13631                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     15034892                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12789510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               34621268                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               247709009                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21405014                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17429291                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1916994                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8801912                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8132488                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235840                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87075                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193659778                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120496216                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21405014                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10368328                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25467124                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5737168                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7356635                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11847495                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1916566                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    230272328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.632763                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.002758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       204805204     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723959      1.18%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2139767      0.93%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2310099      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1951214      0.85%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1106476      0.48%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          759048      0.33%     93.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1930093      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12546468      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    230272328                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.086412                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.486443                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191335133                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      9719979                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25326693                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108256                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3782263                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3649631                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6528                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145428783                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51679                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3782263                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191589778                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6239573                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2344535                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25181097                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1135070                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145216293                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1435                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        418125                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       564897                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        27492                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203204433                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676806087                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676806087                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34753727                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34054                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17974                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3590543                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13979617                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7851912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       296658                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1698476                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144702402                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34052                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137396972                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83376                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20204556                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41338968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1892                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    230272328                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.596672                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.301207                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    172254968     74.80%     74.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24475386     10.63%     85.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12379913      5.38%     90.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7990015      3.47%     94.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6569553      2.85%     97.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585413      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185406      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779390      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52284      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    230272328                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961972     75.29%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146493     11.47%     86.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169222     13.24%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113911013     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015520      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648356      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7806003      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137396972                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.554671                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277687                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009299                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    506427335                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164941717                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133582975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138674659                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       154586                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1828017                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          709                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142346                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3782263                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        5526861                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       278470                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144736454                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          363                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13979617                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7851912                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17972                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        215801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12552                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          709                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1147616                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066250                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2213866                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134810481                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13516570                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2586491                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321947                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19239789                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7805377                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.544229                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133585541                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133582975                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79378070                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213670400                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.539274                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371498                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22279105                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1941284                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    226490065                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540714                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.393976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    176702295     78.02%     78.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23326413     10.30%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10837659      4.79%     93.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4819098      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3657408      1.61%     96.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1544797      0.68%     97.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1534406      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096627      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2971362      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    226490065                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2971362                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           368264171                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293273248                       # The number of ROB writes
system.switch_cpus0.timesIdled                2863162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17436681                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.477090                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.477090                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.403699                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.403699                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609548916                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184066413                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138137449                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               247709009                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18697542                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16596471                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1610918                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9782196                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9550363                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1192128                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46645                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201258777                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105836759                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18697542                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10742491                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21409391                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4923133                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1916627                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12310497                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1605734                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227888567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.523550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.774475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       206479176     90.61%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          974589      0.43%     91.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1810145      0.79%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1568317      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3163454      1.39%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3815084      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          918674      0.40%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          503109      0.22%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8656019      3.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227888567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075482                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.427262                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       199825180                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3365576                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21375928                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22439                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3299443                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1837287                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4329                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119241980                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3299443                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200064668                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1537521                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1118285                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21148719                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       719923                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119147648                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77253                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       436384                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157412940                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    538839728                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    538839728                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130219802                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27193120                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16456                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8234                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2264850                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20667493                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3686701                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        66252                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       828549                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         118697579                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16456                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        112740268                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71529                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17845210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37533192                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227888567                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494717                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177915                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    179650208     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20228386      8.88%     87.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10356396      4.54%     92.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5976879      2.62%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6646007      2.92%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3328323      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1333300      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       309534      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59534      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227888567                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209019     48.21%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     48.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157740     36.38%     84.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66783     15.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88556884     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       896305      0.80%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8222      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19610712     17.39%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3668145      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     112740268                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.455132                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             433542                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003845                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    453874174                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    136559515                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110141983                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113173810                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       200349                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3413674                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          270                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98516                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3299443                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1041403                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        56521                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    118714035                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5059                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20667493                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3686701                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8234                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         33141                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          455                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          270                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       725043                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       971553                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1696596                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    111742915                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19365619                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       997353                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23033725                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17260947                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3668106                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.451106                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110171515                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110141983                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63016503                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        145694037                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.444643                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432526                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88642614                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     99923797                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18792484                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16444                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1614826                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    224589124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444918                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.295059                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187121533     83.32%     83.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14218942      6.33%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11082586      4.93%     94.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2191942      0.98%     95.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2773654      1.23%     96.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       939609      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4014259      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       887150      0.40%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1359449      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    224589124                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88642614                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      99923797                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20842001                       # Number of memory references committed
system.switch_cpus1.commit.loads             17253816                       # Number of loads committed
system.switch_cpus1.commit.membars               8222                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15755925                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         86937004                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1266537                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1359449                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           341945956                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          240732081                       # The number of ROB writes
system.switch_cpus1.timesIdled                5302093                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19820442                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88642614                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             99923797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88642614                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.794469                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.794469                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.357850                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.357850                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       517344131                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      143757095                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126015687                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16444                       # number of misc regfile writes
system.l2.replacements                          22479                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           849014                       # Total number of references to valid blocks.
system.l2.sampled_refs                          55247                       # Sample count of references to valid blocks.
system.l2.avg_refs                          15.367604                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1256.395504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.532824                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6100.653064                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.337746                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5020.438777                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          10934.763220                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           9432.878865                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.038342                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000321                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.186177                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000377                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.153212                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.333702                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.287869                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        84290                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        34790                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  119080                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            28594                       # number of Writeback hits
system.l2.Writeback_hits::total                 28594                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        84290                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        34790                       # number of demand (read+write) hits
system.l2.demand_hits::total                   119080                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        84290                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        34790                       # number of overall hits
system.l2.overall_hits::total                  119080                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        12133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        10321                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22479                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        12133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        10321                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22479                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        12133                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        10321                       # number of overall misses
system.l2.overall_misses::total                 22479                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1708899                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1998820795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2126810                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1697914198                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3700570702                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1708899                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1998820795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2126810                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1697914198                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3700570702                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1708899                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1998820795                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2126810                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1697914198                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3700570702                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96423                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45111                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              141559                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        28594                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             28594                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96423                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45111                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               141559                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96423                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45111                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              141559                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.125831                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.228791                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.158796                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.125831                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.228791                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.158796                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.125831                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.228791                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.158796                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 155354.454545                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 164742.503503                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst       151915                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164510.628621                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164623.457538                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 155354.454545                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 164742.503503                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst       151915                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164510.628621                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164623.457538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 155354.454545                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 164742.503503                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst       151915                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164510.628621                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164623.457538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5460                       # number of writebacks
system.l2.writebacks::total                      5460                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        12133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        10321                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22479                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        12133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        10321                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22479                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        12133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        10321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22479                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1068419                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1292254538                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1312853                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1096458282                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2391094092                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1068419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1292254538                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1312853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1096458282                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2391094092                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1068419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1292254538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1312853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1096458282                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2391094092                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.125831                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.228791                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.158796                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.125831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.228791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.158796                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.125831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.228791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.158796                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        97129                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106507.420918                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93775.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106235.663405                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106370.127319                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        97129                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 106507.420918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93775.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106235.663405                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106370.127319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        97129                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 106507.420918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93775.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106235.663405                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106370.127319                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.612891                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011855133                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846450.972628                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.612891                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.877585                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11847483                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11847483                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11847483                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11847483                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11847483                       # number of overall hits
system.cpu0.icache.overall_hits::total       11847483                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2024137                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2024137                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2024137                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2024137                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2024137                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2024137                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11847495                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11847495                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11847495                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11847495                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11847495                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11847495                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 168678.083333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 168678.083333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 168678.083333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 168678.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 168678.083333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 168678.083333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1800481                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1800481                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1800481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1800481                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1800481                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1800481                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163680.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163680.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163680.090909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163680.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163680.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163680.090909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96423                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996211                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96679                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1975.570817                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.591596                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.408404                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916373                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083627                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10410966                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10410966                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677250                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677250                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17422                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17422                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088216                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088216                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088216                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088216                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       398452                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       398452                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           62                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           62                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       398514                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        398514                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       398514                       # number of overall misses
system.cpu0.dcache.overall_misses::total       398514                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  35628296945                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  35628296945                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4978258                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4978258                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  35633275203                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  35633275203                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  35633275203                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  35633275203                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10809418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10809418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18486730                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18486730                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18486730                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18486730                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036862                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036862                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000008                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021557                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021557                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021557                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021557                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89416.785322                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89416.785322                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 80294.483871                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 80294.483871                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89415.366093                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89415.366093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89415.366093                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89415.366093                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17961                       # number of writebacks
system.cpu0.dcache.writebacks::total            17961                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       302029                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       302029                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           62                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           62                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       302091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       302091                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       302091                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       302091                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96423                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96423                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96423                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96423                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96423                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   7731831494                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   7731831494                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   7731831494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   7731831494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   7731831494                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   7731831494                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005216                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005216                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005216                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005216                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 80186.589237                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80186.589237                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 80186.589237                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80186.589237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 80186.589237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80186.589237                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.991303                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926853614                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713222.946396                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.991303                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022422                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866973                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12310480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12310480                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12310480                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12310480                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12310480                       # number of overall hits
system.cpu1.icache.overall_hits::total       12310480                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2736320                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2736320                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2736320                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2736320                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2736320                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2736320                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12310497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12310497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12310497                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12310497                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12310497                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12310497                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst       160960                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total       160960                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst       160960                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total       160960                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst       160960                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total       160960                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2243210                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2243210                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2243210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2243210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2243210                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2243210                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160229.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160229.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160229.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160229.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160229.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160229.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45111                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227588225                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45367                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5016.602927                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.606987                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.393013                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.818777                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.181223                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17671308                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17671308                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3571692                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3571692                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8235                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8235                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8222                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8222                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21243000                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21243000                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21243000                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21243000                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       161245                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       161245                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       161245                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        161245                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       161245                       # number of overall misses
system.cpu1.dcache.overall_misses::total       161245                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  16221604830                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  16221604830                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  16221604830                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  16221604830                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  16221604830                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  16221604830                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17832553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17832553                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3571692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3571692                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8222                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8222                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21404245                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21404245                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21404245                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21404245                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009042                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009042                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007533                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007533                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007533                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007533                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 100602.219170                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100602.219170                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 100602.219170                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100602.219170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 100602.219170                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100602.219170                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10633                       # number of writebacks
system.cpu1.dcache.writebacks::total            10633                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       116134                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       116134                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       116134                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       116134                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       116134                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       116134                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45111                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45111                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45111                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45111                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45111                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4059714719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4059714719                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4059714719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4059714719                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4059714719                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4059714719                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002530                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002108                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002108                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89993.897697                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89993.897697                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89993.897697                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89993.897697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89993.897697                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89993.897697                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
