/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_dvp_ht.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 5/31/11 3:27p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue May 31 14:06:27 2011
 *                 MD5 Checksum         b0a0062767e487fe78d25d07b5b21b78
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7344/rdb/b0/bchp_dvp_ht.h $
 * 
 * Hydra_Software_Devel/2   5/31/11 3:27p albertl
 * SW7344-40: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_DVP_HT_H__
#define BCHP_DVP_HT_H__

/***************************************************************************
 *DVP_HT - Top Level DVP Registers
 ***************************************************************************/
#define BCHP_DVP_HT_CORE_REV                     0x001a0000 /* Digital Video Port Core Revision Number */
#define BCHP_DVP_HT_SW_INIT                      0x001a0004 /* Software Resets for Digital Video Port Core */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0 0x001a0008 /* HDMI TX 0 Input CRC Checker Configuration 0 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1 0x001a000c /* HDMI TX 0 Input CRC Checker Configuration 1 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL   0x001a0010 /* HDMI TX 0 Input CRC Checker Control */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0 0x001a0014 /* HDMI TX 0 Input CRC Checker Status 0 */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1 0x001a0018 /* HDMI TX 0 Input CRC Checker Status 1 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0 0x001a001c /* HDMI TX 0 Channel CRC Checker Configuration 0 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1 0x001a0020 /* HDMI TX 0 Channel CRC Checker Configuration 1 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL  0x001a0024 /* HDMI TX 0 Channel CRC Checker Control */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 0x001a0028 /* HDMI TX 0 Channel CRC Checker Status 0 */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 0x001a002c /* HDMI TX 0 Channel CRC Checker Status 1 */
#define BCHP_DVP_HT_TVG_CFG_0                    0x001a0030 /* Test Video Generator Configuration Register 0 */
#define BCHP_DVP_HT_TVG_CFG_1                    0x001a0034 /* Test Video Generator Configuration Register 1 */
#define BCHP_DVP_HT_TVG_BAR_CFG                  0x001a0038 /* Test Video Generator Color Bar Configuration Register */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A               0x001a003c /* Test Video Generator Color Bar Configuration Register 0A */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B               0x001a0040 /* Test Video Generator Color Bar Configuration Register 0B */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A               0x001a0044 /* Test Video Generator Color Bar Configuration Register 1A */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B               0x001a0048 /* Test Video Generator Color Bar Configuration Register 1B */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A               0x001a004c /* Test Video Generator Color Bar Configuration Register 2A */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B               0x001a0050 /* Test Video Generator Color Bar Configuration Register 2B */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A               0x001a0054 /* Test Video Generator Color Bar Configuration Register 3A */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B               0x001a0058 /* Test Video Generator Color Bar Configuration Register 3B */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A               0x001a005c /* Test Video Generator Color Bar Configuration Register 4A */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B               0x001a0060 /* Test Video Generator Color Bar Configuration Register 4B */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A               0x001a0064 /* Test Video Generator Color Bar Configuration Register 5A */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B               0x001a0068 /* Test Video Generator Color Bar Configuration Register 5B */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A               0x001a006c /* Test Video Generator Color Bar Configuration Register 6A */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B               0x001a0070 /* Test Video Generator Color Bar Configuration Register 6B */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A               0x001a0074 /* Test Video Generator Color Bar Configuration Register 7A */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B               0x001a0078 /* Test Video Generator Color Bar Configuration Register 7B */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_0            0x001a007c /* Test Video Generator Pattern Configuration Register 0 */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1            0x001a0080 /* Test Video Generator Pattern Configuration Register 1 */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP             0x001a0084 /* Test Video Generator Output Re-map Register */
#define BCHP_DVP_HT_TVG_GRID_CFG_0               0x001a0088 /* Test Video Generator Grid Configuration Register 0 */
#define BCHP_DVP_HT_TVG_GRID_CFG_1               0x001a008c /* Test Video Generator Grid Configuration Register 0 */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0             0x001a0090 /* Test Video Generator 3D Color Bar Configuration Register 0 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0             0x001a0094 /* Test Video Generator Format Configuration Register 0 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1             0x001a0098 /* Test Video Generator Format Configuration Register 1 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2             0x001a009c /* Test Video Generator Format Configuration Register 2 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3             0x001a00a0 /* Test Video Generator Format Configuration Register 3 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4             0x001a00a4 /* Test Video Generator Format Configuration Register 4 */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5             0x001a00a8 /* Test Video Generator Format Configuration Register 5 */
#define BCHP_DVP_HT_TVG_3D_CFG_0                 0x001a00ac /* Test Video Generator 3D Configuration Register 0 */
#define BCHP_DVP_HT_TVG_3D_CFG_1                 0x001a00b0 /* Test Video Generator 3D Configuration Register 1 */
#define BCHP_DVP_HT_TVG_3D_CFG_2                 0x001a00b4 /* Test Video Generator 3D Configuration Register 2 */
#define BCHP_DVP_HT_TVG_3D_CFG_3                 0x001a00b8 /* Test Video Generator 3D Configuration Register 3 */
#define BCHP_DVP_HT_CLOCK_STOP                   0x001a00bc /* Clock Stop for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG              0x001a00c0 /* Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO            0x001a00c4 /* Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC         0x001a00c8 /* Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT         0x001a00cc /* Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT        0x001a00d0 /* Test Audio Generator for HDMI_TX */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0        0x001a00d4 /* Spare Bits For ECO's */

/***************************************************************************
 *CORE_REV - Digital Video Port Core Revision Number
 ***************************************************************************/
/* DVP_HT :: CORE_REV :: reserved0 [31:24] */
#define BCHP_DVP_HT_CORE_REV_reserved0_MASK                        0xff000000
#define BCHP_DVP_HT_CORE_REV_reserved0_SHIFT                       24

/* DVP_HT :: CORE_REV :: SOFTWARE_REV_NUMBER [23:16] */
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_MASK              0x00ff0000
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_SHIFT             16
#define BCHP_DVP_HT_CORE_REV_SOFTWARE_REV_NUMBER_DEFAULT           0

/* DVP_HT :: CORE_REV :: MAJOR_REV_NUMBER [15:08] */
#define BCHP_DVP_HT_CORE_REV_MAJOR_REV_NUMBER_MASK                 0x0000ff00
#define BCHP_DVP_HT_CORE_REV_MAJOR_REV_NUMBER_SHIFT                8

/* DVP_HT :: CORE_REV :: MINOR_REV_NUMBER [07:00] */
#define BCHP_DVP_HT_CORE_REV_MINOR_REV_NUMBER_MASK                 0x000000ff
#define BCHP_DVP_HT_CORE_REV_MINOR_REV_NUMBER_SHIFT                0

/***************************************************************************
 *SW_INIT - Software Resets for Digital Video Port Core
 ***************************************************************************/
/* DVP_HT :: SW_INIT :: reserved0 [31:07] */
#define BCHP_DVP_HT_SW_INIT_reserved0_MASK                         0xffffff80
#define BCHP_DVP_HT_SW_INIT_reserved0_SHIFT                        7

/* DVP_HT :: SW_INIT :: HDCP [06:06] */
#define BCHP_DVP_HT_SW_INIT_HDCP_MASK                              0x00000040
#define BCHP_DVP_HT_SW_INIT_HDCP_SHIFT                             6
#define BCHP_DVP_HT_SW_INIT_HDCP_DEFAULT                           0

/* DVP_HT :: SW_INIT :: RATE_MANAGER [05:05] */
#define BCHP_DVP_HT_SW_INIT_RATE_MANAGER_MASK                      0x00000020
#define BCHP_DVP_HT_SW_INIT_RATE_MANAGER_SHIFT                     5
#define BCHP_DVP_HT_SW_INIT_RATE_MANAGER_DEFAULT                   0

/* DVP_HT :: SW_INIT :: FORMAT_DETECT [04:04] */
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_MASK                     0x00000010
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_SHIFT                    4
#define BCHP_DVP_HT_SW_INIT_FORMAT_DETECT_DEFAULT                  0

/* DVP_HT :: SW_INIT :: HDMI [03:03] */
#define BCHP_DVP_HT_SW_INIT_HDMI_MASK                              0x00000008
#define BCHP_DVP_HT_SW_INIT_HDMI_SHIFT                             3
#define BCHP_DVP_HT_SW_INIT_HDMI_DEFAULT                           0

/* DVP_HT :: SW_INIT :: HDMI_TX_0 [02:02] */
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_MASK                         0x00000004
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_SHIFT                        2
#define BCHP_DVP_HT_SW_INIT_HDMI_TX_0_DEFAULT                      0

/* DVP_HT :: SW_INIT :: TVG [01:01] */
#define BCHP_DVP_HT_SW_INIT_TVG_MASK                               0x00000002
#define BCHP_DVP_HT_SW_INIT_TVG_SHIFT                              1
#define BCHP_DVP_HT_SW_INIT_TVG_DEFAULT                            0

/* DVP_HT :: SW_INIT :: DVP [00:00] */
#define BCHP_DVP_HT_SW_INIT_DVP_MASK                               0x00000001
#define BCHP_DVP_HT_SW_INIT_DVP_SHIFT                              0
#define BCHP_DVP_HT_SW_INIT_DVP_DEFAULT                            0

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CFG_0 - HDMI TX 0 Input CRC Checker Configuration 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: reserved0 [31:03] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_reserved0_MASK    0xfffffff8
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_reserved0_SHIFT   3

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: OUTPUT_CRC_EXPECTS_INPUT_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_0 :: CRC_RESET_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_0_CRC_RESET_MODE_DEFAULT 0

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CFG_1 - HDMI TX 0 Input CRC Checker Configuration 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT 1

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT 1

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_CTL - HDMI TX 0 Input CRC Checker Control
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_reserved0_MASK      0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_reserved0_SHIFT     5

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT 4
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_MASK       0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_SHIFT      1
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_SAVE_CRC_DEFAULT    0

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_MASK     0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_SHIFT    0
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT  1

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_STATUS_0 - HDMI TX 0 Input CRC Checker Status 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_reserved0_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_reserved0_SHIFT 16

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_CRC_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_IN_CRC_CHECK_STATUS_1 - HDMI TX 0 Input CRC Checker Status 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_reserved0_MASK 0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_reserved0_SHIFT 24

/* DVP_HT :: HDMI_TX_0_IN_CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_DVP_HT_HDMI_TX_0_IN_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CFG_0 - HDMI TX 0 Channel CRC Checker Configuration 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: reserved0 [31:03] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_reserved0_MASK   0xfffffff8
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_reserved0_SHIFT  3

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: OUTPUT_CRC_EXPECTS_INPUT_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_OUTPUT_CRC_EXPECTS_INPUT_CRC_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: CRC_AUTO_CLEAR_ERROR [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_MASK 0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_SHIFT 1
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_AUTO_CLEAR_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_0 :: CRC_RESET_MODE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_MASK 0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_0_CRC_RESET_MODE_DEFAULT 0

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CFG_1 - HDMI TX 0 Channel CRC Checker Configuration 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_1 :: CRC_EXPECTED_VALUE [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_SHIFT 16
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_EXPECTED_VALUE_DEFAULT 1

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CFG_1 :: CRC_INITIAL_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_SHIFT 0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CFG_1_CRC_INITIAL_VALUE_DEFAULT 1

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_CTL - HDMI TX 0 Channel CRC Checker Control
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: reserved0 [31:05] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_reserved0_MASK     0xffffffe0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_reserved0_SHIFT    5

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: CRC_CLEAR_ERROR [04:04] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_MASK 0x00000010
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_SHIFT 4
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CLEAR_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: CRC_CHECK_ERROR [03:03] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_MASK 0x00000008
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_SHIFT 3
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_CRC_CHECK_ERROR_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: RESET_AND_SAVE_CRC [02:02] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_MASK 0x00000004
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_SHIFT 2
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_RESET_AND_SAVE_CRC_DEFAULT 0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: SAVE_CRC [01:01] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_MASK      0x00000002
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_SHIFT     1
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_SAVE_CRC_DEFAULT   0

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_CTL :: ENABLE_CRC [00:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_MASK    0x00000001
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_SHIFT   0
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_CTL_ENABLE_CRC_DEFAULT 1

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 - HDMI TX 0 Channel CRC Checker Status 0
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_reserved0_MASK 0xffff0000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_reserved0_SHIFT 16

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_0 :: CRC_VALUE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_CRC_VALUE_MASK 0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_0_CRC_VALUE_SHIFT 0

/***************************************************************************
 *HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 - HDMI TX 0 Channel CRC Checker Status 1
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 :: reserved0 [31:24] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_reserved0_MASK 0xff000000
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_reserved0_SHIFT 24

/* DVP_HT :: HDMI_TX_0_OUT_CRC_CHECK_STATUS_1 :: CRC_WORDS_CHECKED [23:00] */
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_MASK 0x00ffffff
#define BCHP_DVP_HT_HDMI_TX_0_OUT_CRC_CHECK_STATUS_1_CRC_WORDS_CHECKED_SHIFT 0

/***************************************************************************
 *TVG_CFG_0 - Test Video Generator Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_CFG_0 :: reserved0 [31:10] */
#define BCHP_DVP_HT_TVG_CFG_0_reserved0_MASK                       0xfffffc00
#define BCHP_DVP_HT_TVG_CFG_0_reserved0_SHIFT                      10

/* DVP_HT :: TVG_CFG_0 :: UNIQUIFY_PATTERN [09:09] */
#define BCHP_DVP_HT_TVG_CFG_0_UNIQUIFY_PATTERN_MASK                0x00000200
#define BCHP_DVP_HT_TVG_CFG_0_UNIQUIFY_PATTERN_SHIFT               9
#define BCHP_DVP_HT_TVG_CFG_0_UNIQUIFY_PATTERN_DEFAULT             0

/* DVP_HT :: TVG_CFG_0 :: CONSTANT_NON_DE_PIXELS [08:08] */
#define BCHP_DVP_HT_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_MASK          0x00000100
#define BCHP_DVP_HT_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_SHIFT         8
#define BCHP_DVP_HT_TVG_CFG_0_CONSTANT_NON_DE_PIXELS_DEFAULT       0

/* DVP_HT :: TVG_CFG_0 :: reserved1 [07:07] */
#define BCHP_DVP_HT_TVG_CFG_0_reserved1_MASK                       0x00000080
#define BCHP_DVP_HT_TVG_CFG_0_reserved1_SHIFT                      7

/* DVP_HT :: TVG_CFG_0 :: PATTERN_SELECT [06:04] */
#define BCHP_DVP_HT_TVG_CFG_0_PATTERN_SELECT_MASK                  0x00000070
#define BCHP_DVP_HT_TVG_CFG_0_PATTERN_SELECT_SHIFT                 4
#define BCHP_DVP_HT_TVG_CFG_0_PATTERN_SELECT_DEFAULT               0

/* DVP_HT :: TVG_CFG_0 :: reserved2 [03:02] */
#define BCHP_DVP_HT_TVG_CFG_0_reserved2_MASK                       0x0000000c
#define BCHP_DVP_HT_TVG_CFG_0_reserved2_SHIFT                      2

/* DVP_HT :: TVG_CFG_0 :: TEST_MODE [01:00] */
#define BCHP_DVP_HT_TVG_CFG_0_TEST_MODE_MASK                       0x00000003
#define BCHP_DVP_HT_TVG_CFG_0_TEST_MODE_SHIFT                      0
#define BCHP_DVP_HT_TVG_CFG_0_TEST_MODE_DEFAULT                    0

/***************************************************************************
 *TVG_CFG_1 - Test Video Generator Configuration Register 1
 ***************************************************************************/
/* DVP_HT :: TVG_CFG_1 :: reserved0 [31:29] */
#define BCHP_DVP_HT_TVG_CFG_1_reserved0_MASK                       0xe0000000
#define BCHP_DVP_HT_TVG_CFG_1_reserved0_SHIFT                      29

/* DVP_HT :: TVG_CFG_1 :: NCO_STEP_SIZE [28:00] */
#define BCHP_DVP_HT_TVG_CFG_1_NCO_STEP_SIZE_MASK                   0x1fffffff
#define BCHP_DVP_HT_TVG_CFG_1_NCO_STEP_SIZE_SHIFT                  0
#define BCHP_DVP_HT_TVG_CFG_1_NCO_STEP_SIZE_DEFAULT                123032917

/***************************************************************************
 *TVG_BAR_CFG - Test Video Generator Color Bar Configuration Register
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG :: reserved0 [31:24] */
#define BCHP_DVP_HT_TVG_BAR_CFG_reserved0_MASK                     0xff000000
#define BCHP_DVP_HT_TVG_BAR_CFG_reserved0_SHIFT                    24

/* DVP_HT :: TVG_BAR_CFG :: SHIFT [23:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_MASK                         0x00ff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_SHIFT                        16
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_DEFAULT                      0

/* DVP_HT :: TVG_BAR_CFG :: SHIFT_DIR [15:15] */
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_DIR_MASK                     0x00008000
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_DIR_SHIFT                    15
#define BCHP_DVP_HT_TVG_BAR_CFG_SHIFT_DIR_DEFAULT                  0

/* DVP_HT :: TVG_BAR_CFG :: HORIZONTAL [14:14] */
#define BCHP_DVP_HT_TVG_BAR_CFG_HORIZONTAL_MASK                    0x00004000
#define BCHP_DVP_HT_TVG_BAR_CFG_HORIZONTAL_SHIFT                   14
#define BCHP_DVP_HT_TVG_BAR_CFG_HORIZONTAL_DEFAULT                 0

/* DVP_HT :: TVG_BAR_CFG :: reserved1 [13:10] */
#define BCHP_DVP_HT_TVG_BAR_CFG_reserved1_MASK                     0x00003c00
#define BCHP_DVP_HT_TVG_BAR_CFG_reserved1_SHIFT                    10

/* DVP_HT :: TVG_BAR_CFG :: BAR_WIDTH [09:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_BAR_WIDTH_MASK                     0x000003ff
#define BCHP_DVP_HT_TVG_BAR_CFG_BAR_WIDTH_SHIFT                    0
#define BCHP_DVP_HT_TVG_BAR_CFG_BAR_WIDTH_DEFAULT                  240

/***************************************************************************
 *TVG_BAR_CFG_0A - Test Video Generator Color Bar Configuration Register 0A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_0A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_0A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH2_DEFAULT                     3276

/* DVP_HT :: TVG_BAR_CFG_0A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_0A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_0A_CH1_DEFAULT                     3276

/***************************************************************************
 *TVG_BAR_CFG_0B - Test Video Generator Color Bar Configuration Register 0B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_0B :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_reserved0_MASK                  0xfffff000
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_reserved0_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_0B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_0B_CH0_DEFAULT                     3276

/***************************************************************************
 *TVG_BAR_CFG_1A - Test Video Generator Color Bar Configuration Register 1A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_1A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_1A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH2_DEFAULT                     3276

/* DVP_HT :: TVG_BAR_CFG_1A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_1A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_1A_CH1_DEFAULT                     3276

/***************************************************************************
 *TVG_BAR_CFG_1B - Test Video Generator Color Bar Configuration Register 1B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_1B :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_reserved0_MASK                  0xfffff000
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_reserved0_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_1B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_1B_CH0_DEFAULT                     0

/***************************************************************************
 *TVG_BAR_CFG_2A - Test Video Generator Color Bar Configuration Register 2A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_2A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_2A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH2_DEFAULT                     0

/* DVP_HT :: TVG_BAR_CFG_2A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_2A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_2A_CH1_DEFAULT                     3276

/***************************************************************************
 *TVG_BAR_CFG_2B - Test Video Generator Color Bar Configuration Register 2B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_2B :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_reserved0_MASK                  0xfffff000
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_reserved0_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_2B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_2B_CH0_DEFAULT                     3276

/***************************************************************************
 *TVG_BAR_CFG_3A - Test Video Generator Color Bar Configuration Register 3A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_3A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_3A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH2_DEFAULT                     0

/* DVP_HT :: TVG_BAR_CFG_3A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_3A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_3A_CH1_DEFAULT                     3276

/***************************************************************************
 *TVG_BAR_CFG_3B - Test Video Generator Color Bar Configuration Register 3B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_3B :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_reserved0_MASK                  0xfffff000
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_reserved0_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_3B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_3B_CH0_DEFAULT                     0

/***************************************************************************
 *TVG_BAR_CFG_4A - Test Video Generator Color Bar Configuration Register 4A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_4A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_4A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH2_DEFAULT                     3276

/* DVP_HT :: TVG_BAR_CFG_4A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_4A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_4A_CH1_DEFAULT                     0

/***************************************************************************
 *TVG_BAR_CFG_4B - Test Video Generator Color Bar Configuration Register 4B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_4B :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_reserved0_MASK                  0xfffff000
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_reserved0_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_4B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_4B_CH0_DEFAULT                     3276

/***************************************************************************
 *TVG_BAR_CFG_5A - Test Video Generator Color Bar Configuration Register 5A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_5A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_5A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH2_DEFAULT                     3276

/* DVP_HT :: TVG_BAR_CFG_5A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_5A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_5A_CH1_DEFAULT                     0

/***************************************************************************
 *TVG_BAR_CFG_5B - Test Video Generator Color Bar Configuration Register 5B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_5B :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_reserved0_MASK                  0xfffff000
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_reserved0_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_5B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_5B_CH0_DEFAULT                     0

/***************************************************************************
 *TVG_BAR_CFG_6A - Test Video Generator Color Bar Configuration Register 6A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_6A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_6A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH2_DEFAULT                     0

/* DVP_HT :: TVG_BAR_CFG_6A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_6A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_6A_CH1_DEFAULT                     0

/***************************************************************************
 *TVG_BAR_CFG_6B - Test Video Generator Color Bar Configuration Register 6B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_6B :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_reserved0_MASK                  0xfffff000
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_reserved0_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_6B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_6B_CH0_DEFAULT                     3276

/***************************************************************************
 *TVG_BAR_CFG_7A - Test Video Generator Color Bar Configuration Register 7A
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_7A :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_reserved0_SHIFT                 28

/* DVP_HT :: TVG_BAR_CFG_7A :: CH2 [27:16] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH2_MASK                        0x0fff0000
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH2_SHIFT                       16
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH2_DEFAULT                     0

/* DVP_HT :: TVG_BAR_CFG_7A :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_reserved1_MASK                  0x0000f000
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_reserved1_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_7A :: CH1 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH1_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH1_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_7A_CH1_DEFAULT                     0

/***************************************************************************
 *TVG_BAR_CFG_7B - Test Video Generator Color Bar Configuration Register 7B
 ***************************************************************************/
/* DVP_HT :: TVG_BAR_CFG_7B :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_reserved0_MASK                  0xfffff000
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_reserved0_SHIFT                 12

/* DVP_HT :: TVG_BAR_CFG_7B :: CH0 [11:00] */
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_CH0_MASK                        0x00000fff
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_CH0_SHIFT                       0
#define BCHP_DVP_HT_TVG_BAR_CFG_7B_CH0_DEFAULT                     0

/***************************************************************************
 *TVG_PATTERN_CFG_0 - Test Video Generator Pattern Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_PATTERN_CFG_0 :: INIT_VAL [31:00] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_0_INIT_VAL_MASK                0xffffffff
#define BCHP_DVP_HT_TVG_PATTERN_CFG_0_INIT_VAL_SHIFT               0
#define BCHP_DVP_HT_TVG_PATTERN_CFG_0_INIT_VAL_DEFAULT             1

/***************************************************************************
 *TVG_PATTERN_CFG_1 - Test Video Generator Pattern Configuration Register 1
 ***************************************************************************/
/* DVP_HT :: TVG_PATTERN_CFG_1 :: reserved0 [31:04] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_reserved0_MASK               0xfffffff0
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_reserved0_SHIFT              4

/* DVP_HT :: TVG_PATTERN_CFG_1 :: INIT_VAL_MSN [03:00] */
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_INIT_VAL_MSN_MASK            0x0000000f
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_INIT_VAL_MSN_SHIFT           0
#define BCHP_DVP_HT_TVG_PATTERN_CFG_1_INIT_VAL_MSN_DEFAULT         0

/***************************************************************************
 *TVG_OUTPUT_REMAP - Test Video Generator Output Re-map Register
 ***************************************************************************/
/* DVP_HT :: TVG_OUTPUT_REMAP :: reserved0 [31:12] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_reserved0_MASK                0xfffff000
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_reserved0_SHIFT               12

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH2_EVEN [11:10] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_MASK             0x00000c00
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_SHIFT            10
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_EVEN_DEFAULT          2

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH2_ODD [09:08] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_ODD_MASK              0x00000300
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_ODD_SHIFT             8
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH2_ODD_DEFAULT           2

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH1_EVEN [07:06] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_MASK             0x000000c0
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_SHIFT            6
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_EVEN_DEFAULT          1

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH1_ODD [05:04] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_ODD_MASK              0x00000030
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_ODD_SHIFT             4
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH1_ODD_DEFAULT           1

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH0_EVEN [03:02] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_MASK             0x0000000c
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_SHIFT            2
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_EVEN_DEFAULT          0

/* DVP_HT :: TVG_OUTPUT_REMAP :: SEL_CH0_ODD [01:00] */
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_ODD_MASK              0x00000003
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_ODD_SHIFT             0
#define BCHP_DVP_HT_TVG_OUTPUT_REMAP_SEL_CH0_ODD_DEFAULT           0

/***************************************************************************
 *TVG_GRID_CFG_0 - Test Video Generator Grid Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_GRID_CFG_0 :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_reserved0_MASK                  0xf0000000
#define BCHP_DVP_HT_TVG_GRID_CFG_0_reserved0_SHIFT                 28

/* DVP_HT :: TVG_GRID_CFG_0 :: HORZ_WIDTH [27:24] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_WIDTH_MASK                 0x0f000000
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_WIDTH_SHIFT                24
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_WIDTH_DEFAULT              2

/* DVP_HT :: TVG_GRID_CFG_0 :: HORZ_PITCH [23:16] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_PITCH_MASK                 0x00ff0000
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_PITCH_SHIFT                16
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_PITCH_DEFAULT              128

/* DVP_HT :: TVG_GRID_CFG_0 :: HORZ_OFFSET_2 [15:08] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_2_MASK              0x0000ff00
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_2_SHIFT             8
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_2_DEFAULT           64

/* DVP_HT :: TVG_GRID_CFG_0 :: HORZ_OFFSET_1 [07:00] */
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_1_MASK              0x000000ff
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_1_SHIFT             0
#define BCHP_DVP_HT_TVG_GRID_CFG_0_HORZ_OFFSET_1_DEFAULT           0

/***************************************************************************
 *TVG_GRID_CFG_1 - Test Video Generator Grid Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_SHIFT [31:28] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_SHIFT_MASK                 0xf0000000
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_SHIFT_SHIFT                28
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_SHIFT_DEFAULT              0

/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_WIDTH [27:24] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_WIDTH_MASK                 0x0f000000
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_WIDTH_SHIFT                24
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_WIDTH_DEFAULT              2

/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_PITCH [23:16] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_PITCH_MASK                 0x00ff0000
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_PITCH_SHIFT                16
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_PITCH_DEFAULT              128

/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_OFFSET_2 [15:08] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_2_MASK              0x0000ff00
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_2_SHIFT             8
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_2_DEFAULT           64

/* DVP_HT :: TVG_GRID_CFG_1 :: VERT_OFFSET_1 [07:00] */
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_1_MASK              0x000000ff
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_1_SHIFT             0
#define BCHP_DVP_HT_TVG_GRID_CFG_1_VERT_OFFSET_1_DEFAULT           64

/***************************************************************************
 *TVG_3D_BAR_CFG_0 - Test Video Generator 3D Color Bar Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_3D_BAR_CFG_0 :: reserved0 [31:24] */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_reserved0_MASK                0xff000000
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_reserved0_SHIFT               24

/* DVP_HT :: TVG_3D_BAR_CFG_0 :: REPEAT_COUNT [23:16] */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_REPEAT_COUNT_MASK             0x00ff0000
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_REPEAT_COUNT_SHIFT            16
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_REPEAT_COUNT_DEFAULT          16

/* DVP_HT :: TVG_3D_BAR_CFG_0 :: LEFT_SHIFT [15:08] */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_LEFT_SHIFT_MASK               0x0000ff00
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_LEFT_SHIFT_SHIFT              8
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_LEFT_SHIFT_DEFAULT            2

/* DVP_HT :: TVG_3D_BAR_CFG_0 :: RIGHT_SHIFT [07:00] */
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_MASK              0x000000ff
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_SHIFT             0
#define BCHP_DVP_HT_TVG_3D_BAR_CFG_0_RIGHT_SHIFT_DEFAULT           2

/***************************************************************************
 *TVG_FORMAT_CFG_0 - Test Video Generator Format Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_0 :: reserved0 [31:27] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_reserved0_MASK                0xf8000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_reserved0_SHIFT               27

/* DVP_HT :: TVG_FORMAT_CFG_0 :: HBP [26:16] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HBP_MASK                      0x07ff0000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HBP_SHIFT                     16
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HBP_DEFAULT                   144

/* DVP_HT :: TVG_FORMAT_CFG_0 :: reserved1 [15:11] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_reserved1_MASK                0x0000f800
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_reserved1_SHIFT               11

/* DVP_HT :: TVG_FORMAT_CFG_0 :: HSP [10:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HSP_MASK                      0x000007ff
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HSP_SHIFT                     0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_0_HSP_DEFAULT                   44

/***************************************************************************
 *TVG_FORMAT_CFG_1 - Test Video Generator Format Configuration Register 1
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_1 :: reserved0 [31:29] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_reserved0_MASK                0xe0000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_reserved0_SHIFT               29

/* DVP_HT :: TVG_FORMAT_CFG_1 :: HFP [28:16] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HFP_MASK                      0x1fff0000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HFP_SHIFT                     16
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HFP_DEFAULT                   88

/* DVP_HT :: TVG_FORMAT_CFG_1 :: reserved1 [15:14] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_reserved1_MASK                0x0000c000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_reserved1_SHIFT               14

/* DVP_HT :: TVG_FORMAT_CFG_1 :: HAP [13:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HAP_MASK                      0x00003fff
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HAP_SHIFT                     0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_1_HAP_DEFAULT                   1920

/***************************************************************************
 *TVG_FORMAT_CFG_2 - Test Video Generator Format Configuration Register 2
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_2 :: HSP_POL [31:31] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_HSP_POL_MASK                  0x80000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_HSP_POL_SHIFT                 31
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_HSP_POL_DEFAULT               1

/* DVP_HT :: TVG_FORMAT_CFG_2 :: VSP_POL [30:30] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_POL_MASK                  0x40000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_POL_SHIFT                 30
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_POL_DEFAULT               1

/* DVP_HT :: TVG_FORMAT_CFG_2 :: reserved0 [29:29] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved0_MASK                0x20000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved0_SHIFT               29

/* DVP_HT :: TVG_FORMAT_CFG_2 :: VBP_1 [28:20] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VBP_1_MASK                    0x1ff00000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VBP_1_SHIFT                   20
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VBP_1_DEFAULT                 36

/* DVP_HT :: TVG_FORMAT_CFG_2 :: reserved1 [19:15] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved1_MASK                0x000f8000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved1_SHIFT               15

/* DVP_HT :: TVG_FORMAT_CFG_2 :: VSP_1 [14:10] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_1_MASK                    0x00007c00
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_1_SHIFT                   10
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VSP_1_DEFAULT                 5

/* DVP_HT :: TVG_FORMAT_CFG_2 :: reserved2 [09:07] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved2_MASK                0x00000380
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_reserved2_SHIFT               7

/* DVP_HT :: TVG_FORMAT_CFG_2 :: VFP_1 [06:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VFP_1_MASK                    0x0000007f
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VFP_1_SHIFT                   0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_2_VFP_1_DEFAULT                 4

/***************************************************************************
 *TVG_FORMAT_CFG_3 - Test Video Generator Format Configuration Register 3
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_3 :: reserved0 [31:30] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_reserved0_MASK                0xc0000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_reserved0_SHIFT               30

/* DVP_HT :: TVG_FORMAT_CFG_3 :: VSP_OFFSET_1 [29:16] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VSP_OFFSET_1_MASK             0x3fff0000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VSP_OFFSET_1_SHIFT            16
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VSP_OFFSET_1_DEFAULT          0

/* DVP_HT :: TVG_FORMAT_CFG_3 :: reserved1 [15:13] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_reserved1_MASK                0x0000e000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_reserved1_SHIFT               13

/* DVP_HT :: TVG_FORMAT_CFG_3 :: VAL_1 [12:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VAL_1_MASK                    0x00001fff
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VAL_1_SHIFT                   0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_3_VAL_1_DEFAULT                 1080

/***************************************************************************
 *TVG_FORMAT_CFG_4 - Test Video Generator Format Configuration Register 4
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_4 :: reserved0 [31:29] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved0_MASK                0xe0000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved0_SHIFT               29

/* DVP_HT :: TVG_FORMAT_CFG_4 :: VBP_2 [28:20] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VBP_2_MASK                    0x1ff00000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VBP_2_SHIFT                   20
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VBP_2_DEFAULT                 36

/* DVP_HT :: TVG_FORMAT_CFG_4 :: reserved1 [19:15] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved1_MASK                0x000f8000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved1_SHIFT               15

/* DVP_HT :: TVG_FORMAT_CFG_4 :: VSP_2 [14:10] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VSP_2_MASK                    0x00007c00
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VSP_2_SHIFT                   10
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VSP_2_DEFAULT                 5

/* DVP_HT :: TVG_FORMAT_CFG_4 :: reserved2 [09:07] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved2_MASK                0x00000380
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_reserved2_SHIFT               7

/* DVP_HT :: TVG_FORMAT_CFG_4 :: VFP_2 [06:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VFP_2_MASK                    0x0000007f
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VFP_2_SHIFT                   0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_4_VFP_2_DEFAULT                 4

/***************************************************************************
 *TVG_FORMAT_CFG_5 - Test Video Generator Format Configuration Register 5
 ***************************************************************************/
/* DVP_HT :: TVG_FORMAT_CFG_5 :: reserved0 [31:30] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_reserved0_MASK                0xc0000000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_reserved0_SHIFT               30

/* DVP_HT :: TVG_FORMAT_CFG_5 :: VSP_OFFSET_2 [29:16] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VSP_OFFSET_2_MASK             0x3fff0000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VSP_OFFSET_2_SHIFT            16
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VSP_OFFSET_2_DEFAULT          0

/* DVP_HT :: TVG_FORMAT_CFG_5 :: reserved1 [15:13] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_reserved1_MASK                0x0000e000
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_reserved1_SHIFT               13

/* DVP_HT :: TVG_FORMAT_CFG_5 :: VAL_2 [12:00] */
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VAL_2_MASK                    0x00001fff
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VAL_2_SHIFT                   0
#define BCHP_DVP_HT_TVG_FORMAT_CFG_5_VAL_2_DEFAULT                 1080

/***************************************************************************
 *TVG_3D_CFG_0 - Test Video Generator 3D Configuration Register 0
 ***************************************************************************/
/* DVP_HT :: TVG_3D_CFG_0 :: reserved0 [31:29] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_reserved0_MASK                    0xe0000000
#define BCHP_DVP_HT_TVG_3D_CFG_0_reserved0_SHIFT                   29

/* DVP_HT :: TVG_3D_CFG_0 :: MASK_DE_IN_ACTIVE_SPACE [28:28] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_MASK      0x10000000
#define BCHP_DVP_HT_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_SHIFT     28
#define BCHP_DVP_HT_TVG_3D_CFG_0_MASK_DE_IN_ACTIVE_SPACE_DEFAULT   0

/* DVP_HT :: TVG_3D_CFG_0 :: ACTIVE_SPACE_OFFSET [27:15] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_MASK          0x0fff8000
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_SHIFT         15
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_OFFSET_DEFAULT       0

/* DVP_HT :: TVG_3D_CFG_0 :: reserved1 [14:13] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_reserved1_MASK                    0x00006000
#define BCHP_DVP_HT_TVG_3D_CFG_0_reserved1_SHIFT                   13

/* DVP_HT :: TVG_3D_CFG_0 :: ACTIVE_SPACE_SIZE [12:00] */
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_MASK            0x00001fff
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_SHIFT           0
#define BCHP_DVP_HT_TVG_3D_CFG_0_ACTIVE_SPACE_SIZE_DEFAULT         0

/***************************************************************************
 *TVG_3D_CFG_1 - Test Video Generator 3D Configuration Register 1
 ***************************************************************************/
/* DVP_HT :: TVG_3D_CFG_1 :: reserved0 [31:28] */
#define BCHP_DVP_HT_TVG_3D_CFG_1_reserved0_MASK                    0xf0000000
#define BCHP_DVP_HT_TVG_3D_CFG_1_reserved0_SHIFT                   28

/* DVP_HT :: TVG_3D_CFG_1 :: ACTIVE_SPACE_CH2 [27:16] */
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_MASK             0x0fff0000
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_SHIFT            16
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH2_DEFAULT          0

/* DVP_HT :: TVG_3D_CFG_1 :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_3D_CFG_1_reserved1_MASK                    0x0000f000
#define BCHP_DVP_HT_TVG_3D_CFG_1_reserved1_SHIFT                   12

/* DVP_HT :: TVG_3D_CFG_1 :: ACTIVE_SPACE_CH1 [11:00] */
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_MASK             0x00000fff
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_SHIFT            0
#define BCHP_DVP_HT_TVG_3D_CFG_1_ACTIVE_SPACE_CH1_DEFAULT          0

/***************************************************************************
 *TVG_3D_CFG_2 - Test Video Generator 3D Configuration Register 2
 ***************************************************************************/
/* DVP_HT :: TVG_3D_CFG_2 :: reserved0 [31:19] */
#define BCHP_DVP_HT_TVG_3D_CFG_2_reserved0_MASK                    0xfff80000
#define BCHP_DVP_HT_TVG_3D_CFG_2_reserved0_SHIFT                   19

/* DVP_HT :: TVG_3D_CFG_2 :: LEFTP_RIGHTN_3D_REPEAT [18:16] */
#define BCHP_DVP_HT_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_MASK       0x00070000
#define BCHP_DVP_HT_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_SHIFT      16
#define BCHP_DVP_HT_TVG_3D_CFG_2_LEFTP_RIGHTN_3D_REPEAT_DEFAULT    0

/* DVP_HT :: TVG_3D_CFG_2 :: reserved1 [15:12] */
#define BCHP_DVP_HT_TVG_3D_CFG_2_reserved1_MASK                    0x0000f000
#define BCHP_DVP_HT_TVG_3D_CFG_2_reserved1_SHIFT                   12

/* DVP_HT :: TVG_3D_CFG_2 :: ACTIVE_SPACE_CH0 [11:00] */
#define BCHP_DVP_HT_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_MASK             0x00000fff
#define BCHP_DVP_HT_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_SHIFT            0
#define BCHP_DVP_HT_TVG_3D_CFG_2_ACTIVE_SPACE_CH0_DEFAULT          0

/***************************************************************************
 *TVG_3D_CFG_3 - Test Video Generator 3D Configuration Register 3
 ***************************************************************************/
/* DVP_HT :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_POL [31:31] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_MASK          0x80000000
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_SHIFT         31
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_POL_DEFAULT       1

/* DVP_HT :: TVG_3D_CFG_3 :: reserved0 [30:30] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_reserved0_MASK                    0x40000000
#define BCHP_DVP_HT_TVG_3D_CFG_3_reserved0_SHIFT                   30

/* DVP_HT :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_OFFSET [29:16] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_MASK       0x3fff0000
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_SHIFT      16
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_OFFSET_DEFAULT    0

/* DVP_HT :: TVG_3D_CFG_3 :: reserved1 [15:14] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_reserved1_MASK                    0x0000c000
#define BCHP_DVP_HT_TVG_3D_CFG_3_reserved1_SHIFT                   14

/* DVP_HT :: TVG_3D_CFG_3 :: LEFTP_RIGHTN_3D_WIDTH [13:00] */
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_MASK        0x00003fff
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_SHIFT       0
#define BCHP_DVP_HT_TVG_3D_CFG_3_LEFTP_RIGHTN_3D_WIDTH_DEFAULT     0

/***************************************************************************
 *CLOCK_STOP - Clock Stop for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: CLOCK_STOP :: reserved0 [31:02] */
#define BCHP_DVP_HT_CLOCK_STOP_reserved0_MASK                      0xfffffffc
#define BCHP_DVP_HT_CLOCK_STOP_reserved0_SHIFT                     2

/* DVP_HT :: CLOCK_STOP :: PIXEL [01:01] */
#define BCHP_DVP_HT_CLOCK_STOP_PIXEL_MASK                          0x00000002
#define BCHP_DVP_HT_CLOCK_STOP_PIXEL_SHIFT                         1
#define BCHP_DVP_HT_CLOCK_STOP_PIXEL_DEFAULT                       1

/* DVP_HT :: CLOCK_STOP :: DVO [00:00] */
#define BCHP_DVP_HT_CLOCK_STOP_DVO_MASK                            0x00000001
#define BCHP_DVP_HT_CLOCK_STOP_DVO_SHIFT                           0
#define BCHP_DVP_HT_CLOCK_STOP_DVO_DEFAULT                         1

/***************************************************************************
 *HDMI_TX_TAG_CFG - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_CFG :: reserved0 [31:02] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_reserved0_MASK                 0xfffffffc
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_reserved0_SHIFT                2

/* DVP_HT :: HDMI_TX_TAG_CFG :: DATA_SEL [01:01] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_DATA_SEL_MASK                  0x00000002
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_DATA_SEL_SHIFT                 1
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_DATA_SEL_DEFAULT               0

/* DVP_HT :: HDMI_TX_TAG_CFG :: ENABLE [00:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_ENABLE_MASK                    0x00000001
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_ENABLE_SHIFT                   0
#define BCHP_DVP_HT_HDMI_TX_TAG_CFG_ENABLE_DEFAULT                 0

/***************************************************************************
 *HDMI_TX_TAG_AUDIO - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_AUDIO :: FORMAT [31:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_FORMAT_MASK                  0xffffffff
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_FORMAT_SHIFT                 0
#define BCHP_DVP_HT_HDMI_TX_TAG_AUDIO_FORMAT_DEFAULT               0

/***************************************************************************
 *HDMI_TX_TAG_NCO_SYNC - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_NCO_SYNC :: reserved0 [31:16] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_reserved0_MASK            0xffff0000
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_reserved0_SHIFT           16

/* DVP_HT :: HDMI_TX_TAG_NCO_SYNC :: STEP_SIZE [15:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_STEP_SIZE_MASK            0x0000ffff
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_STEP_SIZE_SHIFT           0
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_SYNC_STEP_SIZE_DEFAULT         0

/***************************************************************************
 *HDMI_TX_TAG_NCO_LEFT - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_NCO_LEFT :: reserved0 [31:12] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_reserved0_MASK            0xfffff000
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_reserved0_SHIFT           12

/* DVP_HT :: HDMI_TX_TAG_NCO_LEFT :: STEP_SIZE [11:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_STEP_SIZE_MASK            0x00000fff
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_STEP_SIZE_SHIFT           0
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_LEFT_STEP_SIZE_DEFAULT         0

/***************************************************************************
 *HDMI_TX_TAG_NCO_RIGHT - Test Audio Generator for HDMI_TX
 ***************************************************************************/
/* DVP_HT :: HDMI_TX_TAG_NCO_RIGHT :: reserved0 [31:12] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_reserved0_MASK           0xfffff000
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_reserved0_SHIFT          12

/* DVP_HT :: HDMI_TX_TAG_NCO_RIGHT :: STEP_SIZE [11:00] */
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_STEP_SIZE_MASK           0x00000fff
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_STEP_SIZE_SHIFT          0
#define BCHP_DVP_HT_HDMI_TX_TAG_NCO_RIGHT_STEP_SIZE_DEFAULT        0

/***************************************************************************
 *SPARE_REGISTER_BITS_0 - Spare Bits For ECO's
 ***************************************************************************/
/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_31 [31:31] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_MASK        0x80000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_SHIFT       31
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_31_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_30 [30:30] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_MASK        0x40000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_SHIFT       30
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_30_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_29 [29:29] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_MASK        0x20000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_SHIFT       29
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_29_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_28 [28:28] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_MASK        0x10000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_SHIFT       28
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_28_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_27 [27:27] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_MASK        0x08000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_SHIFT       27
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_27_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_26 [26:26] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_MASK        0x04000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_SHIFT       26
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_26_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_25 [25:25] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_MASK        0x02000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_SHIFT       25
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_25_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_24 [24:24] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_MASK        0x01000000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_SHIFT       24
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_24_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_23 [23:23] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_MASK        0x00800000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_SHIFT       23
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_23_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_22 [22:22] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_MASK        0x00400000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_SHIFT       22
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_22_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_21 [21:21] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_MASK        0x00200000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_SHIFT       21
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_21_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_20 [20:20] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_MASK        0x00100000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_SHIFT       20
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_20_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_19 [19:19] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_MASK        0x00080000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_SHIFT       19
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_19_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_18 [18:18] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_MASK        0x00040000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_SHIFT       18
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_18_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_17 [17:17] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_MASK        0x00020000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_SHIFT       17
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_17_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_16 [16:16] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_MASK        0x00010000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_SHIFT       16
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_16_DEFAULT     1

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_15 [15:15] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_MASK        0x00008000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_SHIFT       15
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_15_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_14 [14:14] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_MASK        0x00004000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_SHIFT       14
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_14_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_13 [13:13] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_MASK        0x00002000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_SHIFT       13
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_13_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_12 [12:12] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_MASK        0x00001000
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_SHIFT       12
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_12_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_11 [11:11] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_MASK        0x00000800
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_SHIFT       11
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_11_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_10 [10:10] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_MASK        0x00000400
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_SHIFT       10
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_10_DEFAULT     0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_9 [09:09] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_MASK         0x00000200
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_SHIFT        9
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_9_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_8 [08:08] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_MASK         0x00000100
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_SHIFT        8
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_8_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_7 [07:07] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_MASK         0x00000080
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_SHIFT        7
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_7_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_6 [06:06] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_MASK         0x00000040
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_SHIFT        6
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_6_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_5 [05:05] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_MASK         0x00000020
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_SHIFT        5
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_5_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_4 [04:04] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_MASK         0x00000010
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_SHIFT        4
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_4_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_3 [03:03] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_MASK         0x00000008
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_SHIFT        3
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_3_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_2 [02:02] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_MASK         0x00000004
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_SHIFT        2
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_2_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_1 [01:01] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_MASK         0x00000002
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_SHIFT        1
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_1_DEFAULT      0

/* DVP_HT :: SPARE_REGISTER_BITS_0 :: DVP_SPARE_0 [00:00] */
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_MASK         0x00000001
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_SHIFT        0
#define BCHP_DVP_HT_SPARE_REGISTER_BITS_0_DVP_SPARE_0_DEFAULT      0

#endif /* #ifndef BCHP_DVP_HT_H__ */

/* End of File */
