{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676048331784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676048331785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 22:28:51 2023 " "Processing started: Fri Feb 10 22:28:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676048331785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676048331785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676048331785 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676048332046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/csd/Imposters/alu.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/csd/Imposters/controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu_control.v(20) " "Verilog HDL information at alu_control.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1676048332083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "D:/csd/Imposters/register_file.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332084 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(10) " "Verilog HDL Expression warning at maincontroller.v(10): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048332086 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(11) " "Verilog HDL Expression warning at maincontroller.v(11): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048332086 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(12) " "Verilog HDL Expression warning at maincontroller.v(12): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048332086 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(13) " "Verilog HDL Expression warning at maincontroller.v(13): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048332086 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(15) " "Verilog HDL Expression warning at maincontroller.v(15): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048332086 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(19) " "Verilog HDL Expression warning at maincontroller.v(19): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 19 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048332086 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(20) " "Verilog HDL Expression warning at maincontroller.v(20): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 20 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048332086 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 maincontroller.v(22) " "Verilog HDL Expression warning at maincontroller.v(22): truncated literal to match 8 bits" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 22 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1676048332086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mainController " "Found entity 1: mainController" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332087 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "data_memory.v(20) " "Verilog HDL warning at data_memory.v(20): extended using \"x\" or \"z\"" {  } { { "data_memory.v" "" { Text "D:/csd/Imposters/data_memory.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1676048332088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "D:/csd/Imposters/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_n_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_N_bit " "Found entity 1: mux_N_bit" {  } { { "mux_N_bit.v" "" { Text "D:/csd/Imposters/mux_N_bit.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "sign_extension.v" "" { Text "D:/csd/Imposters/sign_extension.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "D:/csd/Imposters/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_add_only.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_add_only.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_add_only " "Found entity 1: alu_add_only" {  } { { "alu_add_only.v" "" { Text "D:/csd/Imposters/alu_add_only.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676048332094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RegWrite maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"RegWrite\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemWrite maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"MemWrite\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MemRead maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"MemRead\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Branch maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Branch\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALUSrc maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"ALUSrc\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alu0 maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Alu0\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Alu1 maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"Alu1\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"jump\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ALU_En maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"ALU_En\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_reg maincontroller.v(5) " "Verilog HDL Implicit Net warning at maincontroller.v(5): created implicit net for \"mem_reg\"" {  } { { "maincontroller.v" "" { Text "D:/csd/Imposters/maincontroller.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332094 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_control " "Elaborating entity \"alu_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676048332113 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_En alu_control.v(22) " "Verilog HDL Always Construct warning at alu_control.v(22): variable \"ALU_En\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_op alu_control.v(25) " "Verilog HDL Always Construct warning at alu_control.v(25): variable \"alu_op\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct alu_control.v(28) " "Verilog HDL Always Construct warning at alu_control.v(28): variable \"funct\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(35) " "Verilog HDL assignment warning at alu_control.v(35): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(51) " "Verilog HDL assignment warning at alu_control.v(51): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(55) " "Verilog HDL assignment warning at alu_control.v(55): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(59) " "Verilog HDL assignment warning at alu_control.v(59): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(63) " "Verilog HDL assignment warning at alu_control.v(63): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(67) " "Verilog HDL assignment warning at alu_control.v(67): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(28) " "Verilog HDL Case Statement warning at alu_control.v(28): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(74) " "Verilog HDL Always Construct warning at alu_control.v(74): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(93) " "Verilog HDL assignment warning at alu_control.v(93): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(98) " "Verilog HDL assignment warning at alu_control.v(98): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(100) " "Verilog HDL assignment warning at alu_control.v(100): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(74) " "Verilog HDL Case Statement warning at alu_control.v(74): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 74 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(108) " "Verilog HDL Always Construct warning at alu_control.v(108): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_control.v(117) " "Verilog HDL assignment warning at alu_control.v(117): truncated value with size 32 to match size of target (3)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_control.v(122) " "Verilog HDL assignment warning at alu_control.v(122): truncated value with size 32 to match size of target (3)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_control.v(127) " "Verilog HDL assignment warning at alu_control.v(127): truncated value with size 32 to match size of target (3)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alu_control.v(132) " "Verilog HDL assignment warning at alu_control.v(132): truncated value with size 32 to match size of target (3)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(108) " "Verilog HDL Case Statement warning at alu_control.v(108): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "funct3 alu_control.v(139) " "Verilog HDL Always Construct warning at alu_control.v(139): variable \"funct3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 139 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(143) " "Verilog HDL assignment warning at alu_control.v(143): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(148) " "Verilog HDL assignment warning at alu_control.v(148): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332114 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(152) " "Verilog HDL assignment warning at alu_control.v(152): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(153) " "Verilog HDL assignment warning at alu_control.v(153): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(157) " "Verilog HDL assignment warning at alu_control.v(157): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(158) " "Verilog HDL assignment warning at alu_control.v(158): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(162) " "Verilog HDL assignment warning at alu_control.v(162): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(163) " "Verilog HDL assignment warning at alu_control.v(163): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alu_control.v(167) " "Verilog HDL assignment warning at alu_control.v(167): truncated value with size 32 to match size of target (4)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 alu_control.v(168) " "Verilog HDL assignment warning at alu_control.v(168): truncated value with size 32 to match size of target (2)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_control.v(139) " "Verilog HDL Case Statement warning at alu_control.v(139): incomplete case statement has no default case item" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 139 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "equal_comp alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"equal_comp\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"mem\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_to_alu alu_control.v(20) " "Verilog HDL Always Construct warning at alu_control.v(20): inferring latch(es) for variable \"out_to_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[0\] alu_control.v(22) " "Inferred latch for \"out_to_alu\[0\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[1\] alu_control.v(22) " "Inferred latch for \"out_to_alu\[1\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[2\] alu_control.v(22) " "Inferred latch for \"out_to_alu\[2\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_to_alu\[3\] alu_control.v(22) " "Inferred latch for \"out_to_alu\[3\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[0\] alu_control.v(22) " "Inferred latch for \"mem\[0\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[1\] alu_control.v(22) " "Inferred latch for \"mem\[1\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem\[2\] alu_control.v(22) " "Inferred latch for \"mem\[2\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[0\] alu_control.v(22) " "Inferred latch for \"equal_comp\[0\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "equal_comp\[1\] alu_control.v(22) " "Inferred latch for \"equal_comp\[1\]\" at alu_control.v(22)" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676048332115 "|alu_control"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_to_alu\[0\]\$latch " "Latch out_to_alu\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op\[0\] " "Ports D and ENA on the latch are fed by the same signal alu_op\[0\]" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676048332373 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676048332373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_to_alu\[1\]\$latch " "Latch out_to_alu\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_op\[1\]" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676048332373 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676048332373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_to_alu\[2\]\$latch " "Latch out_to_alu\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instr\[14\] " "Ports D and ENA on the latch are fed by the same signal instr\[14\]" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676048332373 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676048332373 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "out_to_alu\[3\]\$latch " "Latch out_to_alu\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_op\[1\] " "Ports D and ENA on the latch are fed by the same signal alu_op\[1\]" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676048332373 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676048332373 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676048332469 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/csd/Imposters/output_files/RiscvProcessor.map.smsg " "Generated suppressed messages file D:/csd/Imposters/output_files/RiscvProcessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1676048332625 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676048332673 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332673 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[0\] " "No output dependent on input pin \"instr\[0\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[1\] " "No output dependent on input pin \"instr\[1\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[2\] " "No output dependent on input pin \"instr\[2\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[3\] " "No output dependent on input pin \"instr\[3\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[4\] " "No output dependent on input pin \"instr\[4\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[5\] " "No output dependent on input pin \"instr\[5\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[6\] " "No output dependent on input pin \"instr\[6\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[7\] " "No output dependent on input pin \"instr\[7\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[8\] " "No output dependent on input pin \"instr\[8\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[9\] " "No output dependent on input pin \"instr\[9\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[10\] " "No output dependent on input pin \"instr\[10\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[11\] " "No output dependent on input pin \"instr\[11\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[15\] " "No output dependent on input pin \"instr\[15\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[16\] " "No output dependent on input pin \"instr\[16\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[17\] " "No output dependent on input pin \"instr\[17\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[18\] " "No output dependent on input pin \"instr\[18\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[19\] " "No output dependent on input pin \"instr\[19\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[20\] " "No output dependent on input pin \"instr\[20\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[21\] " "No output dependent on input pin \"instr\[21\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[22\] " "No output dependent on input pin \"instr\[22\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[23\] " "No output dependent on input pin \"instr\[23\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[24\] " "No output dependent on input pin \"instr\[24\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[25\] " "No output dependent on input pin \"instr\[25\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[26\] " "No output dependent on input pin \"instr\[26\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[27\] " "No output dependent on input pin \"instr\[27\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[28\] " "No output dependent on input pin \"instr\[28\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[29\] " "No output dependent on input pin \"instr\[29\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instr\[31\] " "No output dependent on input pin \"instr\[31\]\"" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676048332691 "|alu_control|instr[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1676048332691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676048332692 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676048332692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676048332692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676048332692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676048332704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 22:28:52 2023 " "Processing ended: Fri Feb 10 22:28:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676048332704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676048332704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676048332704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676048332704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676048334068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676048334068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 22:28:53 2023 " "Processing started: Fri Feb 10 22:28:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676048334068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1676048334068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1676048334068 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1676048334142 ""}
{ "Info" "0" "" "Project  = Project1" {  } {  } 0 0 "Project  = Project1" 0 0 "Fitter" 0 0 1676048334142 ""}
{ "Info" "0" "" "Revision = RiscvProcessor" {  } {  } 0 0 "Revision = RiscvProcessor" 0 0 "Fitter" 0 0 1676048334142 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1676048334181 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RiscvProcessor EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"RiscvProcessor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1676048334185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676048334217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676048334217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1676048334217 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1676048334298 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1676048334305 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1676048334718 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1676048334718 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676048334720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676048334720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676048334720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676048334720 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1676048334720 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1676048334720 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1676048334721 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Pin instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[0] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Pin instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[1] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Pin instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[2] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Pin instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[3] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Pin instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[4] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Pin instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[5] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Pin instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[6] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Pin instr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[7] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Pin instr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[8] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Pin instr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[9] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Pin instr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[10] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Pin instr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[11] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Pin instr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[15] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[16\] " "Pin instr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[16] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[17\] " "Pin instr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[17] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[18\] " "Pin instr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[18] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[19\] " "Pin instr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[19] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[20\] " "Pin instr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[20] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[21\] " "Pin instr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[21] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[22\] " "Pin instr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[22] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[23\] " "Pin instr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[23] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[24\] " "Pin instr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[24] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[25\] " "Pin instr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[25] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[26\] " "Pin instr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[26] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[27\] " "Pin instr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[27] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[28\] " "Pin instr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[28] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[29\] " "Pin instr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[29] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[31\] " "Pin instr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[31] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_alu\[0\] " "Pin out_to_alu\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { out_to_alu[0] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_alu[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_alu\[1\] " "Pin out_to_alu\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { out_to_alu[1] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_alu[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_alu\[2\] " "Pin out_to_alu\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { out_to_alu[2] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_alu[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_to_alu\[3\] " "Pin out_to_alu\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { out_to_alu[3] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_alu[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "equal_comp\[0\] " "Pin equal_comp\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { equal_comp[0] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { equal_comp[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "equal_comp\[1\] " "Pin equal_comp\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { equal_comp[1] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { equal_comp[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem\[0\] " "Pin mem\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem[0] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem\[1\] " "Pin mem\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem[1] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem\[2\] " "Pin mem\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { mem[2] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mem[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Pin instr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[14] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[0\] " "Pin alu_op\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { alu_op[0] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_op[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[30\] " "Pin instr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[30] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Pin instr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[13] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Pin instr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { instr[12] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "alu_op\[1\] " "Pin alu_op\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { alu_op[1] } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 8 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { alu_op[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALU_En " "Pin ALU_En not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ALU_En } } } { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_En } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1676048335732 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1676048335732 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1676048335939 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RiscvProcessor.sdc " "Synopsys Design Constraints File file not found: 'RiscvProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1676048335939 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1676048335939 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1676048335940 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1676048335940 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1676048335941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_En~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node ALU_En~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676048335951 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "out_to_alu\[0\]~5 " "Destination node out_to_alu\[0\]~5" {  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_alu[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1676048335951 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1676048335951 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 9 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_En~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676048335951 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "out_to_alu\[0\]~5  " "Automatically promoted node out_to_alu\[0\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1676048335951 ""}  } { { "alu_control.v" "" { Text "D:/csd/Imposters/alu_control.v" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { out_to_alu[0]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/csd/Imposters/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1676048335951 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1676048336165 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676048336166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1676048336166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676048336166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1676048336166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1676048336167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1676048336167 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1676048336167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1676048336167 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1676048336167 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1676048336167 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "43 unused 2.5V 34 9 0 " "Number of I/O pins in group: 43 (unused VREF, 2.5V VCCIO, 34 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1676048336169 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1676048336169 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1676048336169 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676048336170 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676048336170 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676048336170 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676048336170 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676048336170 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676048336170 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676048336170 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1676048336170 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1676048336170 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1676048336170 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676048336198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1676048339465 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676048339604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1676048339610 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1676048340290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676048340290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1676048340472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "D:/csd/Imposters/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1676048342230 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1676048342230 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676048342398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1676048342398 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1676048342398 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1676048342398 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.11 " "Total time spent on timing analysis during the Fitter is 0.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1676048342407 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676048342451 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676048342675 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1676048342711 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1676048342934 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1676048343159 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/csd/Imposters/output_files/RiscvProcessor.fit.smsg " "Generated suppressed messages file D:/csd/Imposters/output_files/RiscvProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1676048343970 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5129 " "Peak virtual memory: 5129 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676048344144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 22:29:04 2023 " "Processing ended: Fri Feb 10 22:29:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676048344144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676048344144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676048344144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1676048344144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1676048345360 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676048345361 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 22:29:05 2023 " "Processing started: Fri Feb 10 22:29:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676048345361 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1676048345361 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1676048345361 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1676048347834 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1676048347909 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676048348833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 22:29:08 2023 " "Processing ended: Fri Feb 10 22:29:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676048348833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676048348833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676048348833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1676048348833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1676048349415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1676048350258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676048350258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 22:29:10 2023 " "Processing started: Fri Feb 10 22:29:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676048350258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676048350258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project1 -c RiscvProcessor " "Command: quartus_sta Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676048350258 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1676048350338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676048350451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676048350451 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676048350486 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1676048350487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1676048350626 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RiscvProcessor.sdc " "Synopsys Design Constraints File file not found: 'RiscvProcessor.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1676048350666 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1676048350667 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ALU_En ALU_En " "create_clock -period 1.000 -name ALU_En ALU_En" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676048350667 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1676048350667 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1676048350667 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676048350667 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1676048350668 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1676048350673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048350673 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048350676 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048350677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048350678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048350679 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676048350679 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676048350679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048350680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048350680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALU_En  " "   -3.000              -3.000 ALU_En " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048350680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676048350680 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676048350688 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1676048350703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1676048351339 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676048351358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351358 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351360 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351362 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351363 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676048351363 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676048351363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048351364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048351364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALU_En  " "   -3.000              -3.000 ALU_En " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048351364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676048351364 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1676048351373 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1676048351468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351471 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351472 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1676048351473 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1676048351474 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1676048351474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048351475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048351475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ALU_En  " "   -3.000              -3.000 ALU_En " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1676048351475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1676048351475 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676048351707 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1676048351707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676048351735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 22:29:11 2023 " "Processing ended: Fri Feb 10 22:29:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676048351735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676048351735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676048351735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676048351735 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676048352961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676048352961 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 10 22:29:12 2023 " "Processing started: Fri Feb 10 22:29:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676048352961 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676048352961 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c RiscvProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676048352961 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_85c_slow.vho D:/csd/Imposters/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_85c_slow.vho in folder \"D:/csd/Imposters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676048353321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_0c_slow.vho D:/csd/Imposters/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_0c_slow.vho in folder \"D:/csd/Imposters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676048353338 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_min_1200mv_0c_fast.vho D:/csd/Imposters/simulation/modelsim/ simulation " "Generated file RiscvProcessor_min_1200mv_0c_fast.vho in folder \"D:/csd/Imposters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676048353355 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor.vho D:/csd/Imposters/simulation/modelsim/ simulation " "Generated file RiscvProcessor.vho in folder \"D:/csd/Imposters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676048353372 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_85c_vhd_slow.sdo D:/csd/Imposters/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_85c_vhd_slow.sdo in folder \"D:/csd/Imposters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676048353388 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_7_1200mv_0c_vhd_slow.sdo D:/csd/Imposters/simulation/modelsim/ simulation " "Generated file RiscvProcessor_7_1200mv_0c_vhd_slow.sdo in folder \"D:/csd/Imposters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676048353403 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_min_1200mv_0c_vhd_fast.sdo D:/csd/Imposters/simulation/modelsim/ simulation " "Generated file RiscvProcessor_min_1200mv_0c_vhd_fast.sdo in folder \"D:/csd/Imposters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676048353418 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "RiscvProcessor_vhd.sdo D:/csd/Imposters/simulation/modelsim/ simulation " "Generated file RiscvProcessor_vhd.sdo in folder \"D:/csd/Imposters/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1676048353433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676048353459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 10 22:29:13 2023 " "Processing ended: Fri Feb 10 22:29:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676048353459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676048353459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676048353459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676048353459 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 104 s " "Quartus II Full Compilation was successful. 0 errors, 104 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676048354042 ""}
