
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.081061                       # Number of seconds simulated
sim_ticks                                 81061227500                       # Number of ticks simulated
final_tick                                81061227500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41252                       # Simulator instruction rate (inst/s)
host_op_rate                                    47827                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               16860985                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677616                       # Number of bytes of host memory used
host_seconds                                  4807.62                       # Real time elapsed on the host
sim_insts                                   198322271                       # Number of instructions simulated
sim_ops                                     229933664                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1178432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         2499840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher      3636544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7314816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1178432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1178432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2932288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2932288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            18413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            39060                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher        56821                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              114294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         45817                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              45817                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           14537554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           30838911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      44861694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              90238160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      14537554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14537554                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36173743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36173743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36173743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          14537554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          30838911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     44861694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126411903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      114294                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      45817                       # Number of write requests accepted
system.mem_ctrls.readBursts                    114294                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    45817                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7205760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  109056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2930560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7314816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2932288                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1704                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              6693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             7328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2398                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3359                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3097                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   81061164000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                114294                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                45817                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   61940                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   19153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    9965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    2704                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    2218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    229.431857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.680033                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   261.090998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        19263     43.61%     43.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12157     27.52%     71.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4504     10.20%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2343      5.30%     86.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1490      3.37%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          887      2.01%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          583      1.32%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          442      1.00%     94.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2503      5.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44172                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.036221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.727990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    107.052816                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2677     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2678                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.098581                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.042602                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.429971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1496     55.86%     55.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               37      1.38%     57.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              800     29.87%     87.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              203      7.58%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               73      2.73%     97.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               38      1.42%     98.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.56%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               10      0.37%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2678                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   4799545574                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              6910608074                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  562950000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     42628.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61378.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        88.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        36.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     90.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     36.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.70                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    83753                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30444                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.45                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     506281.04                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                161314020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 85717665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               425451180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              130332960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         5180800560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2634800490                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            272130720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     12520934640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      7431346080                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7602679140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            36448103775                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            449.636712                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          74568610057                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    512212006                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2201968000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  27758029500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  19352438716                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3778405687                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  27458173591                       # Time in different power states
system.mem_ctrls_1.actEnergy                154152600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 81915075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               378441420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              108690840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4936788480.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2659880490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            253617120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     11690824260                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7117167840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8199520620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            35582937315                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            438.963712                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          74563474582                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    471259502                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2098334000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  30391333500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  18534345865                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    3927900166                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  25638054467                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                44102017                       # Number of BP lookups
system.cpu.branchPred.condPredicted          25241106                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1988049                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             24465612                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                19671026                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             80.402755                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 6752510                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect             207077                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2220223                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2163229                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            56994                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        95049                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    75                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        162122456                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            6162834                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      256580697                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    44102017                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28586765                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     151435739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 3997224                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                11237                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           295                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles        18770                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  86754453                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 80850                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          159627487                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.854703                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.082212                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 17545045     10.99%     10.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 54122913     33.91%     44.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 21939894     13.74%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 66019635     41.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            159627487                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.272029                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.582635                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 12696496                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              20912721                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 117634377                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               6416041                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1967852                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             18650928                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 31583                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              274916207                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               8035590                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1967852                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 21447679                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                11799613                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         279564                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 115016163                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9116616                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              266961708                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               3836961                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2544796                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2019879                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 224323                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                2210770                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           357137154                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1260989630                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        354298031                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             305760562                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 51376591                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               9146                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           6164                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  12645610                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             30319350                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            24076281                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           1181678                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          5785944                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  263237831                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               11896                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 244866748                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           2336334                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        33316062                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined    103786520                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            381                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     159627487                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.533989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.041598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            35024881     21.94%     21.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            34531302     21.63%     43.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            61391125     38.46%     82.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            27167978     17.02%     99.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1511743      0.95%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 458      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       159627487                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                38109469     74.85%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   1171      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                8177901     16.06%     90.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               4628120      9.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               14      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                12      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             190437531     77.77%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1801112      0.74%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           2956      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29844601     12.19%     90.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            22780520      9.30%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              244866748                       # Type of FU issued
system.cpu.iq.rate                           1.510381                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    50916675                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.207936                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          702613946                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         296577153                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    240316149                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  46                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              295783381                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           694802                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4708150                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4736                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        11498                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2274999                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads      1059645                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         65737                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1967852                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 3566156                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                275488                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           263249757                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              30319350                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             24076281                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               6145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  20582                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                239337                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          11498                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1160611                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       888026                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2048637                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             242289616                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28921251                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2577132                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            30                       # number of nop insts executed
system.cpu.iew.exec_refs                     51338374                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 35995178                       # Number of branches executed
system.cpu.iew.exec_stores                   22417123                       # Number of stores executed
system.cpu.iew.exec_rate                     1.494485                       # Inst execution rate
system.cpu.iew.wb_sent                      240476441                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     240316165                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 155851479                       # num instructions producing a value
system.cpu.iew.wb_consumers                 361598636                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.482313                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.431007                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        29694924                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11515                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1957299                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    154958426                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.483841                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.805215                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     52025020     33.57%     33.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     50508393     32.59%     66.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     24804156     16.01%     82.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9566461      6.17%     88.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      6518310      4.21%     92.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3531398      2.28%     94.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2607401      1.68%     96.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1435356      0.93%     97.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      3961931      2.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    154958426                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            198322271                       # Number of instructions committed
system.cpu.commit.committedOps              229933664                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       47412482                       # Number of memory references committed
system.cpu.commit.loads                      25611200                       # Number of loads committed
system.cpu.commit.membars                        5751                       # Number of memory barriers committed
system.cpu.commit.branches                   34643063                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 213035272                       # Number of committed integer instructions.
system.cpu.commit.function_calls              8279493                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        180897224     78.67%     78.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1621002      0.70%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         2956      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.38% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        25611200     11.14%     90.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       21801266      9.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         229933664                       # Class of committed instruction
system.cpu.commit.bw_lim_events               3961931                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    410624121                       # The number of ROB reads
system.cpu.rob.rob_writes                   523932794                       # The number of ROB writes
system.cpu.timesIdled                           31591                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         2494969                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   198322271                       # Number of Instructions Simulated
system.cpu.committedOps                     229933664                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.817470                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.817470                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.223287                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.223287                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                300095619                       # number of integer regfile reads
system.cpu.int_regfile_writes               171860283                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                 827280332                       # number of cc regfile reads
system.cpu.cc_regfile_writes                142887468                       # number of cc regfile writes
system.cpu.misc_regfile_reads                48838438                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  22757                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            689690                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.292786                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            46565452                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            690714                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.416401                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            167500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.292786                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999309                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          646                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          96610018                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         96610018                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     25846827                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25846827                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     20706944                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       20706944                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5902                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5902                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         5689                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5689                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      46553771                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         46553771                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     46553771                       # number of overall hits
system.cpu.dcache.overall_hits::total        46553771                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       688822                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        688822                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       705363                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       705363                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          105                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      1394185                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1394185                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      1394185                       # number of overall misses
system.cpu.dcache.overall_misses::total       1394185                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  10172592000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10172592000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   7941048501                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7941048501                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data      1048500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1048500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  18113640501                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  18113640501                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  18113640501                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  18113640501                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26535649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26535649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21412307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5689                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     47947956                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     47947956                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     47947956                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     47947956                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025958                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025958                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.032942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.032942                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.017480                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017480                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029077                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029077                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029077                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029077                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14768.099741                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14768.099741                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 11258.101858                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11258.101858                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data  9985.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  9985.714286                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12992.279002                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12992.279002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12992.279002                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12992.279002                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5697                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       624749                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               426                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           55948                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.373239                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.166601                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       689690                       # number of writebacks
system.cpu.dcache.writebacks::total            689690                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       184579                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       184579                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       518880                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       518880                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          105                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          105                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       703459                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       703459                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       703459                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       703459                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       504243                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       504243                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       186483                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       186483                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       690726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       690726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       690726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       690726                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   6912331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6912331000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2584157687                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2584157687                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   9496488687                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9496488687                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   9496488687                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9496488687                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008709                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.014406                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014406                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.014406                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014406                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13708.333085                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13708.333085                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13857.336524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13857.336524                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13748.561205                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13748.561205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13748.561205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13748.561205                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            299440                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.955890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            86438336                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            299696                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            288.420052                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.955890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999828                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         173808370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        173808370                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     86438337                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        86438337                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      86438337                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         86438337                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     86438337                       # number of overall hits
system.cpu.icache.overall_hits::total        86438337                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       315994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        315994                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       315994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         315994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       315994                       # number of overall misses
system.cpu.icache.overall_misses::total        315994                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   4517226111                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4517226111                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   4517226111                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4517226111                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   4517226111                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4517226111                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     86754331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     86754331                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     86754331                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     86754331                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     86754331                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     86754331                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.003642                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003642                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.003642                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003642                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.003642                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003642                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14295.290768                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14295.290768                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14295.290768                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14295.290768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14295.290768                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14295.290768                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       424772                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          763                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             18525                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.929663                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   190.750000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       299440                       # number of writebacks
system.cpu.icache.writebacks::total            299440                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        16284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        16284                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        16284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        16284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        16284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        16284                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       299710                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       299710                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       299710                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       299710                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       299710                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       299710                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   4037593151                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4037593151                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   4037593151                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4037593151                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   4037593151                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4037593151                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.003455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003455                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.003455                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003455                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.003455                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003455                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13471.666448                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13471.666448                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13471.666448                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13471.666448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13471.666448                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13471.666448                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued          1427022                       # number of hwpf issued
system.l2.prefetcher.pfIdentified             1429380                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 2077                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                174108                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    103820                       # number of replacements
system.l2.tags.tagsinuse                  3949.187327                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    107855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2395000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3666.749721                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher   282.437606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.895203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.068954                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.964157                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022           153                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          3882                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2849                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.037354                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.947754                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16835510                       # Number of tag accesses
system.l2.tags.data_accesses                 16835510                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       536850                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           536850                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       447072                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           447072                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             172721                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                172721                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          281279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             281279                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         476200                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            476200                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                281279                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                648921                       # number of demand (read+write) hits
system.l2.demand_hits::total                   930200                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               281279                       # number of overall hits
system.l2.overall_hits::cpu.data               648921                       # number of overall hits
system.l2.overall_hits::total                  930200                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13761                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13761                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         18419                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18419                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        28032                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28032                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               18419                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               41793                       # number of demand (read+write) misses
system.l2.demand_misses::total                  60212                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              18419                       # number of overall misses
system.l2.overall_misses::cpu.data              41793                       # number of overall misses
system.l2.overall_misses::total                 60212                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1154648500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1154648500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1888076000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1888076000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   3039718500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3039718500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1888076000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    4194367000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6082443000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1888076000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   4194367000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6082443000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       536850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       536850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       447072                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       447072                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            12                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         186482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            186482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       299698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         299698                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       504232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        504232                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            299698                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            690714                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               990412                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           299698                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           690714                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              990412                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.073793                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.073793                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.061459                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.061459                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.055593                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.055593                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.061459                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.060507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060795                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.061459                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.060507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060795                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83907.310515                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83907.310515                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 102506.976492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 102506.976492                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 108437.446490                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108437.446490                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 102506.976492                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 100360.514919                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101017.122833                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 102506.976492                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 100360.514919                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101017.122833                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     11399                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                45817                       # number of writebacks
system.l2.writebacks::total                     45817                       # number of writebacks
system.l2.ReadExReq_mshr_hits::cpu.data          2212                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2212                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data          521                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          521                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data             2733                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2738                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data            2733                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2738                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher       241823                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         241823                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        11549                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11549                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        18414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        18414                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        27511                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        27511                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          18414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          39060                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             57474                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         18414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         39060                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher       241823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           299297                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher   5212407212                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   5212407212                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       185000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       185000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    999058500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    999058500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1777279000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1777279000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   2845085000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2845085000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1777279000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   3844143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5621422500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1777279000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   3844143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher   5212407212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10833829712                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.061931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.061931                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.061442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.061442                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.054560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054560                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.061442                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.056550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.058030                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.061442                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.056550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.302194                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 21554.637946                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 21554.637946                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 15416.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 15416.666667                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86506.061131                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86506.061131                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 96517.812534                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96517.812534                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 103416.269856                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103416.269856                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 96517.812534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 98416.372248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 97808.095835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 96517.812534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 98416.372248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 21554.637946                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 36197.588723                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        218126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       109008                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             102745                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        45817                       # Transaction distribution
system.membus.trans_dist::CleanEvict            58003                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11549                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11549                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         102745                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       332420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 332420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     10247104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                10247104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            114306                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  114306    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              114306                       # Request fanout histogram
system.membus.reqLayer0.occupancy           448788294                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          601385480                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1979566                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       989150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         5653                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         185018                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       185018                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  81061227500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            803940                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       582667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       452280                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           58003                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           263716                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           186482                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          186482                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        299710                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       504232                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       898846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2071142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2969988                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     38344704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     88345856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              126690560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          367548                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2933056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1357972                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140423                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.347426                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1167281     85.96%     85.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 190691     14.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1357972                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1978913000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         449651321                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1036137379                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
