{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692089100133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692089100137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 15 16:45:00 2023 " "Processing started: Tue Aug 15 16:45:00 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692089100137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089100137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ad7606 -c ad7606" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089100137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692089100370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692089100370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/rtl/ad7606.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/rtl/ad7606.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606 " "Found entity 1: ad7606" {  } { { "../rtl/ad7606.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/rtl/ad7606.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/cyclone source/09_ad7606/testbench/ad7606_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad7606_tb " "Found entity 1: ad7606_tb" {  } { { "../testbench/ad7606_tb.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/testbench/ad7606_tb.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ad_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ad_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ad_fifo " "Found entity 1: ad_fifo" {  } { { "ip/ad_fifo.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/ad_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/short_to_float.v 10 10 " "Found 10 design units, including 10 entities, in source file ip/short_to_float.v" { { "Info" "ISGN_ENTITY_NAME" "1 short_to_float_altbarrel_shift_uvf " "Found entity 1: short_to_float_altbarrel_shift_uvf" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "2 short_to_float_altpriority_encoder_3v7 " "Found entity 2: short_to_float_altpriority_encoder_3v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "3 short_to_float_altpriority_encoder_3e8 " "Found entity 3: short_to_float_altpriority_encoder_3e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 171 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "4 short_to_float_altpriority_encoder_6v7 " "Found entity 4: short_to_float_altpriority_encoder_6v7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "5 short_to_float_altpriority_encoder_6e8 " "Found entity 5: short_to_float_altpriority_encoder_6e8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "6 short_to_float_altpriority_encoder_bv7 " "Found entity 6: short_to_float_altpriority_encoder_bv7" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "7 short_to_float_altpriority_encoder_be8 " "Found entity 7: short_to_float_altpriority_encoder_be8" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "8 short_to_float_altpriority_encoder_rb6 " "Found entity 8: short_to_float_altpriority_encoder_rb6" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "9 short_to_float_altfp_convert_p1n " "Found entity 9: short_to_float_altfp_convert_p1n" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""} { "Info" "ISGN_ENTITY_NAME" "10 short_to_float " "Found entity 10: short_to_float" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/mult.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_altfp_mult_9go " "Found entity 1: mult_altfp_mult_9go" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107125 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult " "Found entity 2: mult" {  } { { "ip/mult.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/mult.v" 517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "short_to_float " "Elaborating entity \"short_to_float\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692089107160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altfp_convert_p1n short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component " "Elaborating entity \"short_to_float_altfp_convert_p1n\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\"" {  } { { "ip/short_to_float.v" "short_to_float_altfp_convert_p1n_component" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altbarrel_shift_uvf short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5 " "Elaborating entity \"short_to_float_altbarrel_shift_uvf\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\"" {  } { { "ip/short_to_float.v" "altbarrel_shift5" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_rb6 short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"short_to_float_altpriority_encoder_rb6\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "ip/short_to_float.v" "altpriority_encoder2" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_bv7 short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"short_to_float_altpriority_encoder_bv7\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "ip/short_to_float.v" "altpriority_encoder6" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6v7 short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"short_to_float_altpriority_encoder_6v7\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "ip/short_to_float.v" "altpriority_encoder8" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3v7 short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"short_to_float_altpriority_encoder_3v7\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "ip/short_to_float.v" "altpriority_encoder10" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_3e8 short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"short_to_float_altpriority_encoder_3e8\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6v7:altpriority_encoder8\|short_to_float_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "ip/short_to_float.v" "altpriority_encoder11" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_6e8 short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"short_to_float_altpriority_encoder_6e8\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_bv7:altpriority_encoder6\|short_to_float_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "ip/short_to_float.v" "altpriority_encoder9" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "short_to_float_altpriority_encoder_be8 short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"short_to_float_altpriority_encoder_be8\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altpriority_encoder_rb6:altpriority_encoder2\|short_to_float_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "ip/short_to_float.v" "altpriority_encoder7" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "add_sub1" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107343 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107351 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 525 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692089107351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_71f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_71f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_71f " "Found entity 1: add_sub_71f" {  } { { "db/add_sub_71f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_71f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_71f short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated " "Elaborating entity \"add_sub_71f\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub1\|add_sub_71f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "add_sub3" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107403 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107403 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 550 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692089107403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q0f " "Found entity 1: add_sub_q0f" {  } { { "db/add_sub_q0f.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_q0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q0f short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated " "Elaborating entity \"add_sub_q0f\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_add_sub:add_sub3\|add_sub_q0f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "cmpr4" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\"" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107464 ""}  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 576 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692089107464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6mg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6mg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6mg " "Found entity 1: cmpr_6mg" {  } { { "db/cmpr_6mg.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_6mg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6mg short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated " "Elaborating entity \"cmpr_6mg\" for hierarchy \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|lpm_compare:cmpr4\|cmpr_6mg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "h:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107500 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|exponent_bus_pre_reg3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|exponent_bus_pre_reg3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692089107692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692089107692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692089107692 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692089107692 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\|sbit_piper2d_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\|sbit_piper2d_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692089107692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692089107692 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1692089107692 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692089107692 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1692089107692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Elaborated megafunction instantiation \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089107828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0 " "Instantiated megafunction \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|altshift_taps:exponent_bus_pre_reg3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089107828 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692089107828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v4m " "Found entity 1: shift_taps_v4m" {  } { { "db/shift_taps_v4m.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_v4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b81 " "Found entity 1: altsyncram_2b81" {  } { { "db/altsyncram_2b81.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_2b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089107960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089107960 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\|altshift_taps:sbit_piper2d_rtl_0 " "Elaborated megafunction instantiation \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\|altshift_taps:sbit_piper2d_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089108048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\|altshift_taps:sbit_piper2d_rtl_0 " "Instantiated megafunction \"short_to_float_altfp_convert_p1n:short_to_float_altfp_convert_p1n_component\|short_to_float_altbarrel_shift_uvf:altbarrel_shift5\|altshift_taps:sbit_piper2d_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089108048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089108048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692089108048 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692089108048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_a6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_a6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_a6m " "Found entity 1: shift_taps_a6m" {  } { { "db/shift_taps_a6m.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/shift_taps_a6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089108086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089108086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vk31 " "Found entity 1: altsyncram_vk31" {  } { { "db/altsyncram_vk31.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/altsyncram_vk31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089108128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089108128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089108173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089108173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089108213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089108213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692089108253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089108253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\] GND " "Pin \"result\[2\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\] GND " "Pin \"result\[3\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[4\] GND " "Pin \"result\[4\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\] GND " "Pin \"result\[5\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[6\] GND " "Pin \"result\[6\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[7\] GND " "Pin \"result\[7\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\] GND " "Pin \"result\[8\]\" is stuck at GND" {  } { { "ip/short_to_float.v" "" { Text "H:/FPGA/cyclone source/09_ad7606/prj/ip/short_to_float.v" 624 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1692089108420 "|short_to_float|result[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1692089108420 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692089108473 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692089108708 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692089108905 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692089108905 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "183 " "Implemented 183 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692089108935 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692089108935 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692089108935 ""} { "Info" "ICUT_CUT_TM_RAMS" "23 " "Implemented 23 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1692089108935 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692089108935 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692089108945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 15 16:45:08 2023 " "Processing ended: Tue Aug 15 16:45:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692089108945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692089108945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692089108945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692089108945 ""}
