-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cordic_circ_apfixed_14_3_0_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    z_V_read : IN STD_LOGIC_VECTOR (12 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (13 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of cordic_circ_apfixed_14_3_0_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv14_648 : STD_LOGIC_VECTOR (13 downto 0) := "00011001001000";
    constant ap_const_lv14_39B8 : STD_LOGIC_VECTOR (13 downto 0) := "11100110111000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv11_26D : STD_LOGIC_VECTOR (10 downto 0) := "01001101101";
    constant ap_const_lv11_748 : STD_LOGIC_VECTOR (10 downto 0) := "11101001000";
    constant ap_const_lv12_8B8 : STD_LOGIC_VECTOR (11 downto 0) := "100010111000";
    constant ap_const_lv12_26E : STD_LOGIC_VECTOR (11 downto 0) := "001001101110";
    constant ap_const_lv11_749 : STD_LOGIC_VECTOR (10 downto 0) := "11101001001";
    constant ap_const_lv11_26E : STD_LOGIC_VECTOR (10 downto 0) := "01001101110";
    constant ap_const_lv12_D92 : STD_LOGIC_VECTOR (11 downto 0) := "110110010010";
    constant ap_const_lv12_748 : STD_LOGIC_VECTOR (11 downto 0) := "011101001000";
    constant ap_const_lv14_76A : STD_LOGIC_VECTOR (13 downto 0) := "00011101101010";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_3C4B : STD_LOGIC_VECTOR (13 downto 0) := "11110001001011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv14_3EA : STD_LOGIC_VECTOR (13 downto 0) := "00001111101010";
    constant ap_const_lv14_3E0B : STD_LOGIC_VECTOR (13 downto 0) := "11111000001011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv14_1FC : STD_LOGIC_VECTOR (13 downto 0) := "00000111111100";
    constant ap_const_lv14_3F02 : STD_LOGIC_VECTOR (13 downto 0) := "11111100000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv14_FE : STD_LOGIC_VECTOR (13 downto 0) := "00000011111110";
    constant ap_const_lv14_3F81 : STD_LOGIC_VECTOR (13 downto 0) := "11111110000001";
    constant ap_const_lv14_7E : STD_LOGIC_VECTOR (13 downto 0) := "00000001111110";
    constant ap_const_lv14_3FC1 : STD_LOGIC_VECTOR (13 downto 0) := "11111111000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv14_3E : STD_LOGIC_VECTOR (13 downto 0) := "00000000111110";
    constant ap_const_lv14_3FE1 : STD_LOGIC_VECTOR (13 downto 0) := "11111111100001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv14_1E : STD_LOGIC_VECTOR (13 downto 0) := "00000000011110";
    constant ap_const_lv14_3FF1 : STD_LOGIC_VECTOR (13 downto 0) := "11111111110001";
    constant ap_const_lv14_E : STD_LOGIC_VECTOR (13 downto 0) := "00000000001110";
    constant ap_const_lv14_3FF9 : STD_LOGIC_VECTOR (13 downto 0) := "11111111111001";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv14_6 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000110";
    constant ap_const_lv14_3FFD : STD_LOGIC_VECTOR (13 downto 0) := "11111111111101";
    constant ap_const_lv14_2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal add_ln101_6_fu_446_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln101_6_reg_1364 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_13_reg_1369 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_12_fu_536_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_12_reg_1374 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_13_fu_544_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_13_reg_1379 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_14_reg_1385 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_15_reg_1390 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln101_12_fu_755_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln101_12_reg_1395 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_25_reg_1400 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_21_fu_845_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_21_reg_1405 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_22_fu_853_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_22_reg_1411 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_26_reg_1417 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_27_reg_1422 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_30_fu_1169_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_30_reg_1427 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_31_fu_1177_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_31_reg_1433 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_38_reg_1439 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_39_reg_1444 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_40_reg_1449 : STD_LOGIC_VECTOR (0 downto 0);
    signal z_V_read_cast_fu_138_p0 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_142_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_fu_142_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_1_fu_150_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal z_V_read_cast_fu_138_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln101_fu_158_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_2_fu_204_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_1_fu_220_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_2_fu_212_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_1_fu_164_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln203_1_fu_180_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln203_3_fu_196_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_3_fu_232_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln203_fu_172_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln203_2_fu_188_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal select_ln101_4_fu_244_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal lshr_ln_fu_256_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_fu_270_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln101_2_fu_226_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1333_2_fu_252_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln101_1_fu_280_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln101_fu_240_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1333_fu_266_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_5_fu_316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_3_fu_332_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_5_fu_324_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_4_fu_284_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_fu_298_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_1_fu_310_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_fu_292_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln203_1_fu_304_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln101_7_fu_352_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_6_fu_364_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln101_6_fu_344_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_fu_378_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln101_4_fu_338_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln101_fu_360_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_3_fu_388_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln1333_1_fu_374_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_9_fu_424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_5_fu_440_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_8_fu_432_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_8_fu_392_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_2_fu_406_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_3_fu_418_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_2_fu_400_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_3_fu_412_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_10_fu_460_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_10_fu_468_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln101_9_fu_452_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_11_fu_482_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln101_4_fu_492_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1333_fu_478_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_12_fu_496_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_4_fu_510_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_13_fu_522_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln203_4_fu_504_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_14_fu_516_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_7_fu_579_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_11_fu_572_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln101_8_fu_584_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_5_fu_596_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln101_2_fu_590_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1371_fu_593_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_17_fu_629_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_9_fu_645_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_14_fu_637_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_16_fu_599_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_5_fu_612_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_14_fu_623_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_5_fu_607_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_15_fu_618_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_16_fu_665_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_18_fu_673_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln101_15_fu_657_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_19_fu_687_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln101_10_fu_651_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_6_fu_697_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1371_1_fu_683_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_21_fu_733_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_11_fu_749_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_17_fu_741_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_20_fu_701_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_6_fu_715_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_15_fu_727_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_6_fu_709_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_16_fu_721_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_19_fu_769_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_22_fu_777_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln101_18_fu_761_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_23_fu_791_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln101_7_fu_801_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1371_2_fu_787_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_24_fu_805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_7_fu_819_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_16_fu_831_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_7_fu_813_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_17_fu_825_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_13_fu_888_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_20_fu_881_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln101_14_fu_893_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_8_fu_902_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1371_3_fu_899_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_29_fu_933_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_15_fu_949_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_23_fu_941_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_28_fu_905_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_8_fu_918_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_17_fu_928_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_8_fu_913_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_18_fu_923_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_25_fu_969_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_30_fu_977_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln101_24_fu_961_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_31_fu_991_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln101_16_fu_955_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_9_fu_1001_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1371_4_fu_987_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_33_fu_1037_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_17_fu_1053_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_26_fu_1045_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_32_fu_1005_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_9_fu_1019_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_18_fu_1031_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_9_fu_1013_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_19_fu_1025_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_28_fu_1073_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_34_fu_1081_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln101_27_fu_1065_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_35_fu_1095_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln101_18_fu_1059_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_10_fu_1105_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1371_5_fu_1091_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_37_fu_1141_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln101_19_fu_1157_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln101_29_fu_1149_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_36_fu_1109_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln203_10_fu_1123_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_19_fu_1135_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_10_fu_1117_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_20_fu_1129_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln101_20_fu_1163_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln101_11_fu_1216_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln1371_6_fu_1213_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln203_11_fu_1224_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_20_fu_1234_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_11_fu_1219_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_21_fu_1229_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln101_33_fu_1246_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_41_fu_1253_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_32_fu_1239_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_42_fu_1269_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal sext_ln203_fu_1279_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln1371_fu_1261_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln203_12_fu_1289_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_21_fu_1301_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_12_fu_1283_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln203_22_fu_1295_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_43_fu_1314_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_1322_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_35_fu_1330_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln101_34_fu_1307_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln1371_1_fu_1337_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub_ln203_13_fu_1345_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln203_22_fu_1351_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal z_V_read_int_reg : STD_LOGIC_VECTOR (12 downto 0);


begin



    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce))) then
                add_ln101_12_reg_1395 <= add_ln101_12_fu_755_p2;
                add_ln101_6_reg_1364 <= add_ln101_6_fu_446_p2;
                select_ln101_12_reg_1374 <= select_ln101_12_fu_536_p3;
                select_ln101_13_reg_1379 <= select_ln101_13_fu_544_p3;
                select_ln101_21_reg_1405 <= select_ln101_21_fu_845_p3;
                select_ln101_22_reg_1411 <= select_ln101_22_fu_853_p3;
                select_ln101_30_reg_1427 <= select_ln101_30_fu_1169_p3;
                select_ln101_31_reg_1433 <= select_ln101_31_fu_1177_p3;
                tmp_13_reg_1369 <= add_ln101_6_fu_446_p2(13 downto 13);
                tmp_14_reg_1385 <= select_ln101_13_fu_544_p3(12 downto 5);
                tmp_15_reg_1390 <= select_ln101_12_fu_536_p3(12 downto 5);
                tmp_25_reg_1400 <= add_ln101_12_fu_755_p2(13 downto 13);
                tmp_26_reg_1417 <= select_ln101_22_fu_853_p3(12 downto 8);
                tmp_27_reg_1422 <= select_ln101_21_fu_845_p3(13 downto 8);
                tmp_38_reg_1439 <= select_ln101_31_fu_1177_p3(12 downto 11);
                tmp_39_reg_1444 <= select_ln101_30_fu_1169_p3(13 downto 11);
                tmp_40_reg_1449 <= add_ln101_20_fu_1163_p2(13 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                z_V_read_int_reg <= z_V_read;
            end if;
        end if;
    end process;
    add_ln101_10_fu_651_p2 <= std_logic_vector(unsigned(add_ln101_9_fu_645_p2) + unsigned(select_ln101_14_fu_637_p3));
    add_ln101_11_fu_749_p2 <= std_logic_vector(signed(ap_const_lv14_3FE1) + signed(add_ln101_10_fu_651_p2));
    add_ln101_12_fu_755_p2 <= std_logic_vector(unsigned(add_ln101_11_fu_749_p2) + unsigned(select_ln101_17_fu_741_p3));
    add_ln101_13_fu_888_p2 <= std_logic_vector(signed(ap_const_lv14_3FF1) + signed(add_ln101_12_reg_1395));
    add_ln101_14_fu_893_p2 <= std_logic_vector(unsigned(add_ln101_13_fu_888_p2) + unsigned(select_ln101_20_fu_881_p3));
    add_ln101_15_fu_949_p2 <= std_logic_vector(signed(ap_const_lv14_3FF9) + signed(add_ln101_14_fu_893_p2));
    add_ln101_16_fu_955_p2 <= std_logic_vector(unsigned(add_ln101_15_fu_949_p2) + unsigned(select_ln101_23_fu_941_p3));
    add_ln101_17_fu_1053_p2 <= std_logic_vector(signed(ap_const_lv14_3FFD) + signed(add_ln101_16_fu_955_p2));
    add_ln101_18_fu_1059_p2 <= std_logic_vector(unsigned(add_ln101_17_fu_1053_p2) + unsigned(select_ln101_26_fu_1045_p3));
    add_ln101_19_fu_1157_p2 <= std_logic_vector(signed(ap_const_lv14_3FFF) + signed(add_ln101_18_fu_1059_p2));
    add_ln101_1_fu_220_p2 <= std_logic_vector(signed(ap_const_lv14_3C4B) + signed(add_ln101_fu_158_p2));
    add_ln101_20_fu_1163_p2 <= std_logic_vector(unsigned(add_ln101_19_fu_1157_p2) + unsigned(select_ln101_29_fu_1149_p3));
    add_ln101_2_fu_226_p2 <= std_logic_vector(unsigned(add_ln101_1_fu_220_p2) + unsigned(select_ln101_2_fu_212_p3));
    add_ln101_3_fu_332_p2 <= std_logic_vector(signed(ap_const_lv14_3E0B) + signed(add_ln101_2_fu_226_p2));
    add_ln101_4_fu_338_p2 <= std_logic_vector(unsigned(add_ln101_3_fu_332_p2) + unsigned(select_ln101_5_fu_324_p3));
    add_ln101_5_fu_440_p2 <= std_logic_vector(signed(ap_const_lv14_3F02) + signed(add_ln101_4_fu_338_p2));
    add_ln101_6_fu_446_p2 <= std_logic_vector(unsigned(add_ln101_5_fu_440_p2) + unsigned(select_ln101_8_fu_432_p3));
    add_ln101_7_fu_579_p2 <= std_logic_vector(signed(ap_const_lv14_3F81) + signed(add_ln101_6_reg_1364));
    add_ln101_8_fu_584_p2 <= std_logic_vector(unsigned(add_ln101_7_fu_579_p2) + unsigned(select_ln101_11_fu_572_p3));
    add_ln101_9_fu_645_p2 <= std_logic_vector(signed(ap_const_lv14_3FC1) + signed(add_ln101_8_fu_584_p2));
    add_ln101_fu_158_p2 <= std_logic_vector(unsigned(select_ln101_1_fu_150_p3) + unsigned(z_V_read_cast_fu_138_p1));
    add_ln203_10_fu_1117_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1073_p3) + unsigned(sext_ln101_10_fu_1105_p1));
    add_ln203_11_fu_1219_p2 <= std_logic_vector(unsigned(select_ln101_31_reg_1433) + unsigned(sext_ln101_11_fu_1216_p1));
    add_ln203_12_fu_1283_p2 <= std_logic_vector(unsigned(select_ln101_33_fu_1246_p3) + unsigned(sext_ln203_fu_1279_p1));
    add_ln203_13_fu_522_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_452_p3) + unsigned(sext_ln1333_fu_478_p1));
    add_ln203_14_fu_623_p2 <= std_logic_vector(signed(sext_ln101_2_fu_590_p1) + signed(sext_ln1371_fu_593_p1));
    add_ln203_15_fu_727_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_657_p3) + unsigned(sext_ln1371_1_fu_683_p1));
    add_ln203_16_fu_831_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_761_p3) + unsigned(sext_ln1371_2_fu_787_p1));
    add_ln203_17_fu_928_p2 <= std_logic_vector(unsigned(select_ln101_21_reg_1405) + unsigned(sext_ln1371_3_fu_899_p1));
    add_ln203_18_fu_1031_p2 <= std_logic_vector(unsigned(select_ln101_24_fu_961_p3) + unsigned(sext_ln1371_4_fu_987_p1));
    add_ln203_19_fu_1135_p2 <= std_logic_vector(unsigned(select_ln101_27_fu_1065_p3) + unsigned(sext_ln1371_5_fu_1091_p1));
    add_ln203_1_fu_310_p2 <= std_logic_vector(signed(sext_ln101_fu_240_p1) + signed(zext_ln1333_fu_266_p1));
    add_ln203_20_fu_1234_p2 <= std_logic_vector(unsigned(select_ln101_30_reg_1427) + unsigned(sext_ln1371_6_fu_1213_p1));
    add_ln203_21_fu_1301_p2 <= std_logic_vector(unsigned(select_ln101_32_fu_1239_p3) + unsigned(select_ln1371_fu_1261_p3));
    add_ln203_22_fu_1351_p2 <= std_logic_vector(unsigned(select_ln101_34_fu_1307_p3) + unsigned(select_ln1371_1_fu_1337_p3));
    add_ln203_2_fu_400_p2 <= std_logic_vector(unsigned(zext_ln101_fu_360_p1) + unsigned(sext_ln101_3_fu_388_p1));
    add_ln203_3_fu_418_p2 <= std_logic_vector(unsigned(select_ln101_6_fu_344_p3) + unsigned(zext_ln1333_1_fu_374_p1));
    add_ln203_4_fu_504_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_460_p3) + unsigned(sext_ln101_4_fu_492_p1));
    add_ln203_5_fu_607_p2 <= std_logic_vector(unsigned(select_ln101_13_reg_1379) + unsigned(sext_ln101_5_fu_596_p1));
    add_ln203_6_fu_709_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_665_p3) + unsigned(sext_ln101_6_fu_697_p1));
    add_ln203_7_fu_813_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_769_p3) + unsigned(sext_ln101_7_fu_801_p1));
    add_ln203_8_fu_913_p2 <= std_logic_vector(unsigned(select_ln101_22_reg_1411) + unsigned(sext_ln101_8_fu_902_p1));
    add_ln203_9_fu_1013_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_969_p3) + unsigned(sext_ln101_9_fu_1001_p1));
    add_ln203_fu_292_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_252_p1) + unsigned(sext_ln101_1_fu_280_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_return <= 
        sub_ln203_13_fu_1345_p2 when (tmp_40_reg_1449(0) = '1') else 
        add_ln203_22_fu_1351_p2;
    lshr_ln_fu_256_p4 <= select_ln101_4_fu_244_p3(10 downto 2);
    select_ln101_10_fu_460_p3 <= 
        add_ln203_2_fu_400_p2 when (tmp_8_fu_392_p3(0) = '1') else 
        sub_ln203_3_fu_412_p2;
    select_ln101_11_fu_572_p3 <= 
        ap_const_lv14_FE when (tmp_13_reg_1369(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_12_fu_536_p3 <= 
        sub_ln203_4_fu_510_p2 when (tmp_12_fu_496_p3(0) = '1') else 
        add_ln203_13_fu_522_p2;
    select_ln101_13_fu_544_p3 <= 
        add_ln203_4_fu_504_p2 when (tmp_12_fu_496_p3(0) = '1') else 
        sub_ln203_14_fu_516_p2;
    select_ln101_14_fu_637_p3 <= 
        ap_const_lv14_7E when (tmp_17_fu_629_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_15_fu_657_p3 <= 
        sub_ln203_5_fu_612_p2 when (tmp_16_fu_599_p3(0) = '1') else 
        add_ln203_14_fu_623_p2;
    select_ln101_16_fu_665_p3 <= 
        add_ln203_5_fu_607_p2 when (tmp_16_fu_599_p3(0) = '1') else 
        sub_ln203_15_fu_618_p2;
    select_ln101_17_fu_741_p3 <= 
        ap_const_lv14_3E when (tmp_21_fu_733_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_18_fu_761_p3 <= 
        sub_ln203_6_fu_715_p2 when (tmp_20_fu_701_p3(0) = '1') else 
        add_ln203_15_fu_727_p2;
    select_ln101_19_fu_769_p3 <= 
        add_ln203_6_fu_709_p2 when (tmp_20_fu_701_p3(0) = '1') else 
        sub_ln203_16_fu_721_p2;
    select_ln101_1_fu_150_p3 <= 
        ap_const_lv14_648 when (tmp_fu_142_p3(0) = '1') else 
        ap_const_lv14_39B8;
    select_ln101_20_fu_881_p3 <= 
        ap_const_lv14_1E when (tmp_25_reg_1400(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_21_fu_845_p3 <= 
        sub_ln203_7_fu_819_p2 when (tmp_24_fu_805_p3(0) = '1') else 
        add_ln203_16_fu_831_p2;
    select_ln101_22_fu_853_p3 <= 
        add_ln203_7_fu_813_p2 when (tmp_24_fu_805_p3(0) = '1') else 
        sub_ln203_17_fu_825_p2;
    select_ln101_23_fu_941_p3 <= 
        ap_const_lv14_E when (tmp_29_fu_933_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_24_fu_961_p3 <= 
        sub_ln203_8_fu_918_p2 when (tmp_28_fu_905_p3(0) = '1') else 
        add_ln203_17_fu_928_p2;
    select_ln101_25_fu_969_p3 <= 
        add_ln203_8_fu_913_p2 when (tmp_28_fu_905_p3(0) = '1') else 
        sub_ln203_18_fu_923_p2;
    select_ln101_26_fu_1045_p3 <= 
        ap_const_lv14_6 when (tmp_33_fu_1037_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_27_fu_1065_p3 <= 
        sub_ln203_9_fu_1019_p2 when (tmp_32_fu_1005_p3(0) = '1') else 
        add_ln203_18_fu_1031_p2;
    select_ln101_28_fu_1073_p3 <= 
        add_ln203_9_fu_1013_p2 when (tmp_32_fu_1005_p3(0) = '1') else 
        sub_ln203_19_fu_1025_p2;
    select_ln101_29_fu_1149_p3 <= 
        ap_const_lv14_2 when (tmp_37_fu_1141_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_2_fu_212_p3 <= 
        ap_const_lv14_76A when (tmp_2_fu_204_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_30_fu_1169_p3 <= 
        sub_ln203_10_fu_1123_p2 when (tmp_36_fu_1109_p3(0) = '1') else 
        add_ln203_19_fu_1135_p2;
    select_ln101_31_fu_1177_p3 <= 
        add_ln203_10_fu_1117_p2 when (tmp_36_fu_1109_p3(0) = '1') else 
        sub_ln203_20_fu_1129_p2;
    select_ln101_32_fu_1239_p3 <= 
        sub_ln203_11_fu_1224_p2 when (tmp_40_reg_1449(0) = '1') else 
        add_ln203_20_fu_1234_p2;
    select_ln101_33_fu_1246_p3 <= 
        add_ln203_11_fu_1219_p2 when (tmp_40_reg_1449(0) = '1') else 
        sub_ln203_21_fu_1229_p2;
    select_ln101_34_fu_1307_p3 <= 
        sub_ln203_12_fu_1289_p2 when (tmp_40_reg_1449(0) = '1') else 
        add_ln203_21_fu_1301_p2;
    select_ln101_35_fu_1330_p3 <= 
        tmp_43_fu_1314_p3 when (tmp_40_reg_1449(0) = '1') else 
        tmp_44_fu_1322_p3;
    select_ln101_3_fu_232_p3 <= 
        select_ln203_1_fu_180_p3 when (tmp_1_fu_164_p3(0) = '1') else 
        select_ln203_3_fu_196_p3;
    select_ln101_4_fu_244_p3 <= 
        select_ln203_fu_172_p3 when (tmp_1_fu_164_p3(0) = '1') else 
        select_ln203_2_fu_188_p3;
    select_ln101_5_fu_324_p3 <= 
        ap_const_lv14_3EA when (tmp_5_fu_316_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_6_fu_344_p3 <= 
        sub_ln203_fu_298_p2 when (tmp_4_fu_284_p3(0) = '1') else 
        add_ln203_1_fu_310_p2;
    select_ln101_7_fu_352_p3 <= 
        add_ln203_fu_292_p2 when (tmp_4_fu_284_p3(0) = '1') else 
        sub_ln203_1_fu_304_p2;
    select_ln101_8_fu_432_p3 <= 
        ap_const_lv14_1FC when (tmp_9_fu_424_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln101_9_fu_452_p3 <= 
        sub_ln203_2_fu_406_p2 when (tmp_8_fu_392_p3(0) = '1') else 
        add_ln203_3_fu_418_p2;
    select_ln1371_1_fu_1337_p3 <= 
        ap_const_lv14_3FFF when (select_ln101_35_fu_1330_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln1371_fu_1261_p3 <= 
        ap_const_lv14_3FFF when (tmp_41_fu_1253_p3(0) = '1') else 
        ap_const_lv14_0;
    select_ln203_1_fu_180_p3 <= 
        ap_const_lv12_8B8 when (tmp_fu_142_p3(0) = '1') else 
        ap_const_lv12_26E;
    select_ln203_2_fu_188_p3 <= 
        ap_const_lv11_749 when (tmp_fu_142_p3(0) = '1') else 
        ap_const_lv11_26E;
    select_ln203_3_fu_196_p3 <= 
        ap_const_lv12_D92 when (tmp_fu_142_p3(0) = '1') else 
        ap_const_lv12_748;
    select_ln203_fu_172_p3 <= 
        ap_const_lv11_26D when (tmp_fu_142_p3(0) = '1') else 
        ap_const_lv11_748;
        sext_ln101_10_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_35_fu_1095_p4),13));

        sext_ln101_11_fu_1216_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_39_reg_1444),13));

        sext_ln101_1_fu_280_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_3_fu_270_p4),12));

        sext_ln101_2_fu_590_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_12_reg_1374),14));

        sext_ln101_3_fu_388_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_7_fu_378_p4),13));

        sext_ln101_4_fu_492_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_11_fu_482_p4),13));

        sext_ln101_5_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_15_reg_1390),13));

        sext_ln101_6_fu_697_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_19_fu_687_p4),13));

        sext_ln101_7_fu_801_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_23_fu_791_p4),13));

        sext_ln101_8_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_27_reg_1422),13));

        sext_ln101_9_fu_1001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_31_fu_991_p4),13));

        sext_ln101_fu_240_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln101_3_fu_232_p3),13));

        sext_ln1333_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_10_fu_468_p4),13));

        sext_ln1371_1_fu_683_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_18_fu_673_p4),14));

        sext_ln1371_2_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_22_fu_777_p4),14));

        sext_ln1371_3_fu_899_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_26_reg_1417),14));

        sext_ln1371_4_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_30_fu_977_p4),14));

        sext_ln1371_5_fu_1091_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_34_fu_1081_p4),14));

        sext_ln1371_6_fu_1213_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_38_reg_1439),14));

        sext_ln1371_fu_593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_14_reg_1385),14));

        sext_ln203_fu_1279_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_42_fu_1269_p4),13));

    sub_ln203_10_fu_1123_p2 <= std_logic_vector(unsigned(select_ln101_27_fu_1065_p3) - unsigned(sext_ln1371_5_fu_1091_p1));
    sub_ln203_11_fu_1224_p2 <= std_logic_vector(unsigned(select_ln101_30_reg_1427) - unsigned(sext_ln1371_6_fu_1213_p1));
    sub_ln203_12_fu_1289_p2 <= std_logic_vector(unsigned(select_ln101_32_fu_1239_p3) - unsigned(select_ln1371_fu_1261_p3));
    sub_ln203_13_fu_1345_p2 <= std_logic_vector(unsigned(select_ln101_34_fu_1307_p3) - unsigned(select_ln1371_1_fu_1337_p3));
    sub_ln203_14_fu_516_p2 <= std_logic_vector(unsigned(select_ln101_10_fu_460_p3) - unsigned(sext_ln101_4_fu_492_p1));
    sub_ln203_15_fu_618_p2 <= std_logic_vector(unsigned(select_ln101_13_reg_1379) - unsigned(sext_ln101_5_fu_596_p1));
    sub_ln203_16_fu_721_p2 <= std_logic_vector(unsigned(select_ln101_16_fu_665_p3) - unsigned(sext_ln101_6_fu_697_p1));
    sub_ln203_17_fu_825_p2 <= std_logic_vector(unsigned(select_ln101_19_fu_769_p3) - unsigned(sext_ln101_7_fu_801_p1));
    sub_ln203_18_fu_923_p2 <= std_logic_vector(unsigned(select_ln101_22_reg_1411) - unsigned(sext_ln101_8_fu_902_p1));
    sub_ln203_19_fu_1025_p2 <= std_logic_vector(unsigned(select_ln101_25_fu_969_p3) - unsigned(sext_ln101_9_fu_1001_p1));
    sub_ln203_1_fu_304_p2 <= std_logic_vector(unsigned(zext_ln1333_2_fu_252_p1) - unsigned(sext_ln101_1_fu_280_p1));
    sub_ln203_20_fu_1129_p2 <= std_logic_vector(unsigned(select_ln101_28_fu_1073_p3) - unsigned(sext_ln101_10_fu_1105_p1));
    sub_ln203_21_fu_1229_p2 <= std_logic_vector(unsigned(select_ln101_31_reg_1433) - unsigned(sext_ln101_11_fu_1216_p1));
    sub_ln203_22_fu_1295_p2 <= std_logic_vector(unsigned(select_ln101_33_fu_1246_p3) - unsigned(sext_ln203_fu_1279_p1));
    sub_ln203_2_fu_406_p2 <= std_logic_vector(unsigned(select_ln101_6_fu_344_p3) - unsigned(zext_ln1333_1_fu_374_p1));
    sub_ln203_3_fu_412_p2 <= std_logic_vector(unsigned(zext_ln101_fu_360_p1) - unsigned(sext_ln101_3_fu_388_p1));
    sub_ln203_4_fu_510_p2 <= std_logic_vector(unsigned(select_ln101_9_fu_452_p3) - unsigned(sext_ln1333_fu_478_p1));
    sub_ln203_5_fu_612_p2 <= std_logic_vector(signed(sext_ln101_2_fu_590_p1) - signed(sext_ln1371_fu_593_p1));
    sub_ln203_6_fu_715_p2 <= std_logic_vector(unsigned(select_ln101_15_fu_657_p3) - unsigned(sext_ln1371_1_fu_683_p1));
    sub_ln203_7_fu_819_p2 <= std_logic_vector(unsigned(select_ln101_18_fu_761_p3) - unsigned(sext_ln1371_2_fu_787_p1));
    sub_ln203_8_fu_918_p2 <= std_logic_vector(unsigned(select_ln101_21_reg_1405) - unsigned(sext_ln1371_3_fu_899_p1));
    sub_ln203_9_fu_1019_p2 <= std_logic_vector(unsigned(select_ln101_24_fu_961_p3) - unsigned(sext_ln1371_4_fu_987_p1));
    sub_ln203_fu_298_p2 <= std_logic_vector(signed(sext_ln101_fu_240_p1) - signed(zext_ln1333_fu_266_p1));
    tmp_10_fu_468_p4 <= select_ln101_10_fu_460_p3(12 downto 4);
    tmp_11_fu_482_p4 <= select_ln101_9_fu_452_p3(12 downto 4);
    tmp_12_fu_496_p3 <= add_ln101_6_fu_446_p2(13 downto 13);
    tmp_16_fu_599_p3 <= add_ln101_8_fu_584_p2(13 downto 13);
    tmp_17_fu_629_p3 <= add_ln101_8_fu_584_p2(13 downto 13);
    tmp_18_fu_673_p4 <= select_ln101_16_fu_665_p3(12 downto 6);
    tmp_19_fu_687_p4 <= select_ln101_15_fu_657_p3(13 downto 6);
    tmp_1_fu_164_p3 <= add_ln101_fu_158_p2(13 downto 13);
    tmp_20_fu_701_p3 <= add_ln101_10_fu_651_p2(13 downto 13);
    tmp_21_fu_733_p3 <= add_ln101_10_fu_651_p2(13 downto 13);
    tmp_22_fu_777_p4 <= select_ln101_19_fu_769_p3(12 downto 7);
    tmp_23_fu_791_p4 <= select_ln101_18_fu_761_p3(13 downto 7);
    tmp_24_fu_805_p3 <= add_ln101_12_fu_755_p2(13 downto 13);
    tmp_28_fu_905_p3 <= add_ln101_14_fu_893_p2(13 downto 13);
    tmp_29_fu_933_p3 <= add_ln101_14_fu_893_p2(13 downto 13);
    tmp_2_fu_204_p3 <= add_ln101_fu_158_p2(13 downto 13);
    tmp_30_fu_977_p4 <= select_ln101_25_fu_969_p3(12 downto 9);
    tmp_31_fu_991_p4 <= select_ln101_24_fu_961_p3(13 downto 9);
    tmp_32_fu_1005_p3 <= add_ln101_16_fu_955_p2(13 downto 13);
    tmp_33_fu_1037_p3 <= add_ln101_16_fu_955_p2(13 downto 13);
    tmp_34_fu_1081_p4 <= select_ln101_28_fu_1073_p3(12 downto 10);
    tmp_35_fu_1095_p4 <= select_ln101_27_fu_1065_p3(13 downto 10);
    tmp_36_fu_1109_p3 <= add_ln101_18_fu_1059_p2(13 downto 13);
    tmp_37_fu_1141_p3 <= add_ln101_18_fu_1059_p2(13 downto 13);
    tmp_3_fu_270_p4 <= select_ln101_3_fu_232_p3(11 downto 2);
    tmp_41_fu_1253_p3 <= select_ln101_33_fu_1246_p3(12 downto 12);
    tmp_42_fu_1269_p4 <= select_ln101_32_fu_1239_p3(13 downto 12);
    tmp_43_fu_1314_p3 <= add_ln203_12_fu_1283_p2(12 downto 12);
    tmp_44_fu_1322_p3 <= sub_ln203_22_fu_1295_p2(12 downto 12);
    tmp_4_fu_284_p3 <= add_ln101_2_fu_226_p2(13 downto 13);
    tmp_5_fu_316_p3 <= add_ln101_2_fu_226_p2(13 downto 13);
    tmp_6_fu_364_p4 <= select_ln101_7_fu_352_p3(11 downto 3);
    tmp_7_fu_378_p4 <= select_ln101_6_fu_344_p3(12 downto 3);
    tmp_8_fu_392_p3 <= add_ln101_4_fu_338_p2(13 downto 13);
    tmp_9_fu_424_p3 <= add_ln101_4_fu_338_p2(13 downto 13);
    tmp_fu_142_p1 <= z_V_read_int_reg;
    tmp_fu_142_p3 <= tmp_fu_142_p1(12 downto 12);
    z_V_read_cast_fu_138_p0 <= z_V_read_int_reg;
        z_V_read_cast_fu_138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(z_V_read_cast_fu_138_p0),14));

    zext_ln101_fu_360_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_7_fu_352_p3),13));
    zext_ln1333_1_fu_374_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_364_p4),13));
    zext_ln1333_2_fu_252_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln101_4_fu_244_p3),12));
    zext_ln1333_fu_266_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_fu_256_p4),13));
end behav;
