<p>(Isn't this title an oxymoron?)</p><p>The idea was to come up with a constrained topology that could still really exercise the parameters of the various pieces of Symphony HW library components, except for the number of ports on the switches, and be used for Timing Verification also. The figure below shows the topology we came up with and various colors and labels indicate the things that we want to randomly change as a part of our random simulation stategy:</p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16162000/SymphonyStdTB.svg?api=v2"></span></p><p>The &quot;Type X&quot; blocks can be composed of a two unidirectional adapters of one bidirectional adapter.</p>