
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003581                       # Number of seconds simulated
sim_ticks                                  3581071734                       # Number of ticks simulated
final_tick                               533145451671                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 346697                       # Simulator instruction rate (inst/s)
host_op_rate                                   438580                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 306215                       # Simulator tick rate (ticks/s)
host_mem_usage                               16914300                       # Number of bytes of host memory used
host_seconds                                 11694.64                       # Real time elapsed on the host
sim_insts                                  4054495574                       # Number of instructions simulated
sim_ops                                    5129039553                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       344960                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       382720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       185344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       135424                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1055360                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       279552                       # Number of bytes written to this memory
system.physmem.bytes_written::total            279552                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2695                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2990                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1448                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1058                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8245                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2184                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2184                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       393178                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     96328704                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       464665                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    106873034                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       500409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     51756573                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       571896                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     37816612                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               294705071                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       393178                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       464665                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       500409                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       571896                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1930148                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          78063781                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               78063781                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          78063781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       393178                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     96328704                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       464665                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    106873034                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       500409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     51756573                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       571896                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     37816612                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              372768852                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8587703                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3109156                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202679                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1250069                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1202879                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314110                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8879                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3199033                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17057790                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3109156                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1516989                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660163                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1084080                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        713409                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1564729                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        81040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8450961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.481105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.334974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4790798     56.69%     56.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366143      4.33%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          317447      3.76%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342629      4.05%     68.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          298580      3.53%     72.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154765      1.83%     74.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101422      1.20%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          271292      3.21%     78.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1807885     21.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8450961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362047                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.986304                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3367549                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       670010                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479105                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56776                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877512                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506773                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          871                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20232317                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877512                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3536157                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         315741                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        76689                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363889                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       280965                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19540137                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          451                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        177522                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76192                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27134881                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91089411                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91089411                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10327886                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3318                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1721                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           745595                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1937765                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007374                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26046                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       318625                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18417921                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3317                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14767259                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28063                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6144760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18798288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          121                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8450961                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747406                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.908773                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3033724     35.90%     35.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1785771     21.13%     57.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1193814     14.13%     71.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       763556      9.04%     80.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752686      8.91%     89.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       442280      5.23%     94.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       338653      4.01%     98.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        74686      0.88%     99.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        65791      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8450961                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108101     69.02%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21851     13.95%     82.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26665     17.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12137373     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200689      1.36%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1578230     10.69%     94.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849370      5.75%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14767259                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.719582                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             156622                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010606                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38170162                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24566130                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14352066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14923881                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26383                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       708562                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227474                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           71                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877512                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         241150                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16900                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18421238                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        29485                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1937765                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007374                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1719                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          864                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122277                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114977                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237254                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14508782                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484756                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       258475                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309859                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056281                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            825103                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689483                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14366818                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14352066                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357762                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26129073                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.671235                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358136                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6182413                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204784                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7573449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.616084                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.171353                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3049295     40.26%     40.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041560     26.96%     67.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       835536     11.03%     78.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427129      5.64%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       368089      4.86%     88.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       179415      2.37%     91.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       200934      2.65%     93.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       101655      1.34%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       369836      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7573449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       369836                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25625353                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37721939                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4238                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 136742                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.858770                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.858770                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.164456                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.164456                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65514276                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19676964                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18981689                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8587703                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3081150                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2504341                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212246                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1299055                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1197152                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          324253                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9103                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3091892                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17079749                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3081150                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1521405                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3753304                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1135432                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        648585                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1513481                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90715                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8412365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4659061     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          328927      3.91%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          265532      3.16%     62.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          646297      7.68%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          175423      2.09%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          225316      2.68%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          162738      1.93%     76.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91316      1.09%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1857755     22.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8412365                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358786                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.988861                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3235189                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       630327                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3608037                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        24795                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        914008                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       525839                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4605                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20414928                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        10700                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        914008                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3473189                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         147502                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       133821                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3388978                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       354859                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19689998                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         3588                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        145981                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111004                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          157                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27561964                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91915183                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91915183                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16832721                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10729221                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4028                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2264                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           976034                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1839517                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       934097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        15077                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       341853                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18609521                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3870                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14755652                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29455                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6470147                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19773271                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          610                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8412365                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.754043                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883676                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2939173     34.94%     34.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1798055     21.37%     56.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1197478     14.23%     70.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       873479     10.38%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       747328      8.88%     89.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       391942      4.66%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       331626      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62846      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        70438      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8412365                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          86617     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         17630     14.50%     85.72% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17373     14.28%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12295683     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       209509      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1630      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1466952      9.94%     94.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       781878      5.30%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14755652                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.718230                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             121620                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008242                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38074743                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25083610                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14375703                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14877272                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55423                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       731753                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          279                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           72                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       241267                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        914008                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62736                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8338                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18613393                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        41697                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1839517                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       934097                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2240                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7432                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           72                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125185                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       120436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245621                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14518136                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1374732                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       237515                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2136771                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2047530                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            762039                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.690573                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14385549                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14375703                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9362005                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26441256                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.673987                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354068                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9860877                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12110243                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6503251                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       212274                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7498357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.615053                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.135038                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2938237     39.19%     39.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2067571     27.57%     66.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       839298     11.19%     77.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       472602      6.30%     84.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       387812      5.17%     89.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       158517      2.11%     91.54% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       189173      2.52%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        93777      1.25%     95.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       351370      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7498357                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9860877                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12110243                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1800591                       # Number of memory references committed
system.switch_cpus1.commit.loads              1107761                       # Number of loads committed
system.switch_cpus1.commit.membars               1630                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1739916                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10911871                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       246561                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       351370                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25760481                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38141610                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4868                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 175338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9860877                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12110243                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9860877                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.870886                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.870886                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.148255                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.148255                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65308824                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19871728                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18834976                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3260                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8587703                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3144356                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2565228                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       211735                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1333081                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1228323                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          338632                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9493                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3147992                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17279044                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3144356                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1566955                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3838502                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1120927                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        567030                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1554271                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       102802                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8460154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.532678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.292275                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4621652     54.63%     54.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          253188      2.99%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          475731      5.62%     63.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          470296      5.56%     68.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          292723      3.46%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          233432      2.76%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          147982      1.75%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          135839      1.61%     78.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1829311     21.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8460154                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366146                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.012068                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3284818                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       560848                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3685346                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22746                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        906389                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       529618                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          235                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20730748                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        906389                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3525263                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         103203                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       131182                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3463105                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       331006                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19975011                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        137379                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       101814                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     28039437                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     93186509                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     93186509                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17313447                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10725962                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3543                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           927210                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1854327                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       940822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11643                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       346282                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18828445                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3412                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14978864                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28890                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6386816                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19562267                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      8460154                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770519                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.894253                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2926820     34.60%     34.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1822073     21.54%     56.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1222643     14.45%     70.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       791801      9.36%     79.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       830072      9.81%     89.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       403880      4.77%     94.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       317126      3.75%     98.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        72254      0.85%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        73485      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8460154                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          93072     72.26%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.26% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         18192     14.12%     86.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17538     13.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12531267     83.66%     83.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       201263      1.34%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1705      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1448910      9.67%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       795719      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14978864                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.744222                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             128802                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008599                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38575574                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25218705                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14637792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15107666                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        47190                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       725277                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          175                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       225515                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        906389                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          54878                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9227                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18831860                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38809                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1854327                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       940822                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7253                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       131640                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       118521                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       250161                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14781315                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1383025                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       197549                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2160466                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2094707                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            777441                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.721219                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14642516                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14637792                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9331560                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26781450                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.704506                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348434                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10084200                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12417006                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6414916                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       214073                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7553765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.643817                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.145190                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2891768     38.28%     38.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2104562     27.86%     66.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       875745     11.59%     77.74% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       434532      5.75%     83.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       435212      5.76%     89.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       176003      2.33%     91.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       178046      2.36%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94957      1.26%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       362940      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7553765                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10084200                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12417006                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1844355                       # Number of memory references committed
system.switch_cpus2.commit.loads              1129050                       # Number of loads committed
system.switch_cpus2.commit.membars               1706                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1792271                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11186823                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       256115                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       362940                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            26022747                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38570850                       # The number of ROB writes
system.switch_cpus2.timesIdled                   3651                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 127549                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10084200                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12417006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10084200                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.851600                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.851600                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.174260                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.174260                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66403996                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20334413                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19040235                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3412                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8587703                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3219099                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2627125                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       216103                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1366351                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1266590                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          332603                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9582                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3337224                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17491163                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3219099                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1599193                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3792081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1125409                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        510650                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1624831                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8547497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.531368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.337124                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4755416     55.64%     55.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          311525      3.64%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          463643      5.42%     64.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          323048      3.78%     68.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          226223      2.65%     71.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          220667      2.58%     73.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          134923      1.58%     75.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          285278      3.34%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1826774     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8547497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.374850                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.036769                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3431655                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       535194                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3620241                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        53039                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        907362                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       541240                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20953173                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        907362                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3624909                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          52690                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       206224                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3476114                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       280193                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20323770                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents        115874                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        95828                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28505193                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94613824                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94613824                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17512303                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10992828                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3652                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1745                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           837513                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1866629                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       952147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        11338                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       310833                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18934451                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15114035                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29934                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6334312                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     19390618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8547497                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.768241                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914816                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3074062     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1693778     19.82%     55.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1246937     14.59%     70.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       820596      9.60%     79.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       818934      9.58%     89.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       396546      4.64%     94.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       350731      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        65561      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        80352      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8547497                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          82273     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16278     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16967     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12641269     83.64%     83.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       190564      1.26%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1740      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1488074      9.85%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       792388      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15114035                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.759962                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             115518                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007643                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38921017                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25272290                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14692768                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15229553                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47387                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       728549                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          674                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       228415                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        907362                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          28469                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5110                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18937938                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        65784                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1866629                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       952147                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1745                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4214                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       131361                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       117369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       248730                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14834451                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1389067                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       279582                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2162289                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2106955                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            773222                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.727406                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14699384                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14692768                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9518464                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27051105                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.710908                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351870                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10182217                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12551269                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6386669                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217676                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7640135                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.642807                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.172305                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2942321     38.51%     38.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2178382     28.51%     67.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       823420     10.78%     77.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459989      6.02%     83.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       391603      5.13%     88.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       175378      2.30%     91.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       167523      2.19%     93.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       114512      1.50%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       387007      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7640135                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10182217                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12551269                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1861803                       # Number of memory references committed
system.switch_cpus3.commit.loads              1138074                       # Number of loads committed
system.switch_cpus3.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1821098                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11299374                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       259613                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       387007                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26191066                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38783856                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  40206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10182217                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12551269                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10182217                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.843402                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.843402                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.185674                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.185674                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66626254                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20439396                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19251781                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3480                       # number of misc regfile writes
system.l2.replacements                           8248                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           617402                       # Total number of references to valid blocks.
system.l2.sampled_refs                          16440                       # Sample count of references to valid blocks.
system.l2.avg_refs                          37.554866                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            22.282458                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.104248                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1197.046079                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.074494                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1187.464768                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      8.061037                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    631.403905                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     10.379719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    470.490658                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1588.471087                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1333.538529                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            935.803382                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            790.879637                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002720                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000989                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.146124                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000986                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.144954                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000984                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.077076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.057433                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.193905                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.162785                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.114234                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.096543                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7169                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4266                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2564                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2355                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16354                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3823                       # number of Writeback hits
system.l2.Writeback_hits::total                  3823                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7169                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4266                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2564                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2355                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16354                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7169                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4266                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2564                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2355                       # number of overall hits
system.l2.overall_hits::total                   16354                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2695                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2990                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1448                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1058                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8245                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2695                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2990                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1448                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1058                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8245                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2695                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2990                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1448                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1058                       # number of overall misses
system.l2.overall_misses::total                  8245                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       473196                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    132543200                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       640458                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    134910611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       620749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     67498795                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       754751                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     48940505                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       386382265                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       473196                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    132543200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       640458                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    134910611                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       620749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     67498795                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       754751                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     48940505                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        386382265                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       473196                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    132543200                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       640458                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    134910611                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       620749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     67498795                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       754751                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     48940505                       # number of overall miss cycles
system.l2.overall_miss_latency::total       386382265                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9864                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         7256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         4012                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               24599                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3823                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3823                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9864                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         4012                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3413                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                24599                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9864                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         4012                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3413                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               24599                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.273216                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.412073                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.360917                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.309991                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.335176                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.273216                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.412073                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.360917                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.309991                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.335176                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.273216                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.412073                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.360917                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.309991                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.335176                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43017.818182                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49181.150278                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        49266                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45120.605686                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 46615.189917                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 47171.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46257.566163                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46862.615525                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43017.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49181.150278                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        49266                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45120.605686                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 46615.189917                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 47171.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46257.566163                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46862.615525                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43017.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49181.150278                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        49266                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45120.605686                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 44339.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 46615.189917                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 47171.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46257.566163                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46862.615525                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2184                       # number of writebacks
system.l2.writebacks::total                      2184                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2695                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2990                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1448                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1058                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8245                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2695                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1448                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2695                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1448                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8245                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       408527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    117172192                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       565342                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    117677874                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       538876                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     59131566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       664376                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     42832286                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    338991039                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       408527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    117172192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       565342                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    117677874                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       538876                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     59131566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       664376                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     42832286                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    338991039                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       408527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    117172192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       565342                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    117677874                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       538876                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     59131566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       664376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     42832286                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    338991039                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.273216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.412073                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.360917                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.309991                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.335176                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.273216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.412073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.360917                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.309991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.335176                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.273216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.412073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.360917                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.309991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.335176                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37138.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43477.622263                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 43487.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39357.148495                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 40836.716851                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 41523.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40484.202268                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41114.740934                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37138.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43477.622263                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 43487.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39357.148495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 40836.716851                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 41523.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40484.202268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41114.740934                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37138.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43477.622263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 43487.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39357.148495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 38491.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 40836.716851                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 41523.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40484.202268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41114.740934                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964508                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572378                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817735.713249                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964508                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882956                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1564717                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1564717                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1564717                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1564717                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1564717                       # number of overall hits
system.cpu0.icache.overall_hits::total        1564717                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           12                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           12                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            12                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           12                       # number of overall misses
system.cpu0.icache.overall_misses::total           12                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       562848                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       562848                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       562848                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       562848                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       562848                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       562848                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1564729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1564729                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1564729                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1564729                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1564729                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1564729                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000008                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        46904                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        46904                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        46904                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        46904                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        46904                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        46904                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       484866                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       484866                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       484866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       484866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       484866                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       484866                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 44078.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 44078.727273                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 44078.727273                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 44078.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 44078.727273                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 44078.727273                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9864                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467999                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10120                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17239.920850                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.004345                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.995655                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898454                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101546                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1166244                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1166244                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776687                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776687                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1648                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1648                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942931                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942931                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942931                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942931                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38465                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38465                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data            5                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38470                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38470                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38470                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38470                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1220541432                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1220541432                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       171341                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       171341                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1220712773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1220712773                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1220712773                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1220712773                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204709                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204709                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1648                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981401                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981401                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981401                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981401                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031929                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031929                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019416                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019416                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019416                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019416                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31731.221422                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31731.221422                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34268.200000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34268.200000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31731.551157                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31731.551157                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31731.551157                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31731.551157                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1225                       # number of writebacks
system.cpu0.dcache.writebacks::total             1225                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28601                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28601                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28606                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28606                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28606                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9864                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9864                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9864                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9864                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9864                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9864                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    200588293                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    200588293                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    200588293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    200588293                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    200588293                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    200588293                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008188                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004978                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004978                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004978                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004978                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20335.390612                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20335.390612                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20335.390612                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20335.390612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20335.390612                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20335.390612                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.967453                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006594219                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2029423.828629                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.967453                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020781                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1513464                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1513464                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1513464                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1513464                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1513464                       # number of overall hits
system.cpu1.icache.overall_hits::total        1513464                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       842406                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       842406                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       842406                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       842406                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       842406                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       842406                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1513481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1513481                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1513481                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1513481                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1513481                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1513481                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 49553.294118                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49553.294118                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 49553.294118                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49553.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 49553.294118                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49553.294118                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       667655                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       667655                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       667655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       667655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       667655                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       667655                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51358.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51358.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51358.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51358.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51358.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51358.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7256                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165471075                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7512                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              22027.565895                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   224.965470                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    31.034530                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.878771                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.121229                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1044185                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1044185                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       689570                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        689570                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2130                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2130                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1733755                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1733755                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1733755                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1733755                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        15919                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        15919                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15919                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15919                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15919                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15919                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    571522858                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    571522858                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    571522858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    571522858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    571522858                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    571522858                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1060104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1060104                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       689570                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       689570                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1749674                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1749674                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1749674                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1749674                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015016                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015016                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009098                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009098                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009098                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009098                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 35901.932157                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35901.932157                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35901.932157                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35901.932157                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35901.932157                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35901.932157                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          935                       # number of writebacks
system.cpu1.dcache.writebacks::total              935                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8663                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8663                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8663                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8663                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8663                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8663                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         7256                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         7256                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7256                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7256                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7256                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    177558890                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    177558890                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    177558890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    177558890                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    177558890                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    177558890                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006845                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004147                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004147                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24470.629824                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24470.629824                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24470.629824                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24470.629824                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24470.629824                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24470.629824                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.977345                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004514128                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2169576.950324                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.977345                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022400                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741951                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1554254                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1554254                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1554254                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1554254                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1554254                       # number of overall hits
system.cpu2.icache.overall_hits::total        1554254                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       830752                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       830752                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       830752                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       830752                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       830752                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       830752                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1554271                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1554271                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1554271                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1554271                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1554271                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1554271                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48867.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48867.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48867.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       646089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       646089                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       646089                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       646089                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       646089                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46149.214286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46149.214286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  4012                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               153869706                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4268                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              36051.946111                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.919185                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.080815                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862966                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137034                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1054573                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1054573                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       711957                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        711957                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1706                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1706                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1706                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1766530                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1766530                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1766530                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1766530                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        10604                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        10604                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        10604                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         10604                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        10604                       # number of overall misses
system.cpu2.dcache.overall_misses::total        10604                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    397456176                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    397456176                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    397456176                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    397456176                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    397456176                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    397456176                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1065177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1065177                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       711957                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       711957                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1706                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1706                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1777134                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1777134                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1777134                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1777134                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009955                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009955                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005967                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005967                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005967                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005967                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 37481.721614                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 37481.721614                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 37481.721614                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 37481.721614                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 37481.721614                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 37481.721614                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          859                       # number of writebacks
system.cpu2.dcache.writebacks::total              859                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         6592                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         6592                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         6592                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6592                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         6592                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6592                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         4012                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         4012                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         4012                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         4012                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     89930333                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     89930333                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     89930333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     89930333                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     89930333                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     89930333                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002258                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002258                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002258                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002258                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 22415.337238                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 22415.337238                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 22415.337238                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 22415.337238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 22415.337238                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 22415.337238                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               461.962786                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007975378                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2181764.887446                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    15.962786                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025581                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740325                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1624813                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1624813                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1624813                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1624813                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1624813                       # number of overall hits
system.cpu3.icache.overall_hits::total        1624813                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       927915                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       927915                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       927915                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       927915                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       927915                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       927915                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1624831                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1624831                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1624831                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1624831                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1624831                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1624831                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000011                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 51550.833333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 51550.833333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 51550.833333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 51550.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 51550.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 51550.833333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           16                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           16                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       806762                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       806762                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       806762                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       806762                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       806762                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       806762                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 50422.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 50422.625000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 50422.625000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 50422.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 50422.625000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 50422.625000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3413                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148921936                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3669                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              40589.243936                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   214.516849                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    41.483151                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.837956                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.162044                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1057503                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1057503                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720249                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720249                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1742                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1740                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1777752                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1777752                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1777752                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1777752                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7119                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7119                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         7119                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7119                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         7119                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7119                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    223561234                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    223561234                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    223561234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    223561234                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    223561234                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    223561234                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1064622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1064622                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720249                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720249                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1784871                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1784871                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1784871                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1784871                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006687                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006687                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003989                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003989                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003989                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003989                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 31403.460317                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 31403.460317                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 31403.460317                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 31403.460317                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 31403.460317                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 31403.460317                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          804                       # number of writebacks
system.cpu3.dcache.writebacks::total              804                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         3706                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3706                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         3706                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3706                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         3706                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3706                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3413                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3413                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3413                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3413                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3413                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3413                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     71895644                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     71895644                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     71895644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     71895644                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     71895644                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     71895644                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003206                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003206                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001912                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001912                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001912                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001912                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21065.234105                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21065.234105                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21065.234105                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21065.234105                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21065.234105                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21065.234105                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
