Timing Analyzer report for SM_2300_Task5
Mon Feb 14 23:45:25 2022
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk_50M'
 13. Slow 1200mV 85C Model Setup: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'
 14. Slow 1200mV 85C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|clock'
 15. Slow 1200mV 85C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'
 16. Slow 1200mV 85C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'
 17. Slow 1200mV 85C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'
 18. Slow 1200mV 85C Model Setup: 'out'
 19. Slow 1200mV 85C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'
 20. Slow 1200mV 85C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'
 21. Slow 1200mV 85C Model Hold: 'clk_50M'
 22. Slow 1200mV 85C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|clock'
 23. Slow 1200mV 85C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'
 24. Slow 1200mV 85C Model Hold: 'out'
 25. Slow 1200mV 85C Model Hold: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'clk_50M'
 34. Slow 1200mV 0C Model Setup: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'
 35. Slow 1200mV 0C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|clock'
 36. Slow 1200mV 0C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'
 37. Slow 1200mV 0C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'
 38. Slow 1200mV 0C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'
 39. Slow 1200mV 0C Model Setup: 'out'
 40. Slow 1200mV 0C Model Hold: 'clk_50M'
 41. Slow 1200mV 0C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'
 42. Slow 1200mV 0C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|clock'
 43. Slow 1200mV 0C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'
 44. Slow 1200mV 0C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'
 45. Slow 1200mV 0C Model Hold: 'out'
 46. Slow 1200mV 0C Model Hold: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'clk_50M'
 54. Fast 1200mV 0C Model Setup: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'
 55. Fast 1200mV 0C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|clock'
 56. Fast 1200mV 0C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'
 57. Fast 1200mV 0C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'
 58. Fast 1200mV 0C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'
 59. Fast 1200mV 0C Model Setup: 'out'
 60. Fast 1200mV 0C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'
 61. Fast 1200mV 0C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'
 62. Fast 1200mV 0C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|clock'
 63. Fast 1200mV 0C Model Hold: 'clk_50M'
 64. Fast 1200mV 0C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'
 65. Fast 1200mV 0C Model Hold: 'out'
 66. Fast 1200mV 0C Model Hold: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Report TCCS
 77. Report RSKM
 78. Unconstrained Paths Summary
 79. Clock Status Summary
 80. Unconstrained Input Ports
 81. Unconstrained Output Ports
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; SM_2300_Task5                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.61        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  68.1%      ;
;     Processor 3            ;  55.7%      ;
;     Processor 4            ;  37.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                             ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; Clock Name                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                      ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+
; clk_50M                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_50M }                                                  ;
; out                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { out }                                                      ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SM_2300_Task5_adc_control:b2v_inst|adc_clock }             ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SM_2300_Task5_adc_control:b2v_inst|clock_ms }              ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock } ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SM_2300_Task5_uart:b2v_inst3|blink_clock }                 ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SM_2300_Task5_uart:b2v_inst3|clock }                       ;
+----------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                       ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 4.25 MHz    ; 4.25 MHz        ; clk_50M                                                  ;                                                               ;
; 109.16 MHz  ; 109.16 MHz      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ;                                                               ;
; 221.88 MHz  ; 221.88 MHz      ; SM_2300_Task5_uart:b2v_inst3|clock                       ;                                                               ;
; 373.27 MHz  ; 373.27 MHz      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ;                                                               ;
; 381.53 MHz  ; 381.53 MHz      ; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ;                                                               ;
; 805.8 MHz   ; 250.0 MHz       ; out                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1466.28 MHz ; 500.0 MHz       ; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                 ;
+----------------------------------------------------------+----------+---------------+
; Clock                                                    ; Slack    ; End Point TNS ;
+----------------------------------------------------------+----------+---------------+
; clk_50M                                                  ; -234.271 ; -134088.747   ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; -8.161   ; -1060.780     ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; -5.183   ; -138.690      ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; -1.866   ; -27.675       ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; -1.679   ; -70.296       ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; -1.352   ; -1.352        ;
; out                                                      ; -0.241   ; -0.241        ;
+----------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; 0.333 ; 0.000         ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; 0.341 ; 0.000         ;
; clk_50M                                                  ; 0.341 ; 0.000         ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0.342 ; 0.000         ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; 0.382 ; 0.000         ;
; out                                                      ; 0.384 ; 0.000         ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.397 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50M                                                  ; -3.000 ; -1796.000     ;
; out                                                      ; -3.000 ; -5.000        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; -1.000 ; -193.000      ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; -1.000 ; -58.000       ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; -1.000 ; -50.000       ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; -1.000 ; -21.000       ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; -1.000 ; -1.000        ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50M'                                                                                                                                             ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                     ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -234.271 ; SM_2300_Task5_adc_control:b2v_inst|vertex[0]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.340      ; 235.606    ;
; -234.267 ; SM_2300_Task5_adc_control:b2v_inst|vertex[0]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.340      ; 235.602    ;
; -233.992 ; SM_2300_Task5_adc_control:b2v_inst|vertex[1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.340      ; 235.327    ;
; -233.988 ; SM_2300_Task5_adc_control:b2v_inst|vertex[1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.340      ; 235.323    ;
; -233.966 ; SM_2300_Task5_adc_control:b2v_inst|val[31][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.323      ; 235.284    ;
; -233.962 ; SM_2300_Task5_adc_control:b2v_inst|val[31][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.323      ; 235.280    ;
; -233.913 ; SM_2300_Task5_adc_control:b2v_inst|val[27][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.344      ; 235.252    ;
; -233.909 ; SM_2300_Task5_adc_control:b2v_inst|val[27][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.344      ; 235.248    ;
; -233.859 ; SM_2300_Task5_adc_control:b2v_inst|val[30][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.343      ; 235.197    ;
; -233.856 ; SM_2300_Task5_adc_control:b2v_inst|vertex[2]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.340      ; 235.191    ;
; -233.855 ; SM_2300_Task5_adc_control:b2v_inst|val[30][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.343      ; 235.193    ;
; -233.852 ; SM_2300_Task5_adc_control:b2v_inst|vertex[2]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.340      ; 235.187    ;
; -233.811 ; SM_2300_Task5_adc_control:b2v_inst|val[27][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.341      ; 235.147    ;
; -233.807 ; SM_2300_Task5_adc_control:b2v_inst|val[27][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.341      ; 235.143    ;
; -233.668 ; SM_2300_Task5_adc_control:b2v_inst|val[29][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.343      ; 235.006    ;
; -233.664 ; SM_2300_Task5_adc_control:b2v_inst|val[29][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.343      ; 235.002    ;
; -233.606 ; SM_2300_Task5_adc_control:b2v_inst|val[21][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.299      ; 234.900    ;
; -233.602 ; SM_2300_Task5_adc_control:b2v_inst|val[21][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.299      ; 234.896    ;
; -233.550 ; SM_2300_Task5_adc_control:b2v_inst|val[27][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.343      ; 234.888    ;
; -233.546 ; SM_2300_Task5_adc_control:b2v_inst|val[27][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.343      ; 234.884    ;
; -233.500 ; SM_2300_Task5_adc_control:b2v_inst|val[12][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.305      ; 234.800    ;
; -233.496 ; SM_2300_Task5_adc_control:b2v_inst|val[12][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.305      ; 234.796    ;
; -233.454 ; SM_2300_Task5_adc_control:b2v_inst|val[26][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 234.755    ;
; -233.450 ; SM_2300_Task5_adc_control:b2v_inst|val[26][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 234.751    ;
; -233.428 ; SM_2300_Task5_adc_control:b2v_inst|val[13][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.305      ; 234.728    ;
; -233.424 ; SM_2300_Task5_adc_control:b2v_inst|val[13][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.305      ; 234.724    ;
; -233.386 ; SM_2300_Task5_adc_control:b2v_inst|val[10][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.679    ;
; -233.382 ; SM_2300_Task5_adc_control:b2v_inst|val[10][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.675    ;
; -233.351 ; SM_2300_Task5_adc_control:b2v_inst|val[28][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 234.646    ;
; -233.347 ; SM_2300_Task5_adc_control:b2v_inst|val[28][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 234.642    ;
; -233.315 ; SM_2300_Task5_adc_control:b2v_inst|val[28][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.304      ; 234.614    ;
; -233.311 ; SM_2300_Task5_adc_control:b2v_inst|val[28][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.304      ; 234.610    ;
; -233.277 ; SM_2300_Task5_adc_control:b2v_inst|val[11][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.335      ; 234.607    ;
; -233.273 ; SM_2300_Task5_adc_control:b2v_inst|val[11][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.335      ; 234.603    ;
; -233.258 ; SM_2300_Task5_adc_control:b2v_inst|val[23][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 234.559    ;
; -233.254 ; SM_2300_Task5_adc_control:b2v_inst|val[23][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 234.555    ;
; -233.233 ; SM_2300_Task5_adc_control:b2v_inst|val[27][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 234.528    ;
; -233.229 ; SM_2300_Task5_adc_control:b2v_inst|val[27][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 234.524    ;
; -233.210 ; SM_2300_Task5_adc_control:b2v_inst|val[15][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.308      ; 234.513    ;
; -233.206 ; SM_2300_Task5_adc_control:b2v_inst|val[15][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.308      ; 234.509    ;
; -233.184 ; SM_2300_Task5_adc_control:b2v_inst|val[16][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.307      ; 234.486    ;
; -233.181 ; SM_2300_Task5_adc_control:b2v_inst|val[5][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.313      ; 234.489    ;
; -233.180 ; SM_2300_Task5_adc_control:b2v_inst|val[16][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.307      ; 234.482    ;
; -233.178 ; SM_2300_Task5_adc_control:b2v_inst|val[7][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.471    ;
; -233.177 ; SM_2300_Task5_adc_control:b2v_inst|val[23][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 234.474    ;
; -233.177 ; SM_2300_Task5_adc_control:b2v_inst|val[5][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.313      ; 234.485    ;
; -233.174 ; SM_2300_Task5_adc_control:b2v_inst|val[7][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.467    ;
; -233.173 ; SM_2300_Task5_adc_control:b2v_inst|val[23][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 234.470    ;
; -233.173 ; SM_2300_Task5_adc_control:b2v_inst|val[24][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 234.474    ;
; -233.173 ; SM_2300_Task5_adc_control:b2v_inst|val[30][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.344      ; 234.512    ;
; -233.171 ; SM_2300_Task5_adc_control:b2v_inst|val[22][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 234.472    ;
; -233.169 ; SM_2300_Task5_adc_control:b2v_inst|val[24][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 234.470    ;
; -233.169 ; SM_2300_Task5_adc_control:b2v_inst|val[30][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.344      ; 234.508    ;
; -233.167 ; SM_2300_Task5_adc_control:b2v_inst|val[22][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 234.468    ;
; -233.161 ; SM_2300_Task5_adc_control:b2v_inst|val[15][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 234.482    ;
; -233.157 ; SM_2300_Task5_adc_control:b2v_inst|val[15][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.326      ; 234.478    ;
; -233.154 ; SM_2300_Task5_adc_control:b2v_inst|val[6][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.337      ; 234.486    ;
; -233.153 ; SM_2300_Task5_adc_control:b2v_inst|val[26][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.304      ; 234.452    ;
; -233.150 ; SM_2300_Task5_adc_control:b2v_inst|val[6][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.337      ; 234.482    ;
; -233.149 ; SM_2300_Task5_adc_control:b2v_inst|val[26][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.304      ; 234.448    ;
; -233.134 ; SM_2300_Task5_adc_control:b2v_inst|val[14][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.308      ; 234.437    ;
; -233.130 ; SM_2300_Task5_adc_control:b2v_inst|val[14][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.308      ; 234.433    ;
; -233.108 ; SM_2300_Task5_adc_control:b2v_inst|val[20][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.299      ; 234.402    ;
; -233.104 ; SM_2300_Task5_adc_control:b2v_inst|val[20][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.299      ; 234.398    ;
; -233.095 ; SM_2300_Task5_adc_control:b2v_inst|val[5][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.388    ;
; -233.091 ; SM_2300_Task5_adc_control:b2v_inst|val[5][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.384    ;
; -233.089 ; SM_2300_Task5_adc_control:b2v_inst|val[30][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.330      ; 234.414    ;
; -233.085 ; SM_2300_Task5_adc_control:b2v_inst|val[30][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.330      ; 234.410    ;
; -233.084 ; SM_2300_Task5_adc_control:b2v_inst|val[26][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.305      ; 234.384    ;
; -233.080 ; SM_2300_Task5_adc_control:b2v_inst|val[26][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.305      ; 234.380    ;
; -233.077 ; SM_2300_Task5_adc_control:b2v_inst|val[6][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.370    ;
; -233.073 ; SM_2300_Task5_adc_control:b2v_inst|val[6][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.366    ;
; -233.069 ; SM_2300_Task5_adc_control:b2v_inst|val[7][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.335      ; 234.399    ;
; -233.065 ; SM_2300_Task5_adc_control:b2v_inst|val[7][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.335      ; 234.395    ;
; -233.057 ; SM_2300_Task5_adc_control:b2v_inst|val[12][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.299      ; 234.351    ;
; -233.053 ; SM_2300_Task5_adc_control:b2v_inst|val[12][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.299      ; 234.347    ;
; -233.045 ; SM_2300_Task5_adc_control:b2v_inst|val[4][4]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.336      ; 234.376    ;
; -233.041 ; SM_2300_Task5_adc_control:b2v_inst|val[4][4]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.336      ; 234.372    ;
; -233.037 ; SM_2300_Task5_adc_control:b2v_inst|val[11][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.296      ; 234.328    ;
; -233.033 ; SM_2300_Task5_adc_control:b2v_inst|val[11][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.296      ; 234.324    ;
; -233.031 ; SM_2300_Task5_adc_control:b2v_inst|val[17][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; -0.031     ; 233.995    ;
; -233.027 ; SM_2300_Task5_adc_control:b2v_inst|val[17][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; -0.031     ; 233.991    ;
; -233.019 ; SM_2300_Task5_adc_control:b2v_inst|val[23][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.314      ; 234.328    ;
; -233.019 ; SM_2300_Task5_adc_control:b2v_inst|val[13][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.299      ; 234.313    ;
; -233.016 ; SM_2300_Task5_adc_control:b2v_inst|val[22][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.303      ; 234.314    ;
; -233.015 ; SM_2300_Task5_adc_control:b2v_inst|val[23][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.314      ; 234.324    ;
; -233.015 ; SM_2300_Task5_adc_control:b2v_inst|val[13][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.299      ; 234.309    ;
; -233.012 ; SM_2300_Task5_adc_control:b2v_inst|val[22][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.303      ; 234.310    ;
; -233.004 ; SM_2300_Task5_adc_control:b2v_inst|val[31][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.323      ; 234.322    ;
; -233.000 ; SM_2300_Task5_adc_control:b2v_inst|val[31][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.323      ; 234.318    ;
; -232.990 ; SM_2300_Task5_adc_control:b2v_inst|val[10][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.283    ;
; -232.986 ; SM_2300_Task5_adc_control:b2v_inst|val[10][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.298      ; 234.279    ;
; -232.983 ; SM_2300_Task5_adc_control:b2v_inst|val[26][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 234.278    ;
; -232.979 ; SM_2300_Task5_adc_control:b2v_inst|val[26][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 234.274    ;
; -232.976 ; SM_2300_Task5_adc_control:b2v_inst|val[14][0] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 234.271    ;
; -232.972 ; SM_2300_Task5_adc_control:b2v_inst|val[14][0] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.300      ; 234.267    ;
; -232.945 ; SM_2300_Task5_adc_control:b2v_inst|val[31][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.330      ; 234.270    ;
; -232.942 ; SM_2300_Task5_adc_control:b2v_inst|val[12][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.320      ; 234.257    ;
; -232.941 ; SM_2300_Task5_adc_control:b2v_inst|val[31][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.330      ; 234.266    ;
; -232.938 ; SM_2300_Task5_adc_control:b2v_inst|val[12][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.320      ; 234.253    ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'                                                                                                                                                                                             ;
+--------+----------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.161 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.093      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.123 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 9.055      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.012 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.944      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -8.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.935      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.976 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.063     ; 8.908      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[4]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.958 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.893      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[9]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[3]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[5]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[1]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[0]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[7]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.938 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_red[8]   ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.059     ; 8.873      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[4]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
; -7.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.060     ; 8.855      ;
+--------+----------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|clock'                                                                                                                                                                                ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                              ; Launch Clock                                             ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+
; -5.183 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 6.069      ;
; -5.133 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 6.019      ;
; -5.129 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 6.015      ;
; -5.106 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.995      ;
; -5.106 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.979      ;
; -5.106 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.979      ;
; -5.091 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.977      ;
; -5.088 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.974      ;
; -5.065 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.954      ;
; -5.062 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.951      ;
; -5.045 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.931      ;
; -5.042 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.928      ;
; -5.035 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.921      ;
; -5.030 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.903      ;
; -5.027 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.900      ;
; -5.026 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.912      ;
; -5.026 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.912      ;
; -5.023 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.896      ;
; -5.022 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.894      ;
; -5.020 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.893      ;
; -5.017 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.903      ;
; -5.013 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.899      ;
; -5.012 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.390      ; 5.897      ;
; -5.006 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.892      ;
; -5.000 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.889      ;
; -4.999 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.885      ;
; -4.992 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.878      ;
; -4.989 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.875      ;
; -4.985 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.390      ; 5.870      ;
; -4.982 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.390      ; 5.867      ;
; -4.980 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.866      ;
; -4.973 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.859      ;
; -4.965 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.838      ;
; -4.958 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.831      ;
; -4.956 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.842      ;
; -4.952 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.841      ;
; -4.952 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.838      ;
; -4.945 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.831      ;
; -4.938 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.824      ;
; -4.925 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.814      ;
; -4.922 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.811      ;
; -4.921 ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.810      ;
; -4.920 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.390      ; 5.805      ;
; -4.915 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.787      ;
; -4.912 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.784      ;
; -4.907 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.779      ;
; -4.904 ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.793      ;
; -4.903 ; SM_2300_Task5_color_detection:b2v_inst2|clear[10]       ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.393      ; 5.791      ;
; -4.900 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.786      ;
; -4.896 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.782      ;
; -4.893 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.779      ;
; -4.889 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.775      ;
; -4.889 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.775      ;
; -4.889 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.775      ;
; -4.885 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.771      ;
; -4.884 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.770      ;
; -4.882 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.768      ;
; -4.880 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.766      ;
; -4.879 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.765      ;
; -4.878 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.764      ;
; -4.875 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.761      ;
; -4.875 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.761      ;
; -4.874 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.746      ;
; -4.871 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.757      ;
; -4.871 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.743      ;
; -4.868 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.754      ;
; -4.866 ; SM_2300_Task5_color_detection:b2v_inst2|blue[17]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.739      ;
; -4.866 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.752      ;
; -4.862 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.734      ;
; -4.861 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.747      ;
; -4.860 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.749      ;
; -4.858 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.744      ;
; -4.858 ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.747      ;
; -4.850 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[3]  ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.390      ; 5.735      ;
; -4.849 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s4 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.735      ;
; -4.849 ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.738      ;
; -4.839 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[19]   ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.712      ;
; -4.833 ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.706      ;
; -4.827 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.699      ;
; -4.824 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.696      ;
; -4.823 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s4 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.712      ;
; -4.822 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.694      ;
; -4.822 ; SM_2300_Task5_color_detection:b2v_inst2|clear[10]       ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.393      ; 5.710      ;
; -4.822 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[18]   ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.378      ; 5.695      ;
; -4.819 ; SM_2300_Task5_color_detection:b2v_inst2|clear[10]       ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.393      ; 5.707      ;
; -4.816 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[11] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.688      ;
; -4.811 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[4]  ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.390      ; 5.696      ;
; -4.808 ; SM_2300_Task5_color_detection:b2v_inst2|clear[17]       ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.393      ; 5.696      ;
; -4.808 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.694      ;
; -4.807 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.679      ;
; -4.805 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.677      ;
; -4.804 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.690      ;
; -4.804 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.676      ;
; -4.803 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s4 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.689      ;
; -4.802 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.674      ;
; -4.800 ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.689      ;
; -4.796 ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.394      ; 5.685      ;
; -4.795 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.667      ;
; -4.792 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.377      ; 5.664      ;
; -4.791 ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.391      ; 5.677      ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'                                                                                                                                                                                        ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.866 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.801      ;
; -1.860 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.795      ;
; -1.750 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.685      ;
; -1.744 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.679      ;
; -1.634 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.569      ;
; -1.628 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.563      ;
; -1.621 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.554      ;
; -1.560 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.493      ;
; -1.547 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.480      ;
; -1.534 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.467      ;
; -1.518 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.453      ;
; -1.512 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.447      ;
; -1.512 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.445      ;
; -1.505 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.438      ;
; -1.504 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.437      ;
; -1.499 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.432      ;
; -1.444 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.377      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.364      ;
; -1.418 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.351      ;
; -1.402 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.337      ;
; -1.396 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.331      ;
; -1.396 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.329      ;
; -1.389 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.322      ;
; -1.388 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.321      ;
; -1.384 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.317      ;
; -1.383 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.316      ;
; -1.382 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.315      ;
; -1.328 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.261      ;
; -1.321 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.254      ;
; -1.315 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.248      ;
; -1.307 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.240      ;
; -1.302 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.235      ;
; -1.292 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.225      ;
; -1.289 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.222      ;
; -1.286 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.221      ;
; -1.280 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.215      ;
; -1.280 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.213      ;
; -1.273 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.206      ;
; -1.272 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.205      ;
; -1.268 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.201      ;
; -1.268 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.201      ;
; -1.267 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.200      ;
; -1.266 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.199      ;
; -1.262 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.195      ;
; -1.212 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.145      ;
; -1.205 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.138      ;
; -1.199 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.132      ;
; -1.191 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.124      ;
; -1.186 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.119      ;
; -1.176 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.109      ;
; -1.173 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.106      ;
; -1.170 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.105      ;
; -1.167 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.100      ;
; -1.164 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 2.099      ;
; -1.164 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.097      ;
; -1.161 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.094      ;
; -1.157 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.090      ;
; -1.156 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.089      ;
; -1.152 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.085      ;
; -1.152 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.085      ;
; -1.151 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.084      ;
; -1.150 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.083      ;
; -1.146 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.079      ;
; -1.096 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.029      ;
; -1.091 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.024      ;
; -1.089 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.022      ;
; -1.083 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.016      ;
; -1.075 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.008      ;
; -1.070 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 2.003      ;
; -1.060 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.993      ;
; -1.057 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.990      ;
; -1.054 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 1.989      ;
; -1.054 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.987      ;
; -1.051 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.984      ;
; -1.048 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 1.983      ;
; -1.048 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.981      ;
; -1.045 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.978      ;
; -1.041 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.974      ;
; -1.040 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.973      ;
; -1.039 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.972      ;
; -1.038 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.971      ;
; -1.036 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.969      ;
; -1.036 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.969      ;
; -1.035 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.968      ;
; -1.034 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.967      ;
; -1.030 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.963      ;
; -0.980 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.913      ;
; -0.975 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.908      ;
; -0.973 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.906      ;
; -0.967 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.900      ;
; -0.959 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.892      ;
; -0.955 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.888      ;
; -0.954 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.887      ;
; -0.944 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.877      ;
; -0.941 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.874      ;
; -0.938 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 1.873      ;
; -0.938 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.871      ;
; -0.938 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.871      ;
; -0.935 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.062     ; 1.868      ;
; -0.932 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.050     ; 1.867      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.679 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.612      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.675 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.608      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.652 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.585      ;
; -1.554 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.488      ;
; -1.554 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.488      ;
; -1.554 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.488      ;
; -1.554 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.488      ;
; -1.554 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.488      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.449      ;
; -1.507 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.442      ;
; -1.507 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.442      ;
; -1.507 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.442      ;
; -1.507 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.442      ;
; -1.507 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.442      ;
; -1.503 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.438      ;
; -1.503 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.438      ;
; -1.503 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.438      ;
; -1.503 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.438      ;
; -1.503 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.438      ;
; -1.480 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.415      ;
; -1.480 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.415      ;
; -1.480 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.415      ;
; -1.480 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.415      ;
; -1.480 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.415      ;
; -1.439 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.374      ;
; -1.439 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.374      ;
; -1.439 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.374      ;
; -1.439 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.374      ;
; -1.439 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.060     ; 2.374      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.367      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.062     ; 2.356      ;
; -1.413 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.347      ;
; -1.413 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.347      ;
; -1.413 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.347      ;
; -1.413 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.347      ;
; -1.413 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.061     ; 2.347      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
; -1.394 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.063     ; 2.326      ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'                                                                                                                                                        ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.352 ; SM_2300_Task5_adc_control:b2v_inst|depo_signal ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; clk_50M                                  ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 1.000        ; -1.469     ; 0.878      ;
; 0.318  ; SM_2300_Task5_uart:b2v_inst3|blue_on1          ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 1.000        ; -0.038     ; 0.659      ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'out'                                                                                                                                                 ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.241 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 1.000        ; -0.045     ; 1.211      ;
; -0.117 ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 1.000        ; -0.045     ; 1.087      ;
; 0.317  ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; out          ; out         ; 1.000        ; -0.039     ; 0.659      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'                                                                                                                                                                                        ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.333 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 0.663      ;
; 0.519 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 0.849      ;
; 0.523 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 0.853      ;
; 0.524 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 0.854      ;
; 0.525 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 0.855      ;
; 0.526 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 0.856      ;
; 0.568 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.787      ;
; 0.570 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.792      ;
; 0.583 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.802      ;
; 0.584 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.803      ;
; 0.591 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.810      ;
; 0.591 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.810      ;
; 0.612 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.831      ;
; 0.704 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.034      ;
; 0.706 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.036      ;
; 0.707 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.037      ;
; 0.707 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.037      ;
; 0.710 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.929      ;
; 0.711 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.930      ;
; 0.720 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.939      ;
; 0.721 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 0.940      ;
; 0.813 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.143      ;
; 0.815 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.145      ;
; 0.831 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.050      ;
; 0.831 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.050      ;
; 0.832 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.052      ;
; 0.834 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.053      ;
; 0.835 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.054      ;
; 0.835 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.054      ;
; 0.843 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.062      ;
; 0.846 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.065      ;
; 0.848 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.067      ;
; 0.849 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.068      ;
; 0.851 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.070      ;
; 0.851 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.070      ;
; 0.851 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.070      ;
; 0.851 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.070      ;
; 0.860 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.079      ;
; 0.862 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.081      ;
; 0.867 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.086      ;
; 0.869 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.088      ;
; 0.920 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.250      ;
; 0.925 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.255      ;
; 0.927 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.257      ;
; 0.941 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.160      ;
; 0.941 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.160      ;
; 0.942 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.161      ;
; 0.943 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.162      ;
; 0.943 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.162      ;
; 0.943 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.163      ;
; 0.944 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.164      ;
; 0.946 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.165      ;
; 0.947 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.166      ;
; 0.953 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.172      ;
; 0.955 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.174      ;
; 0.958 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.177      ;
; 0.960 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.179      ;
; 0.961 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.180      ;
; 0.961 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.180      ;
; 0.961 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.180      ;
; 0.963 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.182      ;
; 0.963 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.182      ;
; 0.963 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.182      ;
; 0.972 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.191      ;
; 0.972 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.191      ;
; 0.974 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.193      ;
; 0.974 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.193      ;
; 0.979 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.198      ;
; 0.981 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.200      ;
; 0.984 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.203      ;
; 0.986 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.205      ;
; 0.994 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.213      ;
; 0.996 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.215      ;
; 0.997 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.216      ;
; 0.999 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.218      ;
; 1.028 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.358      ;
; 1.029 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.359      ;
; 1.031 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.361      ;
; 1.031 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.361      ;
; 1.032 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.362      ;
; 1.034 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.143      ; 1.364      ;
; 1.053 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.062      ; 1.272      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.577      ;
; 0.343 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.076      ; 0.577      ;
; 0.491 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.447      ; 1.095      ;
; 0.546 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.151      ;
; 0.559 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.164      ;
; 0.568 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.173      ;
; 0.586 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 0.806      ;
; 0.587 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.447      ; 1.191      ;
; 0.587 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 0.807      ;
; 0.588 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.193      ;
; 0.603 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 0.823      ;
; 0.617 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 0.837      ;
; 0.661 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.266      ;
; 0.661 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.266      ;
; 0.666 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.271      ;
; 0.666 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.271      ;
; 0.679 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.230      ;
; 0.683 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.234      ;
; 0.687 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.447      ; 1.291      ;
; 0.702 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.447      ; 1.306      ;
; 0.707 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.312      ;
; 0.714 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 0.934      ;
; 0.727 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 0.947      ;
; 0.744 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.349      ;
; 0.770 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.375      ;
; 0.770 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.375      ;
; 0.786 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.391      ;
; 0.790 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.341      ;
; 0.795 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.450      ; 1.402      ;
; 0.796 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.447      ; 1.400      ;
; 0.798 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.450      ; 1.405      ;
; 0.798 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.447      ; 1.402      ;
; 0.810 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.447      ; 1.414      ;
; 0.820 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.425      ;
; 0.834 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.131      ; 1.122      ;
; 0.838 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.443      ;
; 0.838 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.443      ;
; 0.841 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.392      ;
; 0.844 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.449      ;
; 0.847 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.452      ;
; 0.854 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.450      ; 1.461      ;
; 0.858 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.463      ;
; 0.861 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.081      ;
; 0.863 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.450      ; 1.470      ;
; 0.864 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.080      ; 1.101      ;
; 0.864 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.416      ;
; 0.869 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.421      ;
; 0.870 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.131      ; 1.158      ;
; 0.872 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.253     ; 0.776      ;
; 0.873 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.093      ;
; 0.875 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.095      ;
; 0.878 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.080      ; 1.115      ;
; 0.881 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.450      ; 1.488      ;
; 0.882 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp1[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.255     ; 0.784      ;
; 0.884 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.436      ;
; 0.884 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.436      ;
; 0.892 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.112      ;
; 0.895 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.446      ;
; 0.896 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.078      ; 1.131      ;
; 0.903 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.304     ; 0.756      ;
; 0.904 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.124      ;
; 0.909 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.460      ;
; 0.913 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[1]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.080      ; 1.150      ;
; 0.922 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.527      ;
; 0.924 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.450      ; 1.531      ;
; 0.942 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.494      ;
; 0.942 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.494      ;
; 0.943 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.494      ;
; 0.944 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.495      ;
; 0.945 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.394      ; 1.496      ;
; 0.963 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.447      ; 1.567      ;
; 0.965 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.570      ;
; 0.965 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.570      ;
; 0.970 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.190      ;
; 0.971 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.191      ;
; 0.972 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.192      ;
; 0.974 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.526      ;
; 0.978 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.530      ;
; 0.981 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.586      ;
; 0.983 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.588      ;
; 0.985 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.205      ;
; 0.988 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.208      ;
; 0.995 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.253     ; 0.899      ;
; 0.996 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.216      ;
; 0.997 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.448      ; 1.602      ;
; 0.998 ; SM_2300_Task5_adc_control:b2v_inst|temp_din           ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 1.234      ;
; 1.002 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.554      ;
; 1.011 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.078      ; 1.246      ;
; 1.011 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.063      ; 1.231      ;
; 1.016 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.395      ; 1.568      ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50M'                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][2]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][2]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][2]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][2]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][2]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][2]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][2]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][2]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][2]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][2]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][5]       ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][5]       ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][6]       ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][6]       ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][7]       ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][7]       ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[3][4]       ; SM_2300_Task5_adc_control:b2v_inst|val_1[3][4]       ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|val_1[3][6]       ; SM_2300_Task5_adc_control:b2v_inst|val_1[3][6]       ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns2    ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns2    ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns0    ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns0    ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1    ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1    ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4    ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4    ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|parent[35][0]     ; SM_2300_Task5_adc_control:b2v_inst|parent[35][0]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; SM_2300_Task5_adc_control:b2v_inst|parent[33][0]     ; SM_2300_Task5_adc_control:b2v_inst|parent[33][0]     ; clk_50M      ; clk_50M     ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][4]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][4]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][5]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][5]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][4]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][4]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][5]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][5]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][3]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][3]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][4]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][4]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][8]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][8]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][5]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][5]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][4]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][4]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][4]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][4]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][8]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][8]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][4]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][4]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][8]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][8]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][2]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][2]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][2]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][2]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][7]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][7]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][2]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][2]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[14][8]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[14][8]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][3]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][3]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][4]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][4]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][8]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][8]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][3]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][3]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][4]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][4]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][8]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][8]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][9]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][9]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][3]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][3]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][1]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][1]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][3]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][3]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][6]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][6]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][8]       ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][8]       ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][1]       ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][1]       ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[4][10]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[4][10]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|processed_1[5][0] ; SM_2300_Task5_adc_control:b2v_inst|processed_1[5][0] ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_adc_control:b2v_inst|val_1[35][0]      ; SM_2300_Task5_adc_control:b2v_inst|val_1[35][0]      ; clk_50M      ; clk_50M     ; 0.000        ; 0.078      ; 0.577      ;
+-------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|clock'                                                                                                                                                                   ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.342 ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_uart:b2v_inst3|blue_message_flag     ; SM_2300_Task5_uart:b2v_inst3|blue_message_flag     ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; SM_2300_Task5_uart:b2v_inst3|curr.s0               ; SM_2300_Task5_uart:b2v_inst3|curr.s0               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.078      ; 0.577      ;
; 0.344 ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; SM_2300_Task5_uart:b2v_inst3|curr.s3               ; SM_2300_Task5_uart:b2v_inst3|curr.s3               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; SM_2300_Task5_uart:b2v_inst3|curr.s4               ; SM_2300_Task5_uart:b2v_inst3|curr.s4               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.577      ;
; 0.356 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.577      ;
; 0.357 ; SM_2300_Task5_uart:b2v_inst3|clock_count[3]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[3]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SM_2300_Task5_uart:b2v_inst3|clock_count[2]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[2]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; SM_2300_Task5_uart:b2v_inst3|clock_count[1]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[1]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.062      ; 0.577      ;
; 0.421 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.642      ;
; 0.489 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.050      ;
; 0.507 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.068      ;
; 0.546 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.779      ;
; 0.550 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.783      ;
; 0.555 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.775      ;
; 0.555 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.775      ;
; 0.555 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.775      ;
; 0.556 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.789      ;
; 0.556 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.776      ;
; 0.557 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.777      ;
; 0.557 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.777      ;
; 0.558 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.778      ;
; 0.559 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.779      ;
; 0.559 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.779      ;
; 0.560 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.780      ;
; 0.560 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.780      ;
; 0.563 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.783      ;
; 0.566 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.799      ;
; 0.573 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.793      ;
; 0.574 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.794      ;
; 0.581 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 0.814      ;
; 0.594 ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.815      ;
; 0.599 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.820      ;
; 0.599 ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.820      ;
; 0.599 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.160      ;
; 0.601 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.162      ;
; 0.603 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.824      ;
; 0.604 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.825      ;
; 0.613 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.834      ;
; 0.617 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.178      ;
; 0.633 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.194      ;
; 0.635 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.399      ; 1.191      ;
; 0.640 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.399      ; 1.196      ;
; 0.643 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.399      ; 1.199      ;
; 0.674 ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.119      ; 0.950      ;
; 0.679 ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.119      ; 0.955      ;
; 0.691 ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.119      ; 0.967      ;
; 0.702 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 0.922      ;
; 0.709 ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.930      ;
; 0.711 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.272      ;
; 0.715 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.276      ;
; 0.743 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.304      ;
; 0.744 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.399      ; 1.300      ;
; 0.761 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.982      ;
; 0.775 ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 0.996      ;
; 0.787 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.399      ; 1.343      ;
; 0.825 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.404      ; 1.386      ;
; 0.830 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.050      ;
; 0.830 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.050      ;
; 0.830 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.050      ;
; 0.832 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.052      ;
; 0.832 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.052      ;
; 0.832 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 1.065      ;
; 0.833 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 1.066      ;
; 0.834 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 1.067      ;
; 0.834 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.054      ;
; 0.834 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.054      ;
; 0.840 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.076      ; 1.073      ;
; 0.845 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.065      ;
; 0.845 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.065      ;
; 0.846 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.066      ;
; 0.846 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.066      ;
; 0.847 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.067      ;
; 0.847 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.067      ;
; 0.848 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.068      ;
; 0.860 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.080      ;
; 0.861 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.081      ;
; 0.862 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.082      ;
; 0.863 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.083      ;
; 0.869 ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 1.090      ;
; 0.871 ; SM_2300_Task5_adc_control:b2v_inst|EA1             ; SM_2300_Task5_uart:b2v_inst3|delay_pick            ; clk_50M                            ; SM_2300_Task5_uart:b2v_inst3|clock ; -0.500       ; 0.563      ; 1.121      ;
; 0.886 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 1.107      ;
; 0.888 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.064      ; 1.109      ;
; 0.893 ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.393      ; 1.443      ;
; 0.940 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.160      ;
; 0.940 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.160      ;
; 0.940 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.160      ;
; 0.942 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.162      ;
; 0.942 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.162      ;
; 0.942 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.162      ;
; 0.942 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.063      ; 1.162      ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'                                                                                                                                                        ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.382 ; SM_2300_Task5_uart:b2v_inst3|blue_on1          ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 0.000        ; 0.038      ; 0.577      ;
; 1.933 ; SM_2300_Task5_adc_control:b2v_inst|depo_signal ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; clk_50M                                  ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 0.000        ; -1.337     ; 0.773      ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'out'                                                                                                                                                 ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; out          ; out         ; 0.000        ; 0.039      ; 0.580      ;
; 0.762 ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 0.000        ; 0.045      ; 0.964      ;
; 0.854 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 0.000        ; 0.045      ; 1.056      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.397 ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.617      ;
; 0.506 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|clear[20]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.726      ;
; 0.548 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[7]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[9]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.769      ;
; 0.551 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.771      ;
; 0.579 ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.799      ;
; 0.586 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.806      ;
; 0.593 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.813      ;
; 0.595 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.815      ;
; 0.599 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.819      ;
; 0.685 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[18]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.905      ;
; 0.686 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[15] ; SM_2300_Task5_color_detection:b2v_inst2|clear[15]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.906      ;
; 0.686 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[16]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[16]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.064      ; 0.907      ;
; 0.687 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[19]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.064      ; 0.908      ;
; 0.693 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[5]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.913      ;
; 0.704 ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.924      ;
; 0.713 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.933      ;
; 0.715 ; SM_2300_Task5_color_detection:b2v_inst2|counter[14]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[14]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.935      ;
; 0.716 ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.936      ;
; 0.717 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.937      ;
; 0.719 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[19] ; SM_2300_Task5_color_detection:b2v_inst2|clear[19]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.939      ;
; 0.719 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.939      ;
; 0.719 ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.939      ;
; 0.720 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[13] ; SM_2300_Task5_color_detection:b2v_inst2|clear[13]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.940      ;
; 0.721 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.941      ;
; 0.721 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.941      ;
; 0.723 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[17] ; SM_2300_Task5_color_detection:b2v_inst2|clear[17]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.943      ;
; 0.724 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[14] ; SM_2300_Task5_color_detection:b2v_inst2|clear[14]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.944      ;
; 0.725 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.945      ;
; 0.735 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[20] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[20]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 0.970      ;
; 0.737 ; SM_2300_Task5_color_detection:b2v_inst2|counter[11]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[11]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 0.957      ;
; 0.837 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[8]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.057      ;
; 0.838 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.058      ;
; 0.840 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.060      ;
; 0.853 ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.073      ;
; 0.859 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[10]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.065      ; 1.081      ;
; 0.865 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.085      ;
; 0.867 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.087      ;
; 0.870 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[15]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[15]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; -0.260     ; 0.767      ;
; 0.871 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[9]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.091      ;
; 0.873 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.093      ;
; 0.874 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[8]    ; SM_2300_Task5_color_detection:b2v_inst2|final_red[8]          ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; -0.262     ; 0.769      ;
; 0.880 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.100      ;
; 0.882 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.102      ;
; 0.886 ; SM_2300_Task5_color_detection:b2v_inst2|counter[13]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[13]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.106      ;
; 0.891 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[15] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.065      ; 1.113      ;
; 0.893 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[18]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[18]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.128      ;
; 0.895 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[14]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[14]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.064      ; 1.116      ;
; 0.900 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[13]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[13]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.135      ;
; 0.920 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[18] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.155      ;
; 0.928 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[15]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[15]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.163      ;
; 0.930 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[11] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[11]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.165      ;
; 0.932 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[5]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.152      ;
; 0.933 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[13] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.168      ;
; 0.933 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[7]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.153      ;
; 0.933 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.153      ;
; 0.934 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[5]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.154      ;
; 0.937 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[9]  ; SM_2300_Task5_color_detection:b2v_inst2|final_green[9]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.065      ; 1.159      ;
; 0.942 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[10]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[10]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.177      ;
; 0.944 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[16] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[16]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.179      ;
; 0.949 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[19]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[19]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.184      ;
; 0.950 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.170      ;
; 0.950 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.170      ;
; 0.950 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.170      ;
; 0.951 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[4]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.171      ;
; 0.953 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[4]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.173      ;
; 0.960 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[8]  ; SM_2300_Task5_color_detection:b2v_inst2|final_green[8]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.065      ; 1.182      ;
; 0.963 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.062      ; 1.182      ;
; 0.964 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[17] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.078      ; 1.199      ;
; 0.968 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[5]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.188      ;
; 0.969 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[11]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.065      ; 1.191      ;
; 0.970 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[20]  ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[20]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.190      ;
; 0.971 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[12]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.065      ; 1.193      ;
; 0.973 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[19]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.193      ;
; 0.975 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[20]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.195      ;
; 0.975 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[9]    ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 2.527      ; 3.689      ;
; 0.977 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.197      ;
; 0.978 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[7]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.051      ; 1.186      ;
; 0.979 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.199      ;
; 0.983 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.203      ;
; 0.985 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.205      ;
; 0.988 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[8]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.051      ; 1.196      ;
; 0.990 ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.210      ;
; 0.991 ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.211      ;
; 0.992 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.212      ;
; 0.993 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.213      ;
; 0.993 ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.213      ;
; 0.993 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[13]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[14]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.064      ; 1.214      ;
; 0.993 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[19] ; SM_2300_Task5_color_detection:b2v_inst2|clear[20]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.213      ;
; 0.994 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[13] ; SM_2300_Task5_color_detection:b2v_inst2|clear[14]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.214      ;
; 0.997 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[17] ; SM_2300_Task5_color_detection:b2v_inst2|clear[18]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.217      ;
; 0.999 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.219      ;
; 0.999 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|last                  ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 2.157      ; 3.343      ;
; 1.001 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.221      ;
; 1.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[14]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.223      ;
; 1.003 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.063      ; 1.223      ;
; 1.004 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[10] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[10]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; -0.261     ; 0.900      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                        ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                               ; Note                                                          ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
; 4.74 MHz    ; 4.74 MHz        ; clk_50M                                                  ;                                                               ;
; 121.17 MHz  ; 121.17 MHz      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ;                                                               ;
; 246.12 MHz  ; 246.12 MHz      ; SM_2300_Task5_uart:b2v_inst3|clock                       ;                                                               ;
; 411.35 MHz  ; 411.35 MHz      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ;                                                               ;
; 434.97 MHz  ; 434.97 MHz      ; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ;                                                               ;
; 907.44 MHz  ; 250.0 MHz       ; out                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1661.13 MHz ; 500.0 MHz       ; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; limit due to minimum period restriction (tmin)                ;
+-------------+-----------------+----------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                  ;
+----------------------------------------------------------+----------+---------------+
; Clock                                                    ; Slack    ; End Point TNS ;
+----------------------------------------------------------+----------+---------------+
; clk_50M                                                  ; -210.094 ; -120175.250   ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; -7.253   ; -933.357      ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; -4.664   ; -121.931      ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; -1.534   ; -22.193       ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; -1.431   ; -58.033       ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; -1.113   ; -1.113        ;
; out                                                      ; -0.102   ; -0.102        ;
+----------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; clk_50M                                                  ; 0.296 ; 0.000         ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; 0.298 ; 0.000         ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0.299 ; 0.000         ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; 0.307 ; 0.000         ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; 0.333 ; 0.000         ;
; out                                                      ; 0.341 ; 0.000         ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.354 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50M                                                  ; -3.000 ; -1796.000     ;
; out                                                      ; -3.000 ; -5.000        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; -1.000 ; -193.000      ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; -1.000 ; -58.000       ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; -1.000 ; -50.000       ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; -1.000 ; -21.000       ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; -1.000 ; -1.000        ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50M'                                                                                                                                              ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                     ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -210.094 ; SM_2300_Task5_adc_control:b2v_inst|vertex[0]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 211.395    ;
; -210.088 ; SM_2300_Task5_adc_control:b2v_inst|vertex[0]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 211.389    ;
; -209.902 ; SM_2300_Task5_adc_control:b2v_inst|vertex[1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 211.203    ;
; -209.896 ; SM_2300_Task5_adc_control:b2v_inst|vertex[1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 211.197    ;
; -209.816 ; SM_2300_Task5_adc_control:b2v_inst|val[31][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.291      ; 211.102    ;
; -209.810 ; SM_2300_Task5_adc_control:b2v_inst|val[31][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.291      ; 211.096    ;
; -209.798 ; SM_2300_Task5_adc_control:b2v_inst|val[27][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.310      ; 211.103    ;
; -209.792 ; SM_2300_Task5_adc_control:b2v_inst|val[27][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.310      ; 211.097    ;
; -209.728 ; SM_2300_Task5_adc_control:b2v_inst|vertex[2]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 211.029    ;
; -209.722 ; SM_2300_Task5_adc_control:b2v_inst|vertex[2]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.306      ; 211.023    ;
; -209.716 ; SM_2300_Task5_adc_control:b2v_inst|val[30][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.309      ; 211.020    ;
; -209.710 ; SM_2300_Task5_adc_control:b2v_inst|val[30][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.309      ; 211.014    ;
; -209.687 ; SM_2300_Task5_adc_control:b2v_inst|val[27][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.307      ; 210.989    ;
; -209.681 ; SM_2300_Task5_adc_control:b2v_inst|val[27][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.307      ; 210.983    ;
; -209.549 ; SM_2300_Task5_adc_control:b2v_inst|val[29][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.309      ; 210.853    ;
; -209.543 ; SM_2300_Task5_adc_control:b2v_inst|val[29][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.309      ; 210.847    ;
; -209.500 ; SM_2300_Task5_adc_control:b2v_inst|val[21][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.270      ; 210.765    ;
; -209.494 ; SM_2300_Task5_adc_control:b2v_inst|val[21][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.270      ; 210.759    ;
; -209.450 ; SM_2300_Task5_adc_control:b2v_inst|val[27][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.309      ; 210.754    ;
; -209.444 ; SM_2300_Task5_adc_control:b2v_inst|val[27][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.309      ; 210.748    ;
; -209.389 ; SM_2300_Task5_adc_control:b2v_inst|val[12][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.275      ; 210.659    ;
; -209.383 ; SM_2300_Task5_adc_control:b2v_inst|val[12][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.275      ; 210.653    ;
; -209.383 ; SM_2300_Task5_adc_control:b2v_inst|val[26][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.277      ; 210.655    ;
; -209.377 ; SM_2300_Task5_adc_control:b2v_inst|val[26][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.277      ; 210.649    ;
; -209.330 ; SM_2300_Task5_adc_control:b2v_inst|val[13][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.275      ; 210.600    ;
; -209.324 ; SM_2300_Task5_adc_control:b2v_inst|val[10][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.588    ;
; -209.324 ; SM_2300_Task5_adc_control:b2v_inst|val[13][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.275      ; 210.594    ;
; -209.318 ; SM_2300_Task5_adc_control:b2v_inst|val[10][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.582    ;
; -209.269 ; SM_2300_Task5_adc_control:b2v_inst|val[28][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.271      ; 210.535    ;
; -209.263 ; SM_2300_Task5_adc_control:b2v_inst|val[28][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.271      ; 210.529    ;
; -209.241 ; SM_2300_Task5_adc_control:b2v_inst|val[28][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.275      ; 210.511    ;
; -209.239 ; SM_2300_Task5_adc_control:b2v_inst|val[23][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.273      ; 210.507    ;
; -209.235 ; SM_2300_Task5_adc_control:b2v_inst|val[28][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.275      ; 210.505    ;
; -209.233 ; SM_2300_Task5_adc_control:b2v_inst|val[23][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.273      ; 210.501    ;
; -209.217 ; SM_2300_Task5_adc_control:b2v_inst|val[27][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.272      ; 210.484    ;
; -209.211 ; SM_2300_Task5_adc_control:b2v_inst|val[27][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.272      ; 210.478    ;
; -209.209 ; SM_2300_Task5_adc_control:b2v_inst|val[23][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.278      ; 210.482    ;
; -209.203 ; SM_2300_Task5_adc_control:b2v_inst|val[23][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.278      ; 210.476    ;
; -209.189 ; SM_2300_Task5_adc_control:b2v_inst|val[11][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 210.485    ;
; -209.183 ; SM_2300_Task5_adc_control:b2v_inst|val[11][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.301      ; 210.479    ;
; -209.148 ; SM_2300_Task5_adc_control:b2v_inst|val[15][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.296      ; 210.439    ;
; -209.144 ; SM_2300_Task5_adc_control:b2v_inst|val[15][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.279      ; 210.418    ;
; -209.142 ; SM_2300_Task5_adc_control:b2v_inst|val[15][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.296      ; 210.433    ;
; -209.140 ; SM_2300_Task5_adc_control:b2v_inst|val[22][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.278      ; 210.413    ;
; -209.138 ; SM_2300_Task5_adc_control:b2v_inst|val[15][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.279      ; 210.412    ;
; -209.134 ; SM_2300_Task5_adc_control:b2v_inst|val[22][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.278      ; 210.407    ;
; -209.131 ; SM_2300_Task5_adc_control:b2v_inst|val[7][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.395    ;
; -209.125 ; SM_2300_Task5_adc_control:b2v_inst|val[7][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.389    ;
; -209.120 ; SM_2300_Task5_adc_control:b2v_inst|val[5][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.282      ; 210.397    ;
; -209.119 ; SM_2300_Task5_adc_control:b2v_inst|val[16][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.278      ; 210.392    ;
; -209.118 ; SM_2300_Task5_adc_control:b2v_inst|val[30][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.310      ; 210.423    ;
; -209.114 ; SM_2300_Task5_adc_control:b2v_inst|val[5][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.282      ; 210.391    ;
; -209.113 ; SM_2300_Task5_adc_control:b2v_inst|val[16][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.278      ; 210.386    ;
; -209.112 ; SM_2300_Task5_adc_control:b2v_inst|val[30][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.310      ; 210.417    ;
; -209.109 ; SM_2300_Task5_adc_control:b2v_inst|val[20][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.270      ; 210.374    ;
; -209.108 ; SM_2300_Task5_adc_control:b2v_inst|val[24][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.278      ; 210.381    ;
; -209.107 ; SM_2300_Task5_adc_control:b2v_inst|val[26][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.275      ; 210.377    ;
; -209.103 ; SM_2300_Task5_adc_control:b2v_inst|val[20][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.270      ; 210.368    ;
; -209.102 ; SM_2300_Task5_adc_control:b2v_inst|val[24][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.278      ; 210.375    ;
; -209.101 ; SM_2300_Task5_adc_control:b2v_inst|val[26][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.275      ; 210.371    ;
; -209.093 ; SM_2300_Task5_adc_control:b2v_inst|val[6][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.303      ; 210.391    ;
; -209.087 ; SM_2300_Task5_adc_control:b2v_inst|val[6][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.303      ; 210.385    ;
; -209.080 ; SM_2300_Task5_adc_control:b2v_inst|val[14][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.279      ; 210.354    ;
; -209.077 ; SM_2300_Task5_adc_control:b2v_inst|val[26][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.276      ; 210.348    ;
; -209.074 ; SM_2300_Task5_adc_control:b2v_inst|val[14][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.279      ; 210.348    ;
; -209.071 ; SM_2300_Task5_adc_control:b2v_inst|val[26][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.276      ; 210.342    ;
; -209.064 ; SM_2300_Task5_adc_control:b2v_inst|val[12][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.270      ; 210.329    ;
; -209.058 ; SM_2300_Task5_adc_control:b2v_inst|val[12][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.270      ; 210.323    ;
; -209.058 ; SM_2300_Task5_adc_control:b2v_inst|val[5][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.322    ;
; -209.057 ; SM_2300_Task5_adc_control:b2v_inst|val[4][4]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.303      ; 210.355    ;
; -209.052 ; SM_2300_Task5_adc_control:b2v_inst|val[5][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.316    ;
; -209.051 ; SM_2300_Task5_adc_control:b2v_inst|val[4][4]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.303      ; 210.349    ;
; -209.044 ; SM_2300_Task5_adc_control:b2v_inst|val[30][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.297      ; 210.336    ;
; -209.044 ; SM_2300_Task5_adc_control:b2v_inst|val[13][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.308    ;
; -209.038 ; SM_2300_Task5_adc_control:b2v_inst|val[30][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.297      ; 210.330    ;
; -209.038 ; SM_2300_Task5_adc_control:b2v_inst|val[6][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.302    ;
; -209.038 ; SM_2300_Task5_adc_control:b2v_inst|val[13][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.302    ;
; -209.032 ; SM_2300_Task5_adc_control:b2v_inst|val[6][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.269      ; 210.296    ;
; -209.013 ; SM_2300_Task5_adc_control:b2v_inst|val[17][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; -0.024     ; 209.984    ;
; -209.010 ; SM_2300_Task5_adc_control:b2v_inst|val[7][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 210.307    ;
; -209.008 ; SM_2300_Task5_adc_control:b2v_inst|val[11][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.267      ; 210.270    ;
; -209.007 ; SM_2300_Task5_adc_control:b2v_inst|val[17][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; -0.024     ; 209.978    ;
; -209.004 ; SM_2300_Task5_adc_control:b2v_inst|val[7][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.302      ; 210.301    ;
; -209.002 ; SM_2300_Task5_adc_control:b2v_inst|val[11][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.267      ; 210.264    ;
; -208.991 ; SM_2300_Task5_adc_control:b2v_inst|val[31][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.291      ; 210.277    ;
; -208.985 ; SM_2300_Task5_adc_control:b2v_inst|val[31][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.291      ; 210.271    ;
; -208.985 ; SM_2300_Task5_adc_control:b2v_inst|val[22][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.276      ; 210.256    ;
; -208.979 ; SM_2300_Task5_adc_control:b2v_inst|val[22][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.276      ; 210.250    ;
; -208.971 ; SM_2300_Task5_adc_control:b2v_inst|val[23][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.286      ; 210.252    ;
; -208.967 ; SM_2300_Task5_adc_control:b2v_inst|val[28][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.309      ; 210.271    ;
; -208.965 ; SM_2300_Task5_adc_control:b2v_inst|val[23][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.286      ; 210.246    ;
; -208.961 ; SM_2300_Task5_adc_control:b2v_inst|val[28][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.309      ; 210.265    ;
; -208.959 ; SM_2300_Task5_adc_control:b2v_inst|val[31][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.288      ; 210.242    ;
; -208.954 ; SM_2300_Task5_adc_control:b2v_inst|val[14][0] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.271      ; 210.220    ;
; -208.954 ; SM_2300_Task5_adc_control:b2v_inst|val[26][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.271      ; 210.220    ;
; -208.953 ; SM_2300_Task5_adc_control:b2v_inst|val[31][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.288      ; 210.236    ;
; -208.948 ; SM_2300_Task5_adc_control:b2v_inst|val[14][0] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.271      ; 210.214    ;
; -208.948 ; SM_2300_Task5_adc_control:b2v_inst|val[26][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.271      ; 210.214    ;
; -208.946 ; SM_2300_Task5_adc_control:b2v_inst|val[27][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.276      ; 210.217    ;
; -208.940 ; SM_2300_Task5_adc_control:b2v_inst|val[27][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.276      ; 210.211    ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'                                                                                                                                                                                              ;
+--------+----------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                                ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.253 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.193      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.150      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.205 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.145      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.111 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.051      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.088 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.028      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.081 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.055     ; 8.021      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[4]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 8.012      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[4]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[4]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -7.026 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.053     ; 7.968      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
; -6.989 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.052     ; 7.932      ;
+--------+----------------------------------------------------+--------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|clock'                                                                                                                                                                                 ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                              ; Launch Clock                                             ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+
; -4.664 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.490      ;
; -4.631 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.457      ;
; -4.611 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.437      ;
; -4.592 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.421      ;
; -4.585 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.411      ;
; -4.582 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.408      ;
; -4.562 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.391      ;
; -4.559 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.388      ;
; -4.557 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.373      ;
; -4.552 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.368      ;
; -4.534 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.360      ;
; -4.532 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.358      ;
; -4.529 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.355      ;
; -4.527 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.343      ;
; -4.524 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.340      ;
; -4.522 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.338      ;
; -4.519 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.335      ;
; -4.517 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.343      ;
; -4.512 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.338      ;
; -4.511 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.325      ;
; -4.511 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.340      ;
; -4.503 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.329      ;
; -4.500 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.330      ; 5.325      ;
; -4.494 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.320      ;
; -4.492 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.318      ;
; -4.481 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.307      ;
; -4.476 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.292      ;
; -4.471 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.300      ;
; -4.471 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.287      ;
; -4.458 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.284      ;
; -4.453 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.279      ;
; -4.441 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.270      ;
; -4.438 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.267      ;
; -4.436 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.330      ; 5.261      ;
; -4.433 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.330      ; 5.258      ;
; -4.433 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.259      ;
; -4.432 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.258      ;
; -4.417 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.231      ;
; -4.404 ; SM_2300_Task5_color_detection:b2v_inst2|clear[10]       ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.332      ; 5.231      ;
; -4.404 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.230      ;
; -4.399 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.225      ;
; -4.397 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.211      ;
; -4.392 ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.221      ;
; -4.392 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.206      ;
; -4.390 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.219      ;
; -4.389 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.215      ;
; -4.385 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.330      ; 5.210      ;
; -4.384 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.210      ;
; -4.382 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.196      ;
; -4.380 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.206      ;
; -4.379 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.205      ;
; -4.379 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.193      ;
; -4.378 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.204      ;
; -4.376 ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.205      ;
; -4.375 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.201      ;
; -4.374 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.200      ;
; -4.372 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.186      ;
; -4.364 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.190      ;
; -4.362 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s4 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.188      ;
; -4.355 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.181      ;
; -4.355 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.181      ;
; -4.350 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.176      ;
; -4.349 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[3]  ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.330      ; 5.174      ;
; -4.347 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.161      ;
; -4.343 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.169      ;
; -4.342 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[11] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.156      ;
; -4.341 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.167      ;
; -4.339 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.165      ;
; -4.339 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s4 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.168      ;
; -4.338 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.164      ;
; -4.338 ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.167      ;
; -4.335 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.149      ;
; -4.334 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.160      ;
; -4.332 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.146      ;
; -4.331 ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.160      ;
; -4.330 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.156      ;
; -4.329 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.155      ;
; -4.324 ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.140      ;
; -4.324 ; SM_2300_Task5_color_detection:b2v_inst2|blue[17]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.321      ; 5.140      ;
; -4.321 ; SM_2300_Task5_color_detection:b2v_inst2|clear[10]       ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.332      ; 5.148      ;
; -4.321 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.147      ;
; -4.319 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[1]  ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.330      ; 5.144      ;
; -4.319 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s4 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.145      ;
; -4.318 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.144      ;
; -4.318 ; SM_2300_Task5_color_detection:b2v_inst2|clear[10]       ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.332      ; 5.145      ;
; -4.317 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.131      ;
; -4.317 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.143      ;
; -4.317 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[4]  ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.330      ; 5.142      ;
; -4.316 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[19]   ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.320      ; 5.131      ;
; -4.316 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[1]  ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.330      ; 5.141      ;
; -4.314 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.128      ;
; -4.314 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.140      ;
; -4.313 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.139      ;
; -4.312 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[11] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.126      ;
; -4.311 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[18]   ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.320      ; 5.126      ;
; -4.309 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s4 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.331      ; 5.135      ;
; -4.309 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.334      ; 5.138      ;
; -4.309 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[11] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.123      ;
; -4.308 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.122      ;
; -4.308 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.319      ; 5.122      ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -1.534 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.454      ;
; -1.516 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.436      ;
; -1.434 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.354      ;
; -1.416 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.336      ;
; -1.334 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.254      ;
; -1.316 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.236      ;
; -1.299 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.239      ;
; -1.250 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.190      ;
; -1.243 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.183      ;
; -1.239 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.179      ;
; -1.234 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.154      ;
; -1.216 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.136      ;
; -1.208 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.148      ;
; -1.199 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.139      ;
; -1.199 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.139      ;
; -1.181 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.121      ;
; -1.150 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.090      ;
; -1.143 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.083      ;
; -1.139 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.079      ;
; -1.134 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.054      ;
; -1.116 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 2.036      ;
; -1.108 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.048      ;
; -1.099 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.039      ;
; -1.099 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.039      ;
; -1.094 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.034      ;
; -1.081 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.021      ;
; -1.081 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 2.021      ;
; -1.050 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.990      ;
; -1.045 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.985      ;
; -1.043 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.983      ;
; -1.039 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.979      ;
; -1.034 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 1.954      ;
; -1.032 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.972      ;
; -1.031 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.971      ;
; -1.016 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 1.936      ;
; -1.015 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.955      ;
; -1.008 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.948      ;
; -0.999 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.939      ;
; -0.999 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.939      ;
; -0.997 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.937      ;
; -0.994 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.934      ;
; -0.981 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.921      ;
; -0.981 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.921      ;
; -0.976 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.916      ;
; -0.950 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.890      ;
; -0.945 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.885      ;
; -0.943 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.883      ;
; -0.939 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.879      ;
; -0.934 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 1.854      ;
; -0.932 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.872      ;
; -0.931 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.871      ;
; -0.916 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 1.836      ;
; -0.915 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.855      ;
; -0.908 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.848      ;
; -0.903 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.843      ;
; -0.899 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.839      ;
; -0.899 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.839      ;
; -0.897 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.837      ;
; -0.897 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.837      ;
; -0.894 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.834      ;
; -0.881 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.821      ;
; -0.881 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.821      ;
; -0.876 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.816      ;
; -0.850 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.790      ;
; -0.845 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.785      ;
; -0.845 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.785      ;
; -0.843 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.783      ;
; -0.839 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.779      ;
; -0.834 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 1.754      ;
; -0.832 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.772      ;
; -0.831 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.771      ;
; -0.816 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 1.736      ;
; -0.815 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.755      ;
; -0.814 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.754      ;
; -0.808 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.748      ;
; -0.803 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.743      ;
; -0.799 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.739      ;
; -0.799 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.739      ;
; -0.798 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.056     ; 1.737      ;
; -0.797 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.737      ;
; -0.797 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.737      ;
; -0.794 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.734      ;
; -0.785 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.725      ;
; -0.781 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.721      ;
; -0.781 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.721      ;
; -0.776 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.716      ;
; -0.750 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.690      ;
; -0.745 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.685      ;
; -0.745 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.685      ;
; -0.743 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.683      ;
; -0.739 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.679      ;
; -0.734 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 1.654      ;
; -0.732 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.672      ;
; -0.731 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.671      ;
; -0.729 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.056     ; 1.668      ;
; -0.716 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.065     ; 1.636      ;
; -0.715 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.655      ;
; -0.714 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.654      ;
; -0.711 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.056     ; 1.650      ;
; -0.708 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.055     ; 1.648      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.372      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.428 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.369      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.409 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.350      ;
; -1.314 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.256      ;
; -1.314 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.256      ;
; -1.314 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.256      ;
; -1.314 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.256      ;
; -1.314 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.256      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.304 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.245      ;
; -1.276 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.218      ;
; -1.276 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.218      ;
; -1.276 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.218      ;
; -1.276 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.218      ;
; -1.276 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.218      ;
; -1.273 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.215      ;
; -1.273 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.215      ;
; -1.273 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.215      ;
; -1.273 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.215      ;
; -1.273 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.215      ;
; -1.254 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.196      ;
; -1.254 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.196      ;
; -1.254 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.196      ;
; -1.254 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.196      ;
; -1.254 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.196      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.219 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.160      ;
; -1.218 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.160      ;
; -1.218 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.160      ;
; -1.218 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.160      ;
; -1.218 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.160      ;
; -1.218 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.160      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.206 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.147      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.193 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.054     ; 2.134      ;
; -1.161 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.103      ;
; -1.161 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.103      ;
; -1.161 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.103      ;
; -1.161 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.103      ;
; -1.161 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.053     ; 2.103      ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'                                                                                                                                                         ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.113 ; SM_2300_Task5_adc_control:b2v_inst|depo_signal ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; clk_50M                                  ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 1.000        ; -1.325     ; 0.783      ;
; 0.398  ; SM_2300_Task5_uart:b2v_inst3|blue_on1          ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 1.000        ; -0.034     ; 0.583      ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'out'                                                                                                                                                  ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.102 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 1.000        ; -0.038     ; 1.079      ;
; -0.001 ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 1.000        ; -0.038     ; 0.978      ;
; 0.398  ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; out          ; out         ; 1.000        ; -0.034     ; 0.583      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50M'                                                                                                                                                ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.296 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.071      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][5]    ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][5]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][6]    ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][6]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][7]    ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][7]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][8]    ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][8]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[3][4]    ; SM_2300_Task5_adc_control:b2v_inst|val_1[3][4]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[3][6]    ; SM_2300_Task5_adc_control:b2v_inst|val_1[3][6]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns2 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns2 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns0 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|parent[35][0]  ; SM_2300_Task5_adc_control:b2v_inst|parent[35][0]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|parent[33][0]  ; SM_2300_Task5_adc_control:b2v_inst|parent[33][0]  ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[35][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[35][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.069      ; 0.511      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.069      ; 0.511      ;
; 0.300 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.439 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.392      ; 0.975      ;
; 0.513 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.050      ;
; 0.526 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.726      ;
; 0.527 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.727      ;
; 0.527 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.064      ;
; 0.530 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.392      ; 1.066      ;
; 0.533 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.070      ;
; 0.541 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.741      ;
; 0.545 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.082      ;
; 0.550 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.750      ;
; 0.604 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.141      ;
; 0.606 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.347      ; 1.097      ;
; 0.608 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.145      ;
; 0.611 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.347      ; 1.102      ;
; 0.616 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.392      ; 1.152      ;
; 0.621 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.158      ;
; 0.625 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.162      ;
; 0.630 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.392      ; 1.166      ;
; 0.645 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.845      ;
; 0.646 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.183      ;
; 0.660 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.860      ;
; 0.671 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.208      ;
; 0.708 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.245      ;
; 0.712 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.249      ;
; 0.712 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.392      ; 1.248      ;
; 0.713 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.250      ;
; 0.714 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.392      ; 1.250      ;
; 0.715 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.346      ; 1.205      ;
; 0.723 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.392      ; 1.259      ;
; 0.734 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.396      ; 1.274      ;
; 0.737 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.396      ; 1.277      ;
; 0.748 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.285      ;
; 0.752 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.346      ; 1.242      ;
; 0.769 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.114      ; 1.027      ;
; 0.771 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.971      ;
; 0.775 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.975      ;
; 0.775 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.312      ;
; 0.776 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.313      ;
; 0.777 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.314      ;
; 0.781 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.224     ; 0.701      ;
; 0.782 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.982      ;
; 0.790 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.327      ;
; 0.792 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.329      ;
; 0.793 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.348      ; 1.285      ;
; 0.793 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.396      ; 1.333      ;
; 0.795 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp1[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.224     ; 0.715      ;
; 0.796 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.071      ; 1.011      ;
; 0.798 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.348      ; 1.290      ;
; 0.799 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 0.999      ;
; 0.801 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.114      ; 1.059      ;
; 0.802 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.071      ; 1.017      ;
; 0.802 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.396      ; 1.342      ;
; 0.803 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.055      ; 1.002      ;
; 0.803 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.346      ; 1.293      ;
; 0.814 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.267     ; 0.691      ;
; 0.818 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.068      ; 1.030      ;
; 0.818 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.348      ; 1.310      ;
; 0.818 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.348      ; 1.310      ;
; 0.819 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.396      ; 1.359      ;
; 0.833 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[1]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.071      ; 1.048      ;
; 0.839 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.346      ; 1.329      ;
; 0.840 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.377      ;
; 0.843 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.347      ; 1.334      ;
; 0.843 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.346      ; 1.333      ;
; 0.844 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.347      ; 1.335      ;
; 0.849 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.396      ; 1.389      ;
; 0.856 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.348      ; 1.348      ;
; 0.856 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.348      ; 1.348      ;
; 0.860 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 1.060      ;
; 0.861 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 1.061      ;
; 0.868 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 1.068      ;
; 0.871 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 1.071      ;
; 0.875 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.348      ; 1.367      ;
; 0.880 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.348      ; 1.372      ;
; 0.880 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.417      ;
; 0.881 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.418      ;
; 0.885 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.392      ; 1.421      ;
; 0.887 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.424      ;
; 0.888 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.425      ;
; 0.890 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 1.090      ;
; 0.895 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 1.095      ;
; 0.899 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.393      ; 1.436      ;
; 0.901 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.224     ; 0.821      ;
; 0.902 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.056      ; 1.102      ;
; 0.905 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.055      ; 1.104      ;
; 0.909 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.055      ; 1.108      ;
; 0.911 ; SM_2300_Task5_adc_control:b2v_inst|temp_din           ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.069      ; 1.124      ;
; 0.918 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.267     ; 0.795      ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|clock'                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.299 ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; SM_2300_Task5_uart:b2v_inst3|blue_message_flag     ; SM_2300_Task5_uart:b2v_inst3|blue_message_flag     ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; SM_2300_Task5_uart:b2v_inst3|curr.s0               ; SM_2300_Task5_uart:b2v_inst3|curr.s0               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_uart:b2v_inst3|curr.s3               ; SM_2300_Task5_uart:b2v_inst3|curr.s3               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_uart:b2v_inst3|curr.s4               ; SM_2300_Task5_uart:b2v_inst3|curr.s4               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SM_2300_Task5_uart:b2v_inst3|clock_count[3]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[3]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SM_2300_Task5_uart:b2v_inst3|clock_count[2]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[2]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SM_2300_Task5_uart:b2v_inst3|clock_count[1]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[1]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.511      ;
; 0.374 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.573      ;
; 0.444 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 0.943      ;
; 0.459 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 0.958      ;
; 0.492 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.703      ;
; 0.494 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.705      ;
; 0.498 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.709      ;
; 0.500 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.703      ;
; 0.507 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.706      ;
; 0.508 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.719      ;
; 0.516 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.727      ;
; 0.516 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.716      ;
; 0.533 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 1.032      ;
; 0.536 ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.735      ;
; 0.540 ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.739      ;
; 0.540 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 1.039      ;
; 0.541 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.740      ;
; 0.541 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.740      ;
; 0.543 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.742      ;
; 0.548 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 1.047      ;
; 0.553 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.752      ;
; 0.568 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 1.067      ;
; 0.577 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.350      ; 1.071      ;
; 0.582 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.350      ; 1.076      ;
; 0.584 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.350      ; 1.078      ;
; 0.618 ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.105      ; 0.867      ;
; 0.623 ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.105      ; 0.872      ;
; 0.629 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 1.128      ;
; 0.636 ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.105      ; 0.885      ;
; 0.640 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 1.139      ;
; 0.644 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.843      ;
; 0.652 ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.851      ;
; 0.657 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 1.156      ;
; 0.693 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.892      ;
; 0.694 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.350      ; 1.188      ;
; 0.701 ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.900      ;
; 0.729 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.355      ; 1.228      ;
; 0.730 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.350      ; 1.224      ;
; 0.739 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.950      ;
; 0.741 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.952      ;
; 0.744 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.943      ;
; 0.744 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.943      ;
; 0.746 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.957      ;
; 0.746 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.945      ;
; 0.746 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.948      ;
; 0.750 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.949      ;
; 0.751 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.951      ;
; 0.753 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.067      ; 0.964      ;
; 0.757 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.958      ;
; 0.765 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.965      ;
; 0.772 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.972      ;
; 0.780 ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.979      ;
; 0.790 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.989      ;
; 0.797 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 0.996      ;
; 0.799 ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.347      ; 1.290      ;
; 0.833 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 1.032      ;
; 0.833 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 1.032      ;
; 0.835 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 1.034      ;
; 0.835 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 1.034      ;
; 0.837 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 1.037      ;
; 0.840 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 1.039      ;
; 0.842 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.055      ; 1.041      ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'                                                                                                                                                                                         ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.307 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.588      ;
; 0.480 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.761      ;
; 0.482 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.763      ;
; 0.483 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.764      ;
; 0.484 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.765      ;
; 0.485 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.766      ;
; 0.512 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.712      ;
; 0.513 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.713      ;
; 0.514 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.715      ;
; 0.515 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.717      ;
; 0.525 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.724      ;
; 0.526 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.726      ;
; 0.532 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.731      ;
; 0.533 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.732      ;
; 0.549 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.749      ;
; 0.644 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.925      ;
; 0.645 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.926      ;
; 0.646 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.927      ;
; 0.646 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.107      ; 0.927      ;
; 0.647 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.847      ;
; 0.649 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.848      ;
; 0.660 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.859      ;
; 0.662 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.862      ;
; 0.733 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.015      ;
; 0.740 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.022      ;
; 0.743 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.943      ;
; 0.743 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.942      ;
; 0.745 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.945      ;
; 0.747 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.947      ;
; 0.748 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.948      ;
; 0.748 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.947      ;
; 0.750 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.950      ;
; 0.752 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.952      ;
; 0.753 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.953      ;
; 0.753 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.954      ;
; 0.757 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.957      ;
; 0.759 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.959      ;
; 0.760 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.961      ;
; 0.763 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.963      ;
; 0.765 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.964      ;
; 0.770 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.969      ;
; 0.770 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.970      ;
; 0.772 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 0.971      ;
; 0.776 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 0.976      ;
; 0.829 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.111      ;
; 0.832 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.031      ;
; 0.832 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.032      ;
; 0.834 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.034      ;
; 0.836 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.118      ;
; 0.837 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.036      ;
; 0.837 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.036      ;
; 0.837 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.037      ;
; 0.839 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.039      ;
; 0.839 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.038      ;
; 0.841 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.041      ;
; 0.842 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.042      ;
; 0.844 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.044      ;
; 0.846 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.046      ;
; 0.848 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.048      ;
; 0.849 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.049      ;
; 0.849 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.048      ;
; 0.850 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.049      ;
; 0.853 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.053      ;
; 0.855 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.055      ;
; 0.856 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.056      ;
; 0.856 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.055      ;
; 0.859 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.059      ;
; 0.861 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.060      ;
; 0.865 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.065      ;
; 0.866 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.066      ;
; 0.868 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.067      ;
; 0.870 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.152      ;
; 0.872 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.072      ;
; 0.880 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.080      ;
; 0.883 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.082      ;
; 0.890 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.089      ;
; 0.894 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.093      ;
; 0.899 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.099      ;
; 0.901 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.055      ; 1.100      ;
; 0.906 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.106      ;
; 0.925 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.207      ;
; 0.925 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.207      ;
; 0.925 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.207      ;
; 0.926 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.208      ;
; 0.926 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.208      ;
; 0.928 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.108      ; 1.210      ;
; 0.928 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.056      ; 1.128      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.333 ; SM_2300_Task5_uart:b2v_inst3|blue_on1          ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 0.000        ; 0.034      ; 0.511      ;
; 1.745 ; SM_2300_Task5_adc_control:b2v_inst|depo_signal ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; clk_50M                                  ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 0.000        ; -1.207     ; 0.702      ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'out'                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; out          ; out         ; 0.000        ; 0.034      ; 0.519      ;
; 0.684 ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 0.000        ; 0.038      ; 0.866      ;
; 0.760 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 0.000        ; 0.038      ; 0.942      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.354 ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.552      ;
; 0.462 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|clear[20]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.661      ;
; 0.494 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[7]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.692      ;
; 0.495 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[9]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.694      ;
; 0.498 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.696      ;
; 0.523 ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.721      ;
; 0.527 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.726      ;
; 0.535 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.734      ;
; 0.536 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.734      ;
; 0.539 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.737      ;
; 0.626 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[15] ; SM_2300_Task5_color_detection:b2v_inst2|clear[15]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.825      ;
; 0.626 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[18]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.825      ;
; 0.628 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[16]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[16]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.827      ;
; 0.629 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[19]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.828      ;
; 0.633 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[5]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.832      ;
; 0.646 ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.844      ;
; 0.651 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.850      ;
; 0.652 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.851      ;
; 0.655 ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.853      ;
; 0.656 ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.855      ;
; 0.657 ; SM_2300_Task5_color_detection:b2v_inst2|counter[14]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[14]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.855      ;
; 0.657 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.856      ;
; 0.658 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[19] ; SM_2300_Task5_color_detection:b2v_inst2|clear[19]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.857      ;
; 0.659 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[13] ; SM_2300_Task5_color_detection:b2v_inst2|clear[13]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.858      ;
; 0.659 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.858      ;
; 0.659 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.858      ;
; 0.662 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[17] ; SM_2300_Task5_color_detection:b2v_inst2|clear[17]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.861      ;
; 0.664 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[14] ; SM_2300_Task5_color_detection:b2v_inst2|clear[14]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.863      ;
; 0.666 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.865      ;
; 0.674 ; SM_2300_Task5_color_detection:b2v_inst2|counter[11]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[11]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.872      ;
; 0.675 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[20] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[20]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 0.886      ;
; 0.745 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[8]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.944      ;
; 0.747 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.945      ;
; 0.747 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.945      ;
; 0.752 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.952      ;
; 0.768 ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.966      ;
; 0.769 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.968      ;
; 0.770 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[10]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.056      ; 0.970      ;
; 0.776 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.975      ;
; 0.781 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[15]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[15]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; -0.234     ; 0.691      ;
; 0.784 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.982      ;
; 0.785 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[8]    ; SM_2300_Task5_color_detection:b2v_inst2|final_red[8]          ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; -0.236     ; 0.693      ;
; 0.785 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.983      ;
; 0.792 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 0.990      ;
; 0.798 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[9]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 0.997      ;
; 0.815 ; SM_2300_Task5_color_detection:b2v_inst2|counter[13]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[13]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.013      ;
; 0.820 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[18]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[18]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.031      ;
; 0.822 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[14]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[14]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.021      ;
; 0.822 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[13]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[13]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.033      ;
; 0.825 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[15] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.057      ; 1.026      ;
; 0.825 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[5]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.024      ;
; 0.827 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[7]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.025      ;
; 0.832 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[5]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.031      ;
; 0.841 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.040      ;
; 0.842 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[4]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.041      ;
; 0.843 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.041      ;
; 0.843 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.041      ;
; 0.849 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[4]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.048      ;
; 0.853 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[18] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.064      ;
; 0.858 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[15]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[15]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.069      ;
; 0.858 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.057      ;
; 0.859 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[11] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[11]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.070      ;
; 0.859 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[11]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.056      ; 1.059      ;
; 0.861 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[16] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[16]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.072      ;
; 0.862 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[13] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.073      ;
; 0.865 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[9]  ; SM_2300_Task5_color_detection:b2v_inst2|final_green[9]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.056      ; 1.065      ;
; 0.865 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.064      ;
; 0.866 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[10]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[10]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.077      ;
; 0.866 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[12]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.056      ; 1.066      ;
; 0.872 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.071      ;
; 0.873 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.071      ;
; 0.873 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[19]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[19]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.084      ;
; 0.873 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.071      ;
; 0.875 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[19]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.074      ;
; 0.877 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[5]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.076      ;
; 0.880 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[20]  ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[20]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.079      ;
; 0.880 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.078      ;
; 0.881 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[8]  ; SM_2300_Task5_color_detection:b2v_inst2|final_green[8]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.056      ; 1.081      ;
; 0.882 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[20]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.081      ;
; 0.885 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[17] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.067      ; 1.096      ;
; 0.895 ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.093      ;
; 0.895 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[7]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 1.084      ;
; 0.897 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.096      ;
; 0.900 ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.098      ;
; 0.900 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.099      ;
; 0.902 ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.100      ;
; 0.903 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.102      ;
; 0.903 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[19] ; SM_2300_Task5_color_detection:b2v_inst2|clear[20]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.102      ;
; 0.904 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[13] ; SM_2300_Task5_color_detection:b2v_inst2|clear[14]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.103      ;
; 0.904 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[8]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 1.093      ;
; 0.904 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[13]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[14]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.103      ;
; 0.905 ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.104      ;
; 0.906 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.105      ;
; 0.906 ; SM_2300_Task5_color_detection:b2v_inst2|counter[14]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.054      ; 1.104      ;
; 0.907 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[17] ; SM_2300_Task5_color_detection:b2v_inst2|clear[18]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.106      ;
; 0.907 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.106      ;
; 0.908 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.107      ;
; 0.909 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[18]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.055      ; 1.108      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                  ;
+----------------------------------------------------------+----------+---------------+
; Clock                                                    ; Slack    ; End Point TNS ;
+----------------------------------------------------------+----------+---------------+
; clk_50M                                                  ; -132.090 ; -75299.986    ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; -4.237   ; -527.777      ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; -2.688   ; -59.249       ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; -0.610   ; -6.056        ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; -0.467   ; -13.348       ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; -0.334   ; -0.334        ;
; out                                                      ; 0.316    ; 0.000         ;
+----------------------------------------------------------+----------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; 0.132 ; 0.000         ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; 0.175 ; 0.000         ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0.175 ; 0.000         ;
; clk_50M                                                  ; 0.177 ; 0.000         ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; 0.201 ; 0.000         ;
; out                                                      ; 0.206 ; 0.000         ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.210 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; clk_50M                                                  ; -3.000 ; -1908.290     ;
; out                                                      ; -3.000 ; -5.352        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; -1.000 ; -193.000      ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; -1.000 ; -58.000       ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; -1.000 ; -50.000       ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; -1.000 ; -21.000       ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; -1.000 ; -1.000        ;
+----------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50M'                                                                                                                                              ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                     ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -132.090 ; SM_2300_Task5_adc_control:b2v_inst|vertex[0]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.179      ; 133.256    ;
; -132.088 ; SM_2300_Task5_adc_control:b2v_inst|vertex[0]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.179      ; 133.254    ;
; -131.886 ; SM_2300_Task5_adc_control:b2v_inst|vertex[1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.179      ; 133.052    ;
; -131.884 ; SM_2300_Task5_adc_control:b2v_inst|vertex[1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.179      ; 133.050    ;
; -131.870 ; SM_2300_Task5_adc_control:b2v_inst|val[31][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.171      ; 133.028    ;
; -131.868 ; SM_2300_Task5_adc_control:b2v_inst|val[31][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.171      ; 133.026    ;
; -131.831 ; SM_2300_Task5_adc_control:b2v_inst|val[27][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.183      ; 133.001    ;
; -131.829 ; SM_2300_Task5_adc_control:b2v_inst|val[27][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.183      ; 132.999    ;
; -131.814 ; SM_2300_Task5_adc_control:b2v_inst|vertex[2]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.179      ; 132.980    ;
; -131.812 ; SM_2300_Task5_adc_control:b2v_inst|vertex[2]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.179      ; 132.978    ;
; -131.792 ; SM_2300_Task5_adc_control:b2v_inst|val[30][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.182      ; 132.961    ;
; -131.790 ; SM_2300_Task5_adc_control:b2v_inst|val[30][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.182      ; 132.959    ;
; -131.774 ; SM_2300_Task5_adc_control:b2v_inst|val[27][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.180      ; 132.941    ;
; -131.772 ; SM_2300_Task5_adc_control:b2v_inst|val[27][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.180      ; 132.939    ;
; -131.682 ; SM_2300_Task5_adc_control:b2v_inst|val[29][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.182      ; 132.851    ;
; -131.680 ; SM_2300_Task5_adc_control:b2v_inst|val[29][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.182      ; 132.849    ;
; -131.625 ; SM_2300_Task5_adc_control:b2v_inst|val[21][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.155      ; 132.767    ;
; -131.623 ; SM_2300_Task5_adc_control:b2v_inst|val[21][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.155      ; 132.765    ;
; -131.607 ; SM_2300_Task5_adc_control:b2v_inst|val[27][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.182      ; 132.776    ;
; -131.605 ; SM_2300_Task5_adc_control:b2v_inst|val[27][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.182      ; 132.774    ;
; -131.573 ; SM_2300_Task5_adc_control:b2v_inst|val[10][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.152      ; 132.712    ;
; -131.571 ; SM_2300_Task5_adc_control:b2v_inst|val[10][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.152      ; 132.710    ;
; -131.552 ; SM_2300_Task5_adc_control:b2v_inst|val[26][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.162      ; 132.701    ;
; -131.550 ; SM_2300_Task5_adc_control:b2v_inst|val[26][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.162      ; 132.699    ;
; -131.539 ; SM_2300_Task5_adc_control:b2v_inst|val[12][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.686    ;
; -131.537 ; SM_2300_Task5_adc_control:b2v_inst|val[12][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.684    ;
; -131.496 ; SM_2300_Task5_adc_control:b2v_inst|val[13][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.643    ;
; -131.494 ; SM_2300_Task5_adc_control:b2v_inst|val[13][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.641    ;
; -131.465 ; SM_2300_Task5_adc_control:b2v_inst|val[28][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.155      ; 132.607    ;
; -131.463 ; SM_2300_Task5_adc_control:b2v_inst|val[28][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.155      ; 132.605    ;
; -131.452 ; SM_2300_Task5_adc_control:b2v_inst|val[28][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.159      ; 132.598    ;
; -131.450 ; SM_2300_Task5_adc_control:b2v_inst|val[28][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.159      ; 132.596    ;
; -131.445 ; SM_2300_Task5_adc_control:b2v_inst|val[23][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.161      ; 132.593    ;
; -131.443 ; SM_2300_Task5_adc_control:b2v_inst|val[23][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.161      ; 132.591    ;
; -131.424 ; SM_2300_Task5_adc_control:b2v_inst|val[11][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.174      ; 132.585    ;
; -131.422 ; SM_2300_Task5_adc_control:b2v_inst|val[11][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.174      ; 132.583    ;
; -131.404 ; SM_2300_Task5_adc_control:b2v_inst|val[24][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.161      ; 132.552    ;
; -131.402 ; SM_2300_Task5_adc_control:b2v_inst|val[24][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.161      ; 132.550    ;
; -131.398 ; SM_2300_Task5_adc_control:b2v_inst|val[23][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.157      ; 132.542    ;
; -131.396 ; SM_2300_Task5_adc_control:b2v_inst|val[23][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.157      ; 132.540    ;
; -131.393 ; SM_2300_Task5_adc_control:b2v_inst|val[22][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.161      ; 132.541    ;
; -131.391 ; SM_2300_Task5_adc_control:b2v_inst|val[22][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.161      ; 132.539    ;
; -131.389 ; SM_2300_Task5_adc_control:b2v_inst|val[15][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.536    ;
; -131.388 ; SM_2300_Task5_adc_control:b2v_inst|val[7][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.153      ; 132.528    ;
; -131.387 ; SM_2300_Task5_adc_control:b2v_inst|val[15][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.534    ;
; -131.386 ; SM_2300_Task5_adc_control:b2v_inst|val[7][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.153      ; 132.526    ;
; -131.367 ; SM_2300_Task5_adc_control:b2v_inst|val[11][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.152      ; 132.506    ;
; -131.365 ; SM_2300_Task5_adc_control:b2v_inst|val[11][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.152      ; 132.504    ;
; -131.365 ; SM_2300_Task5_adc_control:b2v_inst|val[5][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.161      ; 132.513    ;
; -131.363 ; SM_2300_Task5_adc_control:b2v_inst|val[5][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.161      ; 132.511    ;
; -131.360 ; SM_2300_Task5_adc_control:b2v_inst|val[6][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.176      ; 132.523    ;
; -131.358 ; SM_2300_Task5_adc_control:b2v_inst|val[6][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.176      ; 132.521    ;
; -131.357 ; SM_2300_Task5_adc_control:b2v_inst|val[16][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.163      ; 132.507    ;
; -131.355 ; SM_2300_Task5_adc_control:b2v_inst|val[16][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.163      ; 132.505    ;
; -131.346 ; SM_2300_Task5_adc_control:b2v_inst|val[20][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.154      ; 132.487    ;
; -131.344 ; SM_2300_Task5_adc_control:b2v_inst|val[20][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.154      ; 132.485    ;
; -131.344 ; SM_2300_Task5_adc_control:b2v_inst|val[30][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.174      ; 132.505    ;
; -131.342 ; SM_2300_Task5_adc_control:b2v_inst|val[30][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.174      ; 132.503    ;
; -131.339 ; SM_2300_Task5_adc_control:b2v_inst|val[26][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.159      ; 132.485    ;
; -131.339 ; SM_2300_Task5_adc_control:b2v_inst|val[30][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.183      ; 132.509    ;
; -131.337 ; SM_2300_Task5_adc_control:b2v_inst|val[26][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.159      ; 132.483    ;
; -131.337 ; SM_2300_Task5_adc_control:b2v_inst|val[30][5] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.183      ; 132.507    ;
; -131.333 ; SM_2300_Task5_adc_control:b2v_inst|val[6][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.153      ; 132.473    ;
; -131.331 ; SM_2300_Task5_adc_control:b2v_inst|val[14][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.478    ;
; -131.331 ; SM_2300_Task5_adc_control:b2v_inst|val[6][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.153      ; 132.471    ;
; -131.329 ; SM_2300_Task5_adc_control:b2v_inst|val[14][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.476    ;
; -131.328 ; SM_2300_Task5_adc_control:b2v_inst|val[5][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.154      ; 132.469    ;
; -131.326 ; SM_2300_Task5_adc_control:b2v_inst|val[5][5]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.154      ; 132.467    ;
; -131.321 ; SM_2300_Task5_adc_control:b2v_inst|val[12][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.167      ; 132.475    ;
; -131.321 ; SM_2300_Task5_adc_control:b2v_inst|val[27][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.156      ; 132.464    ;
; -131.319 ; SM_2300_Task5_adc_control:b2v_inst|val[12][7] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.167      ; 132.473    ;
; -131.319 ; SM_2300_Task5_adc_control:b2v_inst|val[27][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.156      ; 132.462    ;
; -131.311 ; SM_2300_Task5_adc_control:b2v_inst|val[15][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.172      ; 132.470    ;
; -131.309 ; SM_2300_Task5_adc_control:b2v_inst|val[15][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.172      ; 132.468    ;
; -131.302 ; SM_2300_Task5_adc_control:b2v_inst|val[7][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.175      ; 132.464    ;
; -131.300 ; SM_2300_Task5_adc_control:b2v_inst|val[7][1]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.175      ; 132.462    ;
; -131.294 ; SM_2300_Task5_adc_control:b2v_inst|val[22][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.159      ; 132.440    ;
; -131.292 ; SM_2300_Task5_adc_control:b2v_inst|val[22][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.159      ; 132.438    ;
; -131.283 ; SM_2300_Task5_adc_control:b2v_inst|val[23][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.166      ; 132.436    ;
; -131.282 ; SM_2300_Task5_adc_control:b2v_inst|val[26][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.429    ;
; -131.281 ; SM_2300_Task5_adc_control:b2v_inst|val[23][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.166      ; 132.434    ;
; -131.280 ; SM_2300_Task5_adc_control:b2v_inst|val[26][6] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.160      ; 132.427    ;
; -131.279 ; SM_2300_Task5_adc_control:b2v_inst|val[27][9] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.181      ; 132.447    ;
; -131.277 ; SM_2300_Task5_adc_control:b2v_inst|val[27][9] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.181      ; 132.445    ;
; -131.265 ; SM_2300_Task5_adc_control:b2v_inst|val[31][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.174      ; 132.426    ;
; -131.263 ; SM_2300_Task5_adc_control:b2v_inst|val[31][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.174      ; 132.424    ;
; -131.258 ; SM_2300_Task5_adc_control:b2v_inst|val[17][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; -0.022     ; 132.223    ;
; -131.256 ; SM_2300_Task5_adc_control:b2v_inst|val[17][2] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; -0.022     ; 132.221    ;
; -131.254 ; SM_2300_Task5_adc_control:b2v_inst|val[10][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.152      ; 132.393    ;
; -131.252 ; SM_2300_Task5_adc_control:b2v_inst|val[10][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.152      ; 132.391    ;
; -131.251 ; SM_2300_Task5_adc_control:b2v_inst|val[12][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.154      ; 132.392    ;
; -131.249 ; SM_2300_Task5_adc_control:b2v_inst|val[12][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.154      ; 132.390    ;
; -131.248 ; SM_2300_Task5_adc_control:b2v_inst|val[26][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.155      ; 132.390    ;
; -131.246 ; SM_2300_Task5_adc_control:b2v_inst|val[26][3] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.155      ; 132.388    ;
; -131.238 ; SM_2300_Task5_adc_control:b2v_inst|val[4][4]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.176      ; 132.401    ;
; -131.236 ; SM_2300_Task5_adc_control:b2v_inst|val[4][4]  ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.176      ; 132.399    ;
; -131.231 ; SM_2300_Task5_adc_control:b2v_inst|val[20][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.157      ; 132.375    ;
; -131.229 ; SM_2300_Task5_adc_control:b2v_inst|val[20][1] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.157      ; 132.373    ;
; -131.228 ; SM_2300_Task5_adc_control:b2v_inst|val[13][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 1.000        ; 0.154      ; 132.369    ;
; -131.226 ; SM_2300_Task5_adc_control:b2v_inst|val[13][4] ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 1.000        ; 0.154      ; 132.367    ;
+----------+-----------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'                                                                                                                                                                                        ;
+--------+----------------------------------------------------+--------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                          ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+--------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.237 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.189      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.219 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.171      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.218 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.170      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.157 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.109      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.145 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.097      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.126 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.078      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.076 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.028      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[9] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[0] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[2] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[3] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[1] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[8] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[5] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[4] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[7] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.070 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1] ; SM_2300_Task5_color_detection:b2v_inst2|clear[6] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.035     ; 5.022      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[4]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.066 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3] ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.020      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[4]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
; -4.048 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6] ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 1.000        ; -0.033     ; 5.002      ;
+--------+----------------------------------------------------+--------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|clock'                                                                                                                                                                                 ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                              ; Launch Clock                                             ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+
; -2.688 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.419      ;
; -2.668 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.399      ;
; -2.660 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.384      ;
; -2.660 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.384      ;
; -2.632 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.363      ;
; -2.631 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.362      ;
; -2.631 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.362      ;
; -2.618 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.342      ;
; -2.618 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.342      ;
; -2.617 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.341      ;
; -2.617 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.341      ;
; -2.613 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.344      ;
; -2.608 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.339      ;
; -2.608 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.339      ;
; -2.607 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.338      ;
; -2.605 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.338      ;
; -2.604 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.337      ;
; -2.603 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.336      ;
; -2.599 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.323      ;
; -2.599 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.323      ;
; -2.597 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.328      ;
; -2.596 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.327      ;
; -2.596 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.327      ;
; -2.590 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.242      ; 3.319      ;
; -2.589 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.320      ;
; -2.588 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.319      ;
; -2.587 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.318      ;
; -2.585 ; SM_2300_Task5_color_detection:b2v_inst2|clear[3]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.318      ;
; -2.580 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.242      ; 3.309      ;
; -2.579 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.242      ; 3.308      ;
; -2.578 ; SM_2300_Task5_color_detection:b2v_inst2|blue[5]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.309      ;
; -2.576 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.307      ;
; -2.575 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.306      ;
; -2.573 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.303      ;
; -2.572 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.302      ;
; -2.572 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.302      ;
; -2.569 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.300      ;
; -2.566 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.297      ;
; -2.565 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.296      ;
; -2.565 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.296      ;
; -2.565 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.296      ;
; -2.564 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.295      ;
; -2.564 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.295      ;
; -2.561 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.291      ;
; -2.560 ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.293      ;
; -2.554 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[6]    ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.284      ;
; -2.553 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.283      ;
; -2.549 ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.282      ;
; -2.547 ; SM_2300_Task5_color_detection:b2v_inst2|blue[1]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.278      ;
; -2.546 ; SM_2300_Task5_color_detection:b2v_inst2|blue[3]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.277      ;
; -2.544 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.266      ;
; -2.538 ; SM_2300_Task5_color_detection:b2v_inst2|blue[17]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.262      ;
; -2.535 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[6]  ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.242      ; 3.264      ;
; -2.531 ; SM_2300_Task5_color_detection:b2v_inst2|blue[6]         ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.262      ;
; -2.523 ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.256      ;
; -2.522 ; SM_2300_Task5_color_detection:b2v_inst2|clear[0]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.255      ;
; -2.517 ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.241      ;
; -2.516 ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.249      ;
; -2.509 ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.242      ;
; -2.508 ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.241      ;
; -2.508 ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]        ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.241      ;
; -2.508 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.230      ;
; -2.507 ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.240      ;
; -2.507 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.229      ;
; -2.506 ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.239      ;
; -2.504 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.235      ;
; -2.504 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.226      ;
; -2.500 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.230      ;
; -2.499 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.229      ;
; -2.496 ; SM_2300_Task5_color_detection:b2v_inst2|blue[17]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.220      ;
; -2.495 ; SM_2300_Task5_color_detection:b2v_inst2|blue[17]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.219      ;
; -2.494 ; SM_2300_Task5_color_detection:b2v_inst2|clear[10]       ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.245      ; 3.226      ;
; -2.491 ; SM_2300_Task5_color_detection:b2v_inst2|blue[2]         ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.222      ;
; -2.490 ; SM_2300_Task5_color_detection:b2v_inst2|clear[1]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.223      ;
; -2.489 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.211      ;
; -2.488 ; SM_2300_Task5_color_detection:b2v_inst2|clear[2]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.221      ;
; -2.486 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.208      ;
; -2.484 ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]         ; SM_2300_Task5_uart:b2v_inst3|curr.s4 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.215      ;
; -2.484 ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.215      ;
; -2.483 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[1]  ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.242      ; 3.212      ;
; -2.483 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[19] ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.205      ;
; -2.482 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[1]  ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.242      ; 3.211      ;
; -2.482 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[1]  ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.242      ; 3.211      ;
; -2.481 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.211      ;
; -2.481 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[2]    ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.211      ;
; -2.480 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[4]    ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.243      ; 3.210      ;
; -2.478 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[11] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.200      ;
; -2.477 ; SM_2300_Task5_color_detection:b2v_inst2|blue[17]        ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.201      ;
; -2.477 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13] ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.235      ; 3.199      ;
; -2.476 ; SM_2300_Task5_color_detection:b2v_inst2|blue[20]        ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.200      ;
; -2.476 ; SM_2300_Task5_color_detection:b2v_inst2|blue[18]        ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.200      ;
; -2.475 ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.199      ;
; -2.474 ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.237      ; 3.198      ;
; -2.472 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[19]   ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.236      ; 3.195      ;
; -2.469 ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]        ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.202      ;
; -2.468 ; SM_2300_Task5_color_detection:b2v_inst2|clear[4]        ; SM_2300_Task5_uart:b2v_inst3|curr.s2 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.246      ; 3.201      ;
; -2.466 ; SM_2300_Task5_color_detection:b2v_inst2|blue[0]         ; SM_2300_Task5_uart:b2v_inst3|curr.s5 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.244      ; 3.197      ;
; -2.466 ; SM_2300_Task5_color_detection:b2v_inst2|final_red[18]   ; SM_2300_Task5_uart:b2v_inst3|curr.s3 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.236      ; 3.189      ;
; -2.465 ; SM_2300_Task5_color_detection:b2v_inst2|clear[10]       ; SM_2300_Task5_uart:b2v_inst3|curr.s1 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.245      ; 3.197      ;
; -2.464 ; SM_2300_Task5_color_detection:b2v_inst2|final_green[1]  ; SM_2300_Task5_uart:b2v_inst3|curr.s6 ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.500        ; 0.242      ; 3.193      ;
+--------+---------------------------------------------------------+--------------------------------------+----------------------------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'                                                                                                                                                                                         ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; -0.610 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.589      ;
; -0.606 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.585      ;
; -0.542 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.521      ;
; -0.538 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.517      ;
; -0.490 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.442      ;
; -0.474 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.453      ;
; -0.470 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.449      ;
; -0.453 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.405      ;
; -0.447 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.399      ;
; -0.426 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.378      ;
; -0.422 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.374      ;
; -0.421 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.373      ;
; -0.420 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.372      ;
; -0.418 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.370      ;
; -0.406 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.385      ;
; -0.402 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.381      ;
; -0.385 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.337      ;
; -0.379 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.331      ;
; -0.358 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.310      ;
; -0.357 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.309      ;
; -0.354 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.306      ;
; -0.353 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.305      ;
; -0.352 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.304      ;
; -0.350 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.302      ;
; -0.349 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.301      ;
; -0.338 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.317      ;
; -0.334 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.313      ;
; -0.317 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.269      ;
; -0.315 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.267      ;
; -0.311 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.263      ;
; -0.305 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.257      ;
; -0.295 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.247      ;
; -0.290 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.242      ;
; -0.289 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.241      ;
; -0.286 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.238      ;
; -0.285 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.237      ;
; -0.285 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.237      ;
; -0.284 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.236      ;
; -0.282 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.234      ;
; -0.281 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.233      ;
; -0.277 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.229      ;
; -0.274 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.226      ;
; -0.270 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.249      ;
; -0.266 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.245      ;
; -0.249 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.201      ;
; -0.247 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.199      ;
; -0.243 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.195      ;
; -0.237 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.189      ;
; -0.231 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.183      ;
; -0.227 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.179      ;
; -0.222 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.174      ;
; -0.221 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.173      ;
; -0.219 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.171      ;
; -0.218 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.170      ;
; -0.217 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.169      ;
; -0.217 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.169      ;
; -0.216 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.168      ;
; -0.214 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.166      ;
; -0.213 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.165      ;
; -0.209 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.161      ;
; -0.206 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.158      ;
; -0.202 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.181      ;
; -0.198 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.177      ;
; -0.181 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.133      ;
; -0.180 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.132      ;
; -0.179 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.131      ;
; -0.175 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.127      ;
; -0.169 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.121      ;
; -0.163 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.115      ;
; -0.159 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.111      ;
; -0.155 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.107      ;
; -0.154 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.106      ;
; -0.153 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.105      ;
; -0.151 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.103      ;
; -0.150 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.102      ;
; -0.149 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.036     ; 1.100      ;
; -0.149 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.101      ;
; -0.149 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.101      ;
; -0.148 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.100      ;
; -0.148 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.100      ;
; -0.146 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.098      ;
; -0.145 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.097      ;
; -0.141 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.093      ;
; -0.138 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.090      ;
; -0.134 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.113      ;
; -0.130 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; 0.002      ; 1.109      ;
; -0.113 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.065      ;
; -0.112 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.064      ;
; -0.111 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.063      ;
; -0.107 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.059      ;
; -0.102 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.036     ; 1.053      ;
; -0.101 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.053      ;
; -0.095 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.047      ;
; -0.093 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.036     ; 1.044      ;
; -0.091 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.043      ;
; -0.087 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.039      ;
; -0.086 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.038      ;
; -0.085 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.036     ; 1.036      ;
; -0.085 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.037      ;
; -0.083 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 1.000        ; -0.035     ; 1.035      ;
+--------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.417      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.466 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.416      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.451 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.401      ;
; -0.390 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.341      ;
; -0.390 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.341      ;
; -0.390 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.341      ;
; -0.390 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.341      ;
; -0.390 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.341      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.365 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.038     ; 1.314      ;
; -0.363 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.314      ;
; -0.363 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.036     ; 1.314      ;
; -0.362 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.314      ;
; -0.362 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.314      ;
; -0.362 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.314      ;
; -0.362 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.314      ;
; -0.362 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.314      ;
; -0.360 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.312      ;
; -0.360 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.312      ;
; -0.360 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.312      ;
; -0.360 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.312      ;
; -0.360 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.312      ;
; -0.345 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.297      ;
; -0.345 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.297      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.335 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.285      ;
; -0.330 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[5]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.282      ;
; -0.330 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.035     ; 1.282      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.324 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.274      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[9]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[6]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
; -0.318 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 1.000        ; -0.037     ; 1.268      ;
+--------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'                                                                                                                                                         ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.334 ; SM_2300_Task5_adc_control:b2v_inst|depo_signal ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; clk_50M                                  ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 1.000        ; -0.832     ; 0.489      ;
; 0.626  ; SM_2300_Task5_uart:b2v_inst3|blue_on1          ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 1.000        ; -0.022     ; 0.359      ;
+--------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'out'                                                                                                                                                 ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.316 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 1.000        ; -0.028     ; 0.663      ;
; 0.384 ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 1.000        ; -0.028     ; 0.595      ;
; 0.624 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; out          ; out         ; 1.000        ; -0.024     ; 0.359      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|clock_ms'                                                                                                                                                                                         ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                ; Latch Clock                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+
; 0.132 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.361      ;
; 0.235 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.464      ;
; 0.237 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.466      ;
; 0.238 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.467      ;
; 0.239 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.468      ;
; 0.240 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.469      ;
; 0.303 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.426      ;
; 0.312 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.543      ;
; 0.315 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.544      ;
; 0.316 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.545      ;
; 0.317 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.436      ;
; 0.317 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.436      ;
; 0.318 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.115      ; 0.547      ;
; 0.328 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.448      ;
; 0.374 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.494      ;
; 0.381 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.500      ;
; 0.382 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.502      ;
; 0.397 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.627      ;
; 0.400 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.630      ;
; 0.446 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.567      ;
; 0.448 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.567      ;
; 0.449 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.679      ;
; 0.449 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.568      ;
; 0.453 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.573      ;
; 0.456 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.576      ;
; 0.458 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.579      ;
; 0.461 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.693      ;
; 0.465 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.696      ;
; 0.466 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.585      ;
; 0.468 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.588      ;
; 0.469 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.588      ;
; 0.471 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.591      ;
; 0.484 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.714      ;
; 0.484 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.714      ;
; 0.486 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.716      ;
; 0.487 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.717      ;
; 0.488 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.718      ;
; 0.488 ; SM_2300_Task5_adc_control:b2v_inst|start_delay           ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; clk_50M                                     ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.116      ; 0.718      ;
; 0.509 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.629      ;
; 0.510 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.630      ;
; 0.511 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.630      ;
; 0.512 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.631      ;
; 0.512 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[19] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.632      ;
; 0.512 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[5]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.633      ;
; 0.514 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.633      ;
; 0.515 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[1]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.634      ;
; 0.515 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[20] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.635      ;
; 0.516 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.637      ;
; 0.519 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.639      ;
; 0.522 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[9]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[13] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.644      ;
; 0.525 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[10] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[7]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[14] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.647      ;
; 0.529 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[6]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.648      ;
; 0.531 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.651      ;
; 0.532 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[3]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.651      ;
; 0.534 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[17] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[2]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.654      ;
; 0.535 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[0]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[4]  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.035      ; 0.654      ;
; 0.537 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[8]  ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[12] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[16] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[18] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.657      ;
; 0.575 ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[11] ; SM_2300_Task5_adc_control:b2v_inst|clock_delay_count[15] ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; SM_2300_Task5_adc_control:b2v_inst|clock_ms ; 0.000        ; 0.036      ; 0.695      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+---------------------------------------------+---------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SM_2300_Task5_adc_control:b2v_inst|adc_clock'                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                ; Launch Clock                                 ; Latch Clock                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+
; 0.175 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.251 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.266      ; 0.601      ;
; 0.265 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.616      ;
; 0.272 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.623      ;
; 0.274 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.625      ;
; 0.278 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.629      ;
; 0.280 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.266      ; 0.630      ;
; 0.313 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.435      ;
; 0.313 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.435      ;
; 0.319 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.670      ;
; 0.322 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.444      ;
; 0.325 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.676      ;
; 0.327 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.678      ;
; 0.331 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.453      ;
; 0.333 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.266      ; 0.683      ;
; 0.333 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.684      ;
; 0.360 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.711      ;
; 0.363 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.235      ; 0.682      ;
; 0.367 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.266      ; 0.717      ;
; 0.367 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.235      ; 0.686      ;
; 0.374 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.725      ;
; 0.374 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.725      ;
; 0.377 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.499      ;
; 0.382 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.504      ;
; 0.397 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.748      ;
; 0.404 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.269      ; 0.757      ;
; 0.406 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.269      ; 0.759      ;
; 0.416 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.232      ; 0.732      ;
; 0.419 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.770      ;
; 0.419 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.770      ;
; 0.421 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.772      ;
; 0.421 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.772      ;
; 0.423 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[7]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.586      ;
; 0.423 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.774      ;
; 0.423 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.266      ; 0.773      ;
; 0.424 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.266      ; 0.774      ;
; 0.427 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.778      ;
; 0.430 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.781      ;
; 0.431 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.751      ;
; 0.432 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.269      ; 0.785      ;
; 0.434 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.266      ; 0.784      ;
; 0.435 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.269      ; 0.788      ;
; 0.435 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.755      ;
; 0.438 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.758      ;
; 0.439 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.759      ;
; 0.445 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[11]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[11] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.049      ; 0.578      ;
; 0.446 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.269      ; 0.799      ;
; 0.449 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.079      ; 0.612      ;
; 0.453 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.232      ; 0.769      ;
; 0.458 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[3]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.049      ; 0.591      ;
; 0.459 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.232      ; 0.775      ;
; 0.462 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.584      ;
; 0.470 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.790      ;
; 0.471 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.593      ;
; 0.471 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.791      ;
; 0.473 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[1]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.049      ; 0.606      ;
; 0.474 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.596      ;
; 0.475 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[2]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp3[2]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.047      ; 0.606      ;
; 0.475 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.597      ;
; 0.475 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.232      ; 0.791      ;
; 0.476 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[6]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.269      ; 0.829      ;
; 0.477 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]      ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[10] ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.149     ; 0.412      ;
; 0.480 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.831      ;
; 0.482 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp1[0]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.148     ; 0.418      ;
; 0.485 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[5]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.836      ;
; 0.485 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[1]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.836      ;
; 0.489 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.266      ; 0.839      ;
; 0.489 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.611      ;
; 0.491 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[8]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.179     ; 0.396      ;
; 0.510 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.235      ; 0.829      ;
; 0.511 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1] ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.235      ; 0.830      ;
; 0.512 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[9]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.832      ;
; 0.514 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[0]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.232      ; 0.830      ;
; 0.517 ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[0] ; SM_2300_Task5_adc_control:b2v_inst|data_frame_temp[1]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.639      ;
; 0.518 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[10]       ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.838      ;
; 0.521 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[8]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.872      ;
; 0.522 ; SM_2300_Task5_adc_control:b2v_inst|temp_din           ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.048      ; 0.654      ;
; 0.525 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.647      ;
; 0.525 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.845      ;
; 0.525 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.876      ;
; 0.525 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[1]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.647      ;
; 0.526 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[7]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.846      ;
; 0.526 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.648      ;
; 0.526 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[5]     ; SM_2300_Task5_adc_control:b2v_inst|temp_din            ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.877      ;
; 0.528 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[6]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.650      ;
; 0.529 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[4]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.236      ; 0.849      ;
; 0.532 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[2]     ; SM_2300_Task5_adc_control:b2v_inst|data_temp[3]        ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.267      ; 0.883      ;
; 0.534 ; SM_2300_Task5_adc_control:b2v_inst|data_temp[4]       ; SM_2300_Task5_adc_control:b2v_inst|data_temp_temp2[4]  ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; -0.149     ; 0.469      ;
; 0.537 ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[0]     ; SM_2300_Task5_adc_control:b2v_inst|count_cycle[3]      ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; SM_2300_Task5_adc_control:b2v_inst|adc_clock ; 0.000        ; 0.038      ; 0.659      ;
+-------+-------------------------------------------------------+--------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|clock'                                                                                                                                                                    ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.175 ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_uart:b2v_inst3|blue_message_flag     ; SM_2300_Task5_uart:b2v_inst3|blue_message_flag     ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; SM_2300_Task5_uart:b2v_inst3|curr.s0               ; SM_2300_Task5_uart:b2v_inst3|curr.s0               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_uart:b2v_inst3|curr.s3               ; SM_2300_Task5_uart:b2v_inst3|curr.s3               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_uart:b2v_inst3|curr.s4               ; SM_2300_Task5_uart:b2v_inst3|curr.s4               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.307      ;
; 0.184 ; SM_2300_Task5_uart:b2v_inst3|clock_count[3]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[3]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SM_2300_Task5_uart:b2v_inst3|clock_count[2]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[2]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SM_2300_Task5_uart:b2v_inst3|clock_count[1]        ; SM_2300_Task5_uart:b2v_inst3|clock_count[1]        ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.307      ;
; 0.223 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.346      ;
; 0.241 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.566      ;
; 0.256 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.581      ;
; 0.287 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.418      ;
; 0.289 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.420      ;
; 0.293 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.424      ;
; 0.294 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.417      ;
; 0.295 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.418      ;
; 0.295 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.417      ;
; 0.296 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.418      ;
; 0.296 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.418      ;
; 0.297 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.419      ;
; 0.297 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.420      ;
; 0.297 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.419      ;
; 0.298 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.420      ;
; 0.299 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.421      ;
; 0.299 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.430      ;
; 0.304 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.427      ;
; 0.304 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.629      ;
; 0.305 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.427      ;
; 0.308 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.439      ;
; 0.308 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.633      ;
; 0.313 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.236      ; 0.633      ;
; 0.314 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.236      ; 0.634      ;
; 0.316 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.236      ; 0.636      ;
; 0.319 ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.442      ;
; 0.319 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.644      ;
; 0.320 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.443      ;
; 0.320 ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.443      ;
; 0.325 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.448      ;
; 0.325 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.448      ;
; 0.329 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.654      ;
; 0.330 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.453      ;
; 0.345 ; SM_2300_Task5_uart:b2v_inst3|curr.s5               ; SM_2300_Task5_uart:b2v_inst3|pick_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.074      ; 0.503      ;
; 0.348 ; SM_2300_Task5_uart:b2v_inst3|curr.s6               ; SM_2300_Task5_uart:b2v_inst3|depo_msg_flag         ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.074      ; 0.506      ;
; 0.354 ; SM_2300_Task5_uart:b2v_inst3|curr.s2               ; SM_2300_Task5_uart:b2v_inst3|green_message_flag    ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.074      ; 0.512      ;
; 0.370 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.236      ; 0.690      ;
; 0.370 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.492      ;
; 0.371 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.696      ;
; 0.374 ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|frame[1]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.497      ;
; 0.374 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.699      ;
; 0.392 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.717      ;
; 0.400 ; SM_2300_Task5_uart:b2v_inst3|start_frame           ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.523      ;
; 0.404 ; SM_2300_Task5_uart:b2v_inst3|start_delay           ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.236      ; 0.724      ;
; 0.410 ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|frame[0]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.533      ;
; 0.437 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.241      ; 0.762      ;
; 0.444 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.567      ;
; 0.444 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.566      ;
; 0.444 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.567      ;
; 0.445 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[8]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[9]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.576      ;
; 0.445 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.567      ;
; 0.446 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.568      ;
; 0.446 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.577      ;
; 0.447 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.569      ;
; 0.447 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.569      ;
; 0.448 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[1]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.579      ;
; 0.449 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[0]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[2]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.047      ; 0.580      ;
; 0.454 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.578      ;
; 0.455 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.577      ;
; 0.456 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.578      ;
; 0.457 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[10] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.579      ;
; 0.458 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[16] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.580      ;
; 0.459 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[12] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.581      ;
; 0.462 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.585      ;
; 0.463 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.585      ;
; 0.465 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[4]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.588      ;
; 0.466 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[18] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[20] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.588      ;
; 0.468 ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.591      ;
; 0.476 ; SM_2300_Task5_uart:b2v_inst3|red_message_flag      ; SM_2300_Task5_uart:b2v_inst3|curr.s1               ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.234      ; 0.794      ;
; 0.478 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[3]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.601      ;
; 0.481 ; SM_2300_Task5_uart:b2v_inst3|frame[2]              ; SM_2300_Task5_uart:b2v_inst3|frame[4]              ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.604      ;
; 0.507 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[7]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.630      ;
; 0.507 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.629      ;
; 0.507 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[5]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.630      ;
; 0.508 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[13] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.630      ;
; 0.509 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[15] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.631      ;
; 0.510 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[11] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[14] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.632      ;
; 0.510 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[17] ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[19] ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.038      ; 0.632      ;
; 0.510 ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[3]  ; SM_2300_Task5_uart:b2v_inst3|clock_delay_count[6]  ; SM_2300_Task5_uart:b2v_inst3|clock ; SM_2300_Task5_uart:b2v_inst3|clock ; 0.000        ; 0.039      ; 0.633      ;
+-------+----------------------------------------------------+----------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50M'                                                                                                                                                ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[10][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][6]    ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][6]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][7]    ; SM_2300_Task5_adc_control:b2v_inst|val_1[6][7]    ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns2 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns2 ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns0 ; SM_2300_Task5_adc_control:b2v_inst|node_state.ns0 ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps1 ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; SM_2300_Task5_adc_control:b2v_inst|path_state.ps4 ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.177 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.046      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[32][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[31][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[30][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[29][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[27][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[26][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[23][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[21][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[19][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[18][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[17][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][8]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][8]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[16][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][9]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][9]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][2]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[15][2]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[14][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[14][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[14][7]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[14][7]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[13][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[12][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][0]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][0]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][1]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][1]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][3]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][3]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][4]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][4]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][5]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][5]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][6]   ; SM_2300_Task5_adc_control:b2v_inst|val_1[11][6]   ; clk_50M      ; clk_50M     ; 0.000        ; 0.045      ; 0.307      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SM_2300_Task5_uart:b2v_inst3|blink_clock'                                                                                                                                                         ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node                               ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; 0.201 ; SM_2300_Task5_uart:b2v_inst3|blue_on1          ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 0.000        ; 0.022      ; 0.307      ;
; 1.058 ; SM_2300_Task5_adc_control:b2v_inst|depo_signal ; SM_2300_Task5_uart:b2v_inst3|blue_on1 ; clk_50M                                  ; SM_2300_Task5_uart:b2v_inst3|blink_clock ; 0.000        ; -0.755     ; 0.407      ;
+-------+------------------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'out'                                                                                                                                                  ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.206 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; out          ; out         ; 0.000        ; 0.024      ; 0.314      ;
; 0.399 ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 0.000        ; 0.028      ; 0.511      ;
; 0.451 ; SM_2300_Task5_color_detection:b2v_inst2|frame[0] ; SM_2300_Task5_color_detection:b2v_inst2|frame[1] ; out          ; out         ; 0.000        ; 0.028      ; 0.563      ;
+-------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock'                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                       ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.210 ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.330      ;
; 0.262 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|clear[20]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.382      ;
; 0.294 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[7]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[9]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.415      ;
; 0.311 ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.431      ;
; 0.315 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.435      ;
; 0.319 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.442      ;
; 0.361 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[15] ; SM_2300_Task5_color_detection:b2v_inst2|clear[15]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.481      ;
; 0.362 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[18]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.482      ;
; 0.362 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[16]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[16]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.037      ; 0.483      ;
; 0.362 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[19]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[19]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.037      ; 0.483      ;
; 0.367 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[5]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.487      ;
; 0.374 ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[16]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.494      ;
; 0.376 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[13] ; SM_2300_Task5_color_detection:b2v_inst2|clear[13]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[19] ; SM_2300_Task5_color_detection:b2v_inst2|clear[19]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.497      ;
; 0.378 ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[6]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.498      ;
; 0.379 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[14] ; SM_2300_Task5_color_detection:b2v_inst2|clear[14]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[17] ; SM_2300_Task5_color_detection:b2v_inst2|clear[17]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.499      ;
; 0.379 ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[15]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.499      ;
; 0.380 ; SM_2300_Task5_color_detection:b2v_inst2|counter[14]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[14]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.500      ;
; 0.381 ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[3]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.501      ;
; 0.382 ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[8]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.502      ;
; 0.382 ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[4]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.502      ;
; 0.383 ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[5]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.503      ;
; 0.383 ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.503      ;
; 0.385 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[20] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[20]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.514      ;
; 0.385 ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[7]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.505      ;
; 0.390 ; SM_2300_Task5_color_detection:b2v_inst2|counter[11]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[11]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.510      ;
; 0.443 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|last                  ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.263      ; 1.820      ;
; 0.452 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[8]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[5]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[9]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.573      ;
; 0.456 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.576      ;
; 0.460 ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.580      ;
; 0.462 ; SM_2300_Task5_color_detection:b2v_inst2|counter[9]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[10]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.038      ; 0.584      ;
; 0.466 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[14]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[14]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[15]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[15]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; -0.138     ; 0.413      ;
; 0.469 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[8]    ; SM_2300_Task5_color_detection:b2v_inst2|final_red[8]          ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; -0.138     ; 0.415      ;
; 0.469 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; SM_2300_Task5_color_detection:b2v_inst2|counter[13]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[13]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[15] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[15]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.039      ; 0.594      ;
; 0.471 ; SM_2300_Task5_color_detection:b2v_inst2|counter[17]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; SM_2300_Task5_color_detection:b2v_inst2|counter[0]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[2]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[9]    ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.464      ; 2.051      ;
; 0.477 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[18]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[18]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.606      ;
; 0.477 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[19]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.597      ;
; 0.480 ; SM_2300_Task5_color_detection:b2v_inst2|counter[18]           ; SM_2300_Task5_color_detection:b2v_inst2|counter[20]           ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.600      ;
; 0.485 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[13]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[13]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.614      ;
; 0.489 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[18] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[18]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.618      ;
; 0.490 ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|counter[1]            ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.610      ;
; 0.494 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_green[0]        ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.267      ; 1.875      ;
; 0.495 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[15]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[15]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.624      ;
; 0.495 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[10]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[10]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.624      ;
; 0.496 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[0]          ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.266      ; 1.876      ;
; 0.498 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[11] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[11]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.627      ;
; 0.498 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[9]  ; SM_2300_Task5_color_detection:b2v_inst2|final_green[9]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.038      ; 0.620      ;
; 0.499 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[16] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[16]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.628      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[11]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[12]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[20]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[17]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[18]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[19]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[15]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[16]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[14]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[13]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.499 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|final_red[10]         ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.273      ; 1.886      ;
; 0.500 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[20] ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.620      ;
; 0.500 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[19]   ; SM_2300_Task5_color_detection:b2v_inst2|final_red[19]         ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.629      ;
; 0.501 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[13] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[13]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.630      ;
; 0.502 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|clear[11]             ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.462      ; 2.078      ;
; 0.503 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[20]  ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[20]  ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[8]  ; SM_2300_Task5_color_detection:b2v_inst2|final_green[8]        ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.038      ; 0.626      ;
; 0.505 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[5]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.625      ;
; 0.506 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[7]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.626      ;
; 0.508 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[5]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.628      ;
; 0.510 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[17] ; SM_2300_Task5_color_detection:b2v_inst2|final_green[17]       ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.045      ; 0.639      ;
; 0.516 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[5]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[6]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.636      ;
; 0.519 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[6]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[9]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[4]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[7]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[4]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[6]  ; SM_2300_Task5_color_detection:b2v_inst2|clear[9]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.639      ;
; 0.519 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[13]   ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.264      ; 1.897      ;
; 0.520 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[19]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.640      ;
; 0.521 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[7]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[7]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.030      ; 0.635      ;
; 0.521 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[20]   ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.264      ; 1.899      ;
; 0.522 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[4]   ; SM_2300_Task5_color_detection:b2v_inst2|blue[8]               ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[0]  ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.263      ; 1.899      ;
; 0.523 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[18] ; SM_2300_Task5_color_detection:b2v_inst2|clear[20]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_green[7]  ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.465      ; 2.102      ;
; 0.524 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_blue[13]  ; SM_2300_Task5_color_detection:b2v_inst2|blue[14]              ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; out                                                           ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_red[12]   ; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 1.264      ; 1.902      ;
; 0.525 ; SM_2300_Task5_color_detection:b2v_inst2|counter_new_clear[13] ; SM_2300_Task5_color_detection:b2v_inst2|clear[14]             ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 0.000        ; 0.036      ; 0.645      ;
+-------+---------------------------------------------------------------+---------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+-----------------------------------------------------------+-------------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup       ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+-------------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; -234.271    ; 0.132 ; N/A      ; N/A     ; -3.000              ;
;  SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; -1.679      ; 0.175 ; N/A      ; N/A     ; -1.000              ;
;  SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; -1.866      ; 0.132 ; N/A      ; N/A     ; -1.000              ;
;  SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; -8.161      ; 0.210 ; N/A      ; N/A     ; -1.000              ;
;  SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; -1.352      ; 0.201 ; N/A      ; N/A     ; -1.000              ;
;  SM_2300_Task5_uart:b2v_inst3|clock                       ; -5.183      ; 0.175 ; N/A      ; N/A     ; -1.000              ;
;  clk_50M                                                  ; -234.271    ; 0.177 ; N/A      ; N/A     ; -3.000              ;
;  out                                                      ; -0.241      ; 0.206 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                           ; -135387.781 ; 0.0   ; 0.0      ; 0.0     ; -2236.642           ;
;  SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; -70.296     ; 0.000 ; N/A      ; N/A     ; -58.000             ;
;  SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; -27.675     ; 0.000 ; N/A      ; N/A     ; -21.000             ;
;  SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; -1060.780   ; 0.000 ; N/A      ; N/A     ; -193.000            ;
;  SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; -1.352      ; 0.000 ; N/A      ; N/A     ; -1.000              ;
;  SM_2300_Task5_uart:b2v_inst3|clock                       ; -138.690    ; 0.000 ; N/A      ; N/A     ; -50.000             ;
;  clk_50M                                                  ; -134088.747 ; 0.000 ; N/A      ; N/A     ; -1908.290           ;
;  out                                                      ; -0.241      ; 0.000 ; N/A      ; N/A     ; -5.352              ;
+-----------------------------------------------------------+-------------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; adc_cs_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; din           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; inB1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; adc_sck       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; inA2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; inB2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EA1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EA2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp_S0       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp_S1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp_S2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; temp_S3       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tx            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red_on1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red_on2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; red_on3       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_on1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_on1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_on2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; blue_on3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_on2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; green_on3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; inA1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk_50M                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; out                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dout                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_cs_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; din           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; inB1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; adc_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; inA2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; inB2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; EA1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; EA2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; temp_S0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; temp_S1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; temp_S2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; temp_S3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; red_on1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; red_on2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; red_on3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; green_on1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; blue_on1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; blue_on2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; blue_on3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; green_on2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; green_on3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; inA1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_cs_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; din           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; inB1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; adc_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; inA2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; inB2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; EA1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; EA2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; temp_S0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; temp_S1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; temp_S2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; temp_S3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; red_on1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; red_on2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; red_on3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; green_on1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; blue_on1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; blue_on2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; blue_on3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; green_on2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; green_on3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; inA1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; adc_cs_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; din           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; inB1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; adc_sck       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; inA2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; inB2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; EA1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; EA2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp_S0       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp_S1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp_S2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; temp_S3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; tx            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; red_on1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; red_on2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; red_on3       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green_on1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; blue_on1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue_on2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; blue_on3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green_on2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; green_on3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; inA1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_50M                                                  ; clk_50M                                                  ; > 2147483647 ; 0        ; 0        ; 49       ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; clk_50M                                                  ; 0            ; 58164    ; 1        ; 1        ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; clk_50M                                                  ; 85           ; 1        ; 0        ; 0        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; clk_50M                                                  ; 53450        ; 1        ; 0        ; 0        ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; clk_50M                                                  ; 1            ; 1        ; 0        ; 0        ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; clk_50M                                                  ; 1            ; 1        ; 0        ; 0        ;
; out                                                      ; out                                                      ; 0            ; 0        ; 0        ; 3        ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; 0            ; 0        ; 0        ; 548      ;
; clk_50M                                                  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; 232          ; 0        ; 0        ; 0        ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; 231          ; 0        ; 0        ; 0        ;
; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 18082        ; 18421    ; 0        ; 0        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 526512       ; 0        ; 0        ; 0        ;
; clk_50M                                                  ; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; 1            ; 0        ; 0        ; 0        ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; 1            ; 0        ; 0        ; 0        ;
; clk_50M                                                  ; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0            ; 0        ; 37       ; 0        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0            ; 0        ; 5507     ; 0        ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0            ; 0        ; 0        ; 2325     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
; clk_50M                                                  ; clk_50M                                                  ; > 2147483647 ; 0        ; 0        ; 49       ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; clk_50M                                                  ; 0            ; 58164    ; 1        ; 1        ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; clk_50M                                                  ; 85           ; 1        ; 0        ; 0        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; clk_50M                                                  ; 53450        ; 1        ; 0        ; 0        ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; clk_50M                                                  ; 1            ; 1        ; 0        ; 0        ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; clk_50M                                                  ; 1            ; 1        ; 0        ; 0        ;
; out                                                      ; out                                                      ; 0            ; 0        ; 0        ; 3        ;
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; 0            ; 0        ; 0        ; 548      ;
; clk_50M                                                  ; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; 232          ; 0        ; 0        ; 0        ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; 231          ; 0        ; 0        ; 0        ;
; out                                                      ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 18082        ; 18421    ; 0        ; 0        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; 526512       ; 0        ; 0        ; 0        ;
; clk_50M                                                  ; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; 1            ; 0        ; 0        ; 0        ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; 1            ; 0        ; 0        ; 0        ;
; clk_50M                                                  ; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0            ; 0        ; 37       ; 0        ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0            ; 0        ; 5507     ; 0        ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; SM_2300_Task5_uart:b2v_inst3|clock                       ; 0            ; 0        ; 0        ; 2325     ;
+----------------------------------------------------------+----------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 22    ; 22   ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                     ;
+----------------------------------------------------------+----------------------------------------------------------+------+-------------+
; Target                                                   ; Clock                                                    ; Type ; Status      ;
+----------------------------------------------------------+----------------------------------------------------------+------+-------------+
; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; SM_2300_Task5_adc_control:b2v_inst|adc_clock             ; Base ; Constrained ;
; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; SM_2300_Task5_adc_control:b2v_inst|clock_ms              ; Base ; Constrained ;
; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock ; Base ; Constrained ;
; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; SM_2300_Task5_uart:b2v_inst3|blink_clock                 ; Base ; Constrained ;
; SM_2300_Task5_uart:b2v_inst3|clock                       ; SM_2300_Task5_uart:b2v_inst3|clock                       ; Base ; Constrained ;
; clk_50M                                                  ; clk_50M                                                  ; Base ; Constrained ;
; out                                                      ; out                                                      ; Base ; Constrained ;
+----------------------------------------------------------+----------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dout       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EA1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_cs_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue_on1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue_on2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue_on3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; din         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green_on1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inA1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inA2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inB1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inB2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp_S0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp_S2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp_S3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; dout       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; EA1         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_cs_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; adc_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue_on1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue_on2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; blue_on3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; din         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; green_on1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inA1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inA2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inB1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; inB2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp_S0     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp_S2     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; temp_S3     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Mon Feb 14 23:45:09 2022
Info: Command: quartus_sta SM_2300_Task5 -c SM_2300_Task5
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'SM_2300_Task5.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk_50M clk_50M
    Info (332105): create_clock -period 1.000 -name SM_2300_Task5_adc_control:b2v_inst|clock_ms SM_2300_Task5_adc_control:b2v_inst|clock_ms
    Info (332105): create_clock -period 1.000 -name SM_2300_Task5_adc_control:b2v_inst|adc_clock SM_2300_Task5_adc_control:b2v_inst|adc_clock
    Info (332105): create_clock -period 1.000 -name SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock
    Info (332105): create_clock -period 1.000 -name out out
    Info (332105): create_clock -period 1.000 -name SM_2300_Task5_uart:b2v_inst3|clock SM_2300_Task5_uart:b2v_inst3|clock
    Info (332105): create_clock -period 1.000 -name SM_2300_Task5_uart:b2v_inst3|blink_clock SM_2300_Task5_uart:b2v_inst3|blink_clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -234.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -234.271         -134088.747 clk_50M 
    Info (332119):    -8.161           -1060.780 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
    Info (332119):    -5.183            -138.690 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):    -1.866             -27.675 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):    -1.679             -70.296 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):    -1.352              -1.352 SM_2300_Task5_uart:b2v_inst3|blink_clock 
    Info (332119):    -0.241              -0.241 out 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):     0.341               0.000 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):     0.341               0.000 clk_50M 
    Info (332119):     0.342               0.000 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):     0.382               0.000 SM_2300_Task5_uart:b2v_inst3|blink_clock 
    Info (332119):     0.384               0.000 out 
    Info (332119):     0.397               0.000 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1796.000 clk_50M 
    Info (332119):    -3.000              -5.000 out 
    Info (332119):    -1.000            -193.000 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
    Info (332119):    -1.000             -58.000 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):    -1.000             -50.000 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):    -1.000             -21.000 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):    -1.000              -1.000 SM_2300_Task5_uart:b2v_inst3|blink_clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -210.094
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -210.094         -120175.250 clk_50M 
    Info (332119):    -7.253            -933.357 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
    Info (332119):    -4.664            -121.931 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):    -1.534             -22.193 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):    -1.431             -58.033 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):    -1.113              -1.113 SM_2300_Task5_uart:b2v_inst3|blink_clock 
    Info (332119):    -0.102              -0.102 out 
Info (332146): Worst-case hold slack is 0.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.296               0.000 clk_50M 
    Info (332119):     0.298               0.000 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):     0.299               0.000 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):     0.307               0.000 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):     0.333               0.000 SM_2300_Task5_uart:b2v_inst3|blink_clock 
    Info (332119):     0.341               0.000 out 
    Info (332119):     0.354               0.000 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1796.000 clk_50M 
    Info (332119):    -3.000              -5.000 out 
    Info (332119):    -1.000            -193.000 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
    Info (332119):    -1.000             -58.000 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):    -1.000             -50.000 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):    -1.000             -21.000 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):    -1.000              -1.000 SM_2300_Task5_uart:b2v_inst3|blink_clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -132.090
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):  -132.090          -75299.986 clk_50M 
    Info (332119):    -4.237            -527.777 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
    Info (332119):    -2.688             -59.249 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):    -0.610              -6.056 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):    -0.467             -13.348 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):    -0.334              -0.334 SM_2300_Task5_uart:b2v_inst3|blink_clock 
    Info (332119):     0.316               0.000 out 
Info (332146): Worst-case hold slack is 0.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.132               0.000 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):     0.175               0.000 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):     0.175               0.000 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):     0.177               0.000 clk_50M 
    Info (332119):     0.201               0.000 SM_2300_Task5_uart:b2v_inst3|blink_clock 
    Info (332119):     0.206               0.000 out 
    Info (332119):     0.210               0.000 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1908.290 clk_50M 
    Info (332119):    -3.000              -5.352 out 
    Info (332119):    -1.000            -193.000 SM_2300_Task5_color_detection:b2v_inst2|temp_scale_clock 
    Info (332119):    -1.000             -58.000 SM_2300_Task5_adc_control:b2v_inst|adc_clock 
    Info (332119):    -1.000             -50.000 SM_2300_Task5_uart:b2v_inst3|clock 
    Info (332119):    -1.000             -21.000 SM_2300_Task5_adc_control:b2v_inst|clock_ms 
    Info (332119):    -1.000              -1.000 SM_2300_Task5_uart:b2v_inst3|blink_clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 5118 megabytes
    Info: Processing ended: Mon Feb 14 23:45:25 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:18


