#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Feb 12 17:07:15 2020
# Process ID: 11732
# Current directory: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.runs/impl_1
# Command line: vivado.exe -log red_pitaya_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace
# Log file: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.runs/impl_1/red_pitaya_top.vdi
# Journal file: C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source red_pitaya_top.tcl -notrace
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libps7.dll'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.so'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_processing_system7_0' generated file not found 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/sim/libremoteport.dll'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.dcp' for cell 'ps/system_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_xlconstant_0/system_xlconstant_0.dcp' for cell 'ps/system_i/xlconstant'
INFO: [Netlist 29-17] Analyzing 3168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Parsing XDC File [c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [c:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.270 ; gain = 526.082
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_o]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:212]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:213]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_1x]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:216]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:217]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:218]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:219]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks pdm_clk]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 23 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 30 instances

link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1185.270 ; gain = 912.551
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.941 . Memory (MB): peak = 1185.270 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 33 inverter(s) to 1616 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: cdfe856c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1185.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 524 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19f1d1bdc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1185.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 2950 cells and removed 3871 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: d1adc7f1

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1185.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 5639 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ladder_start_strobe_reg_n_0_BUFG_inst to drive 78 load(s) on clock net ladder_start_strobe_reg_n_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 13ee017d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1185.270 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 1 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13ee017d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.270 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1185.270 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 13ee017d3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1185.270 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for i_DNA
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 42 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 28 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 28 Total Ports: 84
Ending PowerOpt Patch Enables Task | Checksum: 11f297c23

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 1402.242 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11f297c23

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1402.242 ; gain = 216.973
48 Infos, 16 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 1402.242 ; gain = 216.973
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1402.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.runs/impl_1/red_pitaya_top_opt.dcp' has been generated.
Command: report_drc -file red_pitaya_top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.runs/impl_1/red_pitaya_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 1402.242 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 84f52382

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1402.242 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12f558aa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e78db2f3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e78db2f3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.242 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e78db2f3

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 2152a4424

Time (s): cpu = 00:00:54 ; elapsed = 00:00:36 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2152a4424

Time (s): cpu = 00:00:54 ; elapsed = 00:00:37 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26716d4b3

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28e7f8fa0

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f728da7d

Time (s): cpu = 00:01:02 ; elapsed = 00:00:42 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2144337e6

Time (s): cpu = 00:01:04 ; elapsed = 00:00:43 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 27c530257

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 183d833fe

Time (s): cpu = 00:01:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 14cb81499

Time (s): cpu = 00:01:12 ; elapsed = 00:00:51 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 227385384

Time (s): cpu = 00:01:12 ; elapsed = 00:00:52 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 19d575bd3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1402.242 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 19d575bd3

Time (s): cpu = 00:01:17 ; elapsed = 00:00:55 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b3e379ba

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-38] Processed net i_scope/i_dfilt1_chb/aa_mult_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b3e379ba

Time (s): cpu = 00:01:24 ; elapsed = 00:01:00 . Memory (MB): peak = 1402.242 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-20.886. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c2791eac

Time (s): cpu = 00:02:08 ; elapsed = 00:01:45 . Memory (MB): peak = 1402.242 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c2791eac

Time (s): cpu = 00:02:08 ; elapsed = 00:01:45 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c2791eac

Time (s): cpu = 00:02:09 ; elapsed = 00:01:45 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c2791eac

Time (s): cpu = 00:02:09 ; elapsed = 00:01:45 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 20123775b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:46 . Memory (MB): peak = 1402.242 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20123775b

Time (s): cpu = 00:02:09 ; elapsed = 00:01:46 . Memory (MB): peak = 1402.242 ; gain = 0.000
Ending Placer Task | Checksum: 19ae33a21

Time (s): cpu = 00:02:09 ; elapsed = 00:01:46 . Memory (MB): peak = 1402.242 ; gain = 0.000
68 Infos, 16 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:14 ; elapsed = 00:01:49 . Memory (MB): peak = 1402.242 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1402.242 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/adam/Desktop/Quantaser_RP_FPGA-master/Quantaser_RP_FPGA-master/FOG_kalmman2/project_tt.runs/impl_1/red_pitaya_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1402.242 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1402.242 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1402.242 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: bb48dc9b ConstDB: 0 ShapeSum: df9a5d86 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 3c7a87ca

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 3c7a87ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 3c7a87ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 3c7a87ca

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 130575537

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1402.242 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-20.334| TNS=-7403.902| WHS=-0.358 | THS=-142.805|

Phase 2 Router Initialization | Checksum: 1ac9a5cd2

Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10e054f43

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 1402.242 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
