
---------- Begin Simulation Statistics ----------
sim_seconds                                  3.844257                       # Number of seconds simulated
sim_ticks                                3844256829500                       # Number of ticks simulated
final_tick                               3844256829500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  21115                       # Simulator instruction rate (inst/s)
host_op_rate                                    35370                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12935329                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649204                       # Number of bytes of host memory used
host_seconds                                297190.51                       # Real time elapsed on the host
sim_insts                                  6275264777                       # Number of instructions simulated
sim_ops                                   10511739054                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            32064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            13312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               45376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        32064                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32064                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               501                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               208                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  709                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst                8341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data                3463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                  11804                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst           8341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total              8341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst               8341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data               3463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                 11804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          710                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        710                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   45440                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    45440                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 85                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 29                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 25                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 41                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 78                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 73                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                68                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 9                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                20                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                61                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   3844256806500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    710                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      376                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      219                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       84                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       25                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        5                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          147                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     298.231293                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    186.926676                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    299.859010                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            49     33.33%     33.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           41     27.89%     61.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           15     10.20%     71.43% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           12      8.16%     79.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            5      3.40%     82.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            7      4.76%     87.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            5      3.40%     91.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            2      1.36%     92.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           11      7.48%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           147                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      14170500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 27483000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     3550000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      19958.45                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 38708.45                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       554                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.03                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   5414446206.34                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.03                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    635460                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    318780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  2856000                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               5275920                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                316320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         13686270                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          6146880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy      922608724080                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy            922643491470                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.005684                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          3844244360000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        575500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        2352000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  3844198414750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     16008250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT        9452000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     30027000                       # Time in different power states
system.mem_ctrl_1.actEnergy                    478380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    239085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  2213400                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          7375680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               4563420                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1479840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         16542540                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy          9090720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy      922605580920                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy            922647563985                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.006744                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          3844242968250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       3546000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        3138000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  3844183016750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     23673250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        7177250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     36278250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups              4235207343                       # Number of BP lookups
system.cpu.branchPred.condPredicted        4235207343                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect         156885660                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups           1098129321                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   35079                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              12316                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups      1098129321                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          313872986                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses        784256335                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          400                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                  1255250532                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   784542642                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           616                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3573                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1725666340                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            96                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    88                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       7688513660                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles         1884487288                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                    17411993233                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                  4235207343                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          313908065                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                    5647035983                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles               313815318                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   78                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           303                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           12                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          222                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                1725666287                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 36869                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples         7688431545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.937817                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.732976                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               3139194340     40.83%     40.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                156875169      2.04%     42.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                470550324      6.12%     48.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                156899769      2.04%     51.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                156926156      2.04%     53.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                156945984      2.04%     55.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                156861416      2.04%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    69348      0.00%     57.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8               3294109039     42.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           7688431545                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.550849                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.264676                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles               1257074053                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles            2038980946                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                4078583832                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles             156885055                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles              156907659                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts            30275219493                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles              156907659                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles               1257137802                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles              2038974252                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3243                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                4235398574                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 10015                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts            30117909433                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    20                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents              156816698                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   7280                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands         29961391550                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups           85332659369                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups      14592736480                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups       32780512425                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            9884592877                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps              20076798673                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                166                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            215                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 156827844                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads           1255321579                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           784616165                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads         784208830                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         53430102                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                27764680938                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 785                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued               20863530010                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              9880                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined     17252942668                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined  40621385573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            697                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples    7688431545                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.713626                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.587178                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          2825117368     36.75%     36.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           314021229      4.08%     40.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           941274376     12.24%     53.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3           313977113      4.08%     57.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4          1097993042     14.28%     71.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5          1098009056     14.28%     85.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              140451      0.00%     85.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7           941022744     12.24%     97.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8           156876166      2.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      7688431545                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               156841498    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    11      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     17      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   141      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 1      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               31      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             12959      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu           15529887857     74.44%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    30      0.00%     74.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd          3293814044     15.79%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     90.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            157297128      0.75%     90.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           157173316      0.75%     91.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead      1097972494      5.26%     96.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite      627372176      3.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total            20863530010                       # Type of FU issued
system.cpu.iq.rate                           2.713597                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                   156841699                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007518                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads        27457144892                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes       23686481901                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   9256947698                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads         22115198252                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes        21331164460                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses  10979103069                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             9884341754                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses             11136016996                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads        627360386                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       172344                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        21970                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       107356                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles              156907659                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles              2038977220                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   911                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts         27764681723                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                25                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts            1255321579                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            784616165                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                370                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      9                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   898                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          21970                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16148                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect    156877312                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts            156893460                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts           20236080794                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts            1255250501                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         627449216                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                   2039793021                       # number of memory reference insts executed
system.cpu.iew.exec_branches                784602101                       # Number of branches executed
system.cpu.iew.exec_stores                  784542520                       # Number of stores executed
system.cpu.iew.exec_rate                     2.631989                       # Inst execution rate
system.cpu.iew.wb_sent                    20236067875                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                   20236050767                       # cumulative count of insts written-back
system.cpu.iew.wb_producers               16156737289                       # num instructions producing a value
system.cpu.iew.wb_consumers               25254839565                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.631985                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.639748                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts     17252942669                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              88                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts         156885688                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples   5492546872                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.913819                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.556272                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   2511540431     45.73%     45.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    627663527     11.43%     57.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2    784380147     14.28%     71.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3    627547089     11.43%     82.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    156931835      2.86%     85.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5    156921120      2.86%     88.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        55317      0.00%     88.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50124      0.00%     88.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8    627457282     11.42%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   5492546872                       # Number of insts commited each cycle
system.cpu.commit.committedInsts           6275264777                       # Number of instructions committed
system.cpu.commit.committedOps            10511739054                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                     2039658044                       # Number of memory references committed
system.cpu.commit.loads                    1255149235                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  784548749                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                 7214891080                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                5022143754                       # Number of committed integer instructions.
system.cpu.commit.function_calls            156869865                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12280      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       6432973018     61.20%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               28      0.00%     61.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd     2039095679     19.40%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       157233778      1.50%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      157140599      1.49%     83.59% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead   1097915457     10.44%     94.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite    627368210      5.97%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total       10511739054                       # Class of committed instruction
system.cpu.commit.bw_lim_events             627457282                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                  32629771313                       # The number of ROB reads
system.cpu.rob.rob_writes                 57725254267                       # The number of ROB writes
system.cpu.timesIdled                           20958                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                  6275264777                       # Number of Instructions Simulated
system.cpu.committedOps                   10511739054                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.225209                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.225209                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.816187                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.816187                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               6593033418                       # number of integer regfile reads
system.cpu.int_regfile_writes              8315190670                       # number of integer regfile writes
system.cpu.fp_regfile_reads               22114835843                       # number of floating regfile reads
system.cpu.fp_regfile_writes              10038028572                       # number of floating regfile writes
system.cpu.cc_regfile_reads                2982250251                       # number of cc regfile reads
system.cpu.cc_regfile_writes               1255727786                       # number of cc regfile writes
system.cpu.misc_regfile_reads              6588858777                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           191.998961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1412398027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               209                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          6757885.296651                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   191.998961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.187499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.187499                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.204102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2824796909                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2824796909                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    627889331                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       627889331                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    784508696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      784508696                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data    1412398027                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1412398027                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data   1412398027                       # number of overall hits
system.cpu.dcache.overall_hits::total      1412398027                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          210                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           210                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          323                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            323                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          323                       # number of overall misses
system.cpu.dcache.overall_misses::total           323                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     15164500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     15164500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     10127500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     10127500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     25292000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     25292000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     25292000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     25292000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    627889541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    627889541                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    784508809                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    784508809                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data   1412398350                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1412398350                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data   1412398350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1412398350                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72211.904762                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72211.904762                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 89623.893805                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 89623.893805                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 78303.405573                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78303.405573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 78303.405573                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78303.405573                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          149                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    74.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          110                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          110                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          114                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          114                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          114                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          100                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          109                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          109                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          209                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          209                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          209                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8820500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8820500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9842000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9842000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     18662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     18662500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     18662500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     18662500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        88205                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        88205                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 90293.577982                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 90293.577982                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 89294.258373                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89294.258373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 89294.258373                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89294.258373                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             85731                       # number of replacements
system.cpu.icache.tags.tagsinuse           251.998045                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1725577612                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             85984                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20068.589645                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   251.998045                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.984367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984367                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          206                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3451418556                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3451418556                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1725577612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1725577612                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1725577612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1725577612                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1725577612                       # number of overall hits
system.cpu.icache.overall_hits::total      1725577612                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        88674                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         88674                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        88674                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          88674                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        88674                       # number of overall misses
system.cpu.icache.overall_misses::total         88674                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1173562999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1173562999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1173562999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1173562999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1173562999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1173562999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1725666286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1725666286                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1725666286                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1725666286                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1725666286                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1725666286                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13234.578332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13234.578332                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13234.578332                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13234.578332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13234.578332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13234.578332                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1156                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.222222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2688                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2688                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2688                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2688                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2688                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2688                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        85986                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        85986                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        85986                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        85986                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        85986                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        85986                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1068138000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1068138000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1068138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1068138000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1068138000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1068138000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000050                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12422.231526                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12422.231526                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12422.231526                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12422.231526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12422.231526                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12422.231526                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests         171926                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        85734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               86084                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             85731                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                109                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               109                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          86086                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side       257701                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          418                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  258119                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      5502976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        13376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5516352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              86195                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000035                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.005899                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    86192    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        3      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                86195                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             85963000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy           128976000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              313999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              656.986930                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 171214                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  709                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs               241.486601                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   465.987962                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   190.998968                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.113767                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.046631                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.160397                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          709                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          657                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.173096                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1376117                       # Number of tag accesses
system.l2cache.tags.data_accesses             1376117                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.l2cache.ReadSharedReq_hits::cpu.inst        85483                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        85483                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            85483                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               85483                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           85483                       # number of overall hits
system.l2cache.overall_hits::total              85483                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          109                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            109                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          503                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          100                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          603                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            503                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            209                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               712                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           503                       # number of overall misses
system.l2cache.overall_misses::cpu.data           209                       # number of overall misses
system.l2cache.overall_misses::total              712                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data      9678500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      9678500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     41586000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data      8667000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     50253000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     41586000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     18345500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     59931500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     41586000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     18345500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     59931500                       # number of overall miss cycles
system.l2cache.ReadExReq_accesses::cpu.data          109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          109                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        85986                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          100                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        86086                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        85986                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           86195                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        85986                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          86195                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.005850                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.007005                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.005850                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.008260                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.005850                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.008260                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 88793.577982                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 88793.577982                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 82675.944334                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data        86670                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83338.308458                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 82675.944334                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 87777.511962                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84173.455056                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 82675.944334                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 87777.511962                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84173.455056                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data          109                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          109                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          503                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data           99                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          602                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          503                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          208                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          711                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          503                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          208                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          711                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data      8588500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      8588500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     36576000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      7617000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     44193000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     36576000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     16205500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     52781500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     36576000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     16205500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     52781500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.005850                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.990000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.006993                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.005850                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.995215                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.008249                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.005850                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.995215                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.008249                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 78793.577982                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 78793.577982                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 72715.705765                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 76939.393939                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73410.299003                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72715.705765                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 77911.057692                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 74235.583685                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72715.705765                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 77911.057692                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 74235.583685                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           710                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3844256829500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                600                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           601                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1419                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        45376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        45376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   45376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               710                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     710    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 710                       # Request fanout histogram
system.membus.reqLayer2.occupancy              355000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1926250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
