set all_list [list u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_meta_rtcsr_almint_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_18_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_27_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_trmivl_boundary_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_meta_rtc_irq_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_pmu/u_sync_wakeup_sync1_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_wic_wic_pend_reg_11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_pstatic_rtcalm_redefined_p1_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_increment_p1_d_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_pstatic_rtccnt_redefined_p2_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_rollover_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_increment_p1_d_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_increment_p1_d_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_pstatic_rtcsr_redefined_p1_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_pstatic_rtccnt_toggle_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_rtccnt_increment_p1_d_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_24_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_pstatic_rtctrm_redefined_p2_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtccr_d_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtccr_d_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_rtc_irq_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_19_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_meta_32khz_toggle_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_28_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/u_pmu/u_sync_wakeup_fsm_sync1_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_sync_f_pstatic_rtccr_redefined_p2_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_20_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_31_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rst_gen/u_por_clk_rst_sync_ff1_q_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtccr_d_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rst_gen/u_negedge_rst_sync_ff1_q_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rst_gen/u_sync_4_rst_u_negedge_rst_sync_3_ff1_q_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/rd_mrx2_det_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rst_gen/u_sync_4_rst_u_negedge_rst_sync_1_ff1_q_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/f_pstatic_read_rtccnt_d_reg_17_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_dma_peri_req_ack_if_peri_dma_req_en_d_reg_24_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_lsu_u_cm4_dpu_lsu_ahbintf/hsized_reg_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rst_gen/u_core_debug_por_clk_rst_sync_ff1_q_reg ] 

set all_list_366 [list u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/BusMatrix_2M1S/InputStages_1__RegAddr_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_main/u_cm4_nvic_int_state_actv_state_reg_30_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_dp/a_op_ex0_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cxdapinteg_u_cxdapapbap_u_cxdapapbap_dap_if/ta_reg_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG1_reg_56__3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/ID4_1F_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_RxEng_0/baud_count_odd_h_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_instr_ctl/u_sram_ctl/SRAM_Q_reg_reg_27_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_transmit_blk/p_pcktxreg_d_reg_26_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/e_reg_18_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_cipher_u/word_count_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_rtccr5ocs_11to0_d_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_sync_p_rtcsr_lcdint_toggle_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_fifo/twr_ptr_r_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_dft_mux_dft/diag_reg_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/hash_out_reg_4__15_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_inbuf_u/inbuf_data_reg_50_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_receive_blk/RXFIFO_WR_PTR_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_BusLogic/u_bridge_4dma/wdat_fifo_mem_reg_0__2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp0/sload_reg_4_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_1/UAC_M16C450_0_rx_sync_fifo_0_dp_ram_0_mem_reg_12__5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_DATA_GEN/EDATA_REG_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/mm_bf_far_reg_6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/u_cxdapinteg_u_cxdapapbap_u_cxdapapbap_apb_if_pwdata_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_10_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/r_rtcic3_d_reg_14_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_PRKSTOR_KEY_INDEX_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_wrapper_top/sram_top_ClkLabel1_MBIST1_MBIST_I1/MBISTPG_SIGNAL_GEN/JCNT_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/SysWriteIf_sram_err_addr2cm_reg_11_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_mac_con_u_mac_reg_89_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_B/spt_transmit_blk/p_pcktxreg_d_reg_9_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_gp1/timeout_pclk_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_muxed_rtc_wdata_d_reg_24_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_access_ctrl_flsh_timer/ld_timer_req_syncQ1_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_0/U_spi_dma_extif_rx_reg_sck_r_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_ahb_ctrl/u_pl230_ahb_ctrl_int/src_end_addr_reg_0__1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_nvic_u_cm4_nvic_reg/vto_tbloff_reg_22_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_fpu_u_cm4_fpu_regbank/rbank_30_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_sync_r_meta_rtcoc2lowdur_toggle_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_mpu_u_cm4_mpu_full_u_cm4_mpu_regions_u_cm4_mpu_region_5/base_addr_reg_29_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_dwt_apb_if_opt_dwt_mask2_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_sram_top/u_sram_ctrl_top_u_sram_ahb_xt_controller/OutputStages_3_u_sram_output_stage_ahb_xt_AHBRdaccess_reg_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_54__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/aes_ccm_con_u/ccm_con_req_num_out_reg_2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/sha_wrapper_u/sha256/W_reg_6__1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spt_top/hsport_A/spt_receive_blk/RXFIFO_OP_BUF_DATA_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_i2cf_0/i2cf_apbif/ALT_1F_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/UAC_M16C450_0_rx_sync_fifo_0_dp_ram_0_mem_reg_5__1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc1_power_gated_rtc_power_gated_logic/p_write_fifo_mmr_d_reg_11__2_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/siph/siph_sp/sp_hrdata_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_AON/rtc1_always_on_rtc_always_on_logic/p_rtcoc1lowdur_d_reg_3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_status/it_reg_ex_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/dcache_top_cache_dcode_cache_data_memcore_data_mem_reg_4__3_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dwt_u_cm4_dwt_packet_gen/data_packet_data_reg_31_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg11_reg_10_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_pl230_udma_u_pl230_apb_regs/chnl_req_mask_status_reg_24_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_flsh_apb_if_flsh_apb_regs/wr_prot_reg_12_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/u_timer_rgb/match1_reg_8_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_spi_1/U_spi_dma_fifo/rwr_ptr_r_reg_0_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_write_rtccr_d_reg_16_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/TensilicaSubsys/XtSystemInterface/XT_SR_SCRATCH_reg_0__20_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_mmr_u/O_kuw_key_reg_5__6_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_apbif/txdone_r_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_dma_top_u_dma_peri_req_ack_if_peri_dma_req_en_d_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dap_ahb_ap_u_cm4_dap_ahb_ap_slv/dap_tra_reg_reg_27_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_gpio/gpio2_dout_reg_5_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_lsu_u_cm4_dpu_lsu_ahbintf/data_reg_ex_reg_13_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_fpb/fp_remap_remap_reg_21_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_Cortex/uCORTEXM4/u_cm4_dpu_u_cm4_dpu_regbank_u_cm4_dpu_regfile_reg12_reg_25_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/pti/pti_ctl/m_hwdata_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_flsh/u_flsh_controller/u_pkstor_top_u_pkstor_if/pks_rdata_reg_44_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_uart_0/uart_autobaud_0/count_reg_19_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4core/rtc0_power_gated_rtc_power_gated_logic/p_wsyncintcr3oc_d_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_cache_flash/u_cache/icache_top_TAG_TAG0_reg_3__7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_crypto/crypto_prkstor_con_u/prkstor_cmd_rcvd_reg_reg \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/u_spih_0/U_spi_dma_extif_rx_shift_r_reg_7_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb16_periph_4dma/u_adc/apb_if/O_CNV_TIME_DLY_reg_1_ \
u_muskaDigital_top/u_muskaDigital/u_digital_top_lv/u_dig_pwr_gate/u_dig_core/u_subsys/u_apb32_periph_top/rand_num_gen/osc_sync_cntr_reg_11_ ] 

foreach i $all_list {
    set pt [get_cells -regexp .*$i]
    puts "Analyzing [get_object_name $pt]"
       foreach j $all_list_366 {
       set pt_366 [get_cells -regexp .*$j]
         report_timing  -early -path_type full_clock -max_paths 1 -nworst 1 -unique_pins  -from $pt -to $pt_366  >> tim_rep_366
       }
}
