// Seed: 1879137531
module module_0 (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri id_4
);
  logic [7:0] id_6;
  module_2 modCall_1 ();
  assign id_0 = id_6[-1];
endmodule
module module_1 (
    input tri id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3,
    input tri id_4
);
  assign id_2 = 1 * id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_2,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
program module_2;
  wire id_1;
  assign module_0.id_4 = 0;
endmodule
program module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_23, id_24;
  wire id_25;
  assign id_13 = -1;
  wire id_26;
  module_2 modCall_1 ();
  wire id_27, id_28;
  wire id_29;
  parameter id_30 = id_11;
  assign id_21 = -1;
  wire id_31;
endmodule
